
*** Running vivado
    with args -log design_1_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnn_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_cnn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chenq/MAG/code/FFF/HLS2019/cnn/OPT_LP1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2019/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 833.625 ; gain = 176.789
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cnn_0_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/synth/design_1_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn.v:12]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 20'b10000000000000000000 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn.v:117]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_out_0.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2028 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_out_0_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_out_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2028 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_out_0.v:22]
INFO: [Synth 8-3876] $readmem data file './cnn_conv_1_out_0_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_out_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_0_ram' (1#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_out_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_out_0' (2#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_out_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oubhl' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_1_oubhl.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 169 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_1_oubhl_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_1_oubhl.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 169 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_1_oubhl.v:22]
INFO: [Synth 8-3876] $readmem data file './cnn_max_pool_1_oubhl_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_1_oubhl.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oubhl_ram' (3#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_1_oubhl.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_1_oubhl' (4#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_1_oubhl.v:55]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_0.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1056 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_0_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1056 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_0.v:22]
INFO: [Synth 8-3876] $readmem data file './cnn_conv_2_out_0_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_0.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_0_ram' (5#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_0' (6#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_0.v:55]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_1.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 880 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_2_out_1_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 880 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_1.v:22]
INFO: [Synth 8-3876] $readmem data file './cnn_conv_2_out_1_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_1_ram' (7#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_2_out_1' (8#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_2_out_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_2_out.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_max_pool_2_out_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_2_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_2_out.v:19]
INFO: [Synth 8-3876] $readmem data file './cnn_max_pool_2_out_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_2_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_out_ram' (9#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_2_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_max_pool_2_out' (10#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_max_pool_2_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'cnn_flat_array' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_flat_array.v:55]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_flat_array_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_flat_array.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_flat_array.v:22]
INFO: [Synth 8-3876] $readmem data file './cnn_flat_array_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_flat_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'cnn_flat_array_ram' (11#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_flat_array.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_flat_array' (12#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_flat_array.v:55]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_1_out.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_1_out_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_1_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_1_out.v:19]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_1_out_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_1_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out_ram' (13#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_1_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_1_out' (14#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_1_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_bias.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_bias_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_bias.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_bias.v:18]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_bias_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_bias.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias_rom' (15#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_bias' (16#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_bias.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_out.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_out_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_out.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_out.v:19]
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_out_ram.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_out.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out_ram' (17#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_out.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_out' (18#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_out.v:43]
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weights' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_weights.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1500 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_dense_2_weights_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_weights.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1500 - type: integer 
INFO: [Synth 8-3876] $readmem data file './cnn_dense_2_weights_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_weights.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weights_rom' (19#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_weights.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dense_2_weights' (20#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_dense_2_weights.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_CRTL_BUS_s_axi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_CRTL_BUS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'cnn_CRTL_BUS_s_axi' (21#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_CRTL_BUS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_input.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_conv_1_input_ram' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_input.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_input.v:22]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input_ram' (22#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_input.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cnn_conv_1_input' (23#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_conv_1_input.v:52]
INFO: [Synth 8-6157] synthesizing module 'dense_1' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage32 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage33 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage34 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage35 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage36 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage37 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage38 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage39 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage40 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage41 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage42 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage43 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage44 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage45 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage46 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage47 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage48 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage49 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage50 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage51 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage52 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage53 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage54 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage55 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage56 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage57 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage58 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage59 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage60 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage61 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage62 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage63 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage64 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage65 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage66 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage67 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage68 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage69 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage70 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage71 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage72 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage73 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage74 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage75 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage76 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage77 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage78 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage79 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage80 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage81 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage82 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage83 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage84 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage85 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage86 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage87 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage88 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage89 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage90 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage91 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage92 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage93 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage94 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage95 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage96 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage97 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage98 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage99 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage100 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage101 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage102 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage103 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage104 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage105 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage106 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage107 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage108 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage109 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage110 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage111 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage112 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage113 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage114 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage115 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage116 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage117 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage118 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage119 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage120 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage121 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage122 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage123 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage124 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage125 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage126 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage127 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage128 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage129 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage130 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage131 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage132 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage133 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage134 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage135 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage136 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage137 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage138 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage139 bound to: 202'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage140 bound to: 202'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage141 bound to: 202'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage142 bound to: 202'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage143 bound to: 202'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage144 bound to: 202'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage145 bound to: 202'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage146 bound to: 202'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage147 bound to: 202'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage148 bound to: 202'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage149 bound to: 202'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage150 bound to: 202'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage151 bound to: 202'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage152 bound to: 202'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage153 bound to: 202'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage154 bound to: 202'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage155 bound to: 202'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage156 bound to: 202'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage157 bound to: 202'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage158 bound to: 202'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage159 bound to: 202'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage160 bound to: 202'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage161 bound to: 202'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage162 bound to: 202'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage163 bound to: 202'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage164 bound to: 202'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage165 bound to: 202'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage166 bound to: 202'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage167 bound to: 202'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage168 bound to: 202'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage169 bound to: 202'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage170 bound to: 202'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage171 bound to: 202'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage172 bound to: 202'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage173 bound to: 202'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage174 bound to: 202'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage175 bound to: 202'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage176 bound to: 202'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage177 bound to: 202'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage178 bound to: 202'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage179 bound to: 202'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage180 bound to: 202'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage181 bound to: 202'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage182 bound to: 202'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage183 bound to: 202'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage184 bound to: 202'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage185 bound to: 202'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage186 bound to: 202'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage187 bound to: 202'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage188 bound to: 202'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage189 bound to: 202'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage190 bound to: 202'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage191 bound to: 202'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage192 bound to: 202'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage193 bound to: 202'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage194 bound to: 202'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage195 bound to: 202'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage196 bound to: 202'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage197 bound to: 202'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage198 bound to: 202'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage199 bound to: 202'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state1612 bound to: 202'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:259]
INFO: [Synth 8-6157] synthesizing module 'dense_1_dense_1_wbak' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_wbak.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20000 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_1_dense_1_wbak_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_wbak.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 20000 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_wbak_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_wbak.v:24]
INFO: [Synth 8-6155] done synthesizing module 'dense_1_dense_1_wbak_rom' (24#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_wbak.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_1_dense_1_wbak' (25#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_wbak.v:52]
INFO: [Synth 8-6157] synthesizing module 'dense_1_dense_1_bbbk' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_bbbk.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_1_dense_1_bbbk_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_bbbk.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_1_dense_1_bbbk_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_bbbk.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_1_dense_1_bbbk_rom' (26#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_bbbk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_1_dense_1_bbbk' (27#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1_dense_1_bbbk.v:39]
INFO: [Synth 8-6157] synthesizing module 'cnn_fadd_32ns_32ncud' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fadd_32ns_32ncud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fadd_2_full_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fadd_2_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fadd_2_full_dsp_32' (45#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fadd_32ns_32ncud' (46#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fadd_32ns_32ncud.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_fmul_32ns_32ndEe' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fmul_32ns_32ndEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fmul_0_max_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fmul_0_max_dsp_32' (54#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fmul_32ns_32ndEe' (55#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fmul_32ns_32ndEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'cnn_fcmp_32ns_32neOg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fcmp_32ns_32neOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fcmp_0_no_dsp_32' (59#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_fcmp_32ns_32neOg' (60#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fcmp_32ns_32neOg.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:18794]
INFO: [Synth 8-6155] done synthesizing module 'dense_1' (61#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state226 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:154]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weihbi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weihbi.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weihbi_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weihbi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weihbi.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weihbi_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weihbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weihbi_rom' (62#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weihbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weihbi' (63#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weihbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiibs' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiibs.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiibs_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiibs.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiibs.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiibs_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiibs_rom' (64#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiibs' (65#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weijbC' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weijbC.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weijbC_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weijbC.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weijbC.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weijbC_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weijbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weijbC_rom' (66#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weijbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weijbC' (67#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weijbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weikbM' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weikbM.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weikbM_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weikbM.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weikbM.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weikbM_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weikbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weikbM_rom' (68#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weikbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weikbM' (69#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weikbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weilbW' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weilbW.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weilbW_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weilbW.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weilbW.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weilbW_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weilbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weilbW_rom' (70#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weilbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weilbW' (71#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weilbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weimb6' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weimb6.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weimb6_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weimb6.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weimb6.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weimb6_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weimb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weimb6_rom' (72#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weimb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weimb6' (73#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weimb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weincg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weincg.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weincg_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weincg.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weincg.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weincg_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weincg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weincg_rom' (74#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weincg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weincg' (75#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weincg.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiocq' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiocq.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiocq_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiocq.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiocq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiocq_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiocq.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiocq_rom' (76#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiocq.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiocq' (77#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiocq.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weipcA' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weipcA.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weipcA_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weipcA.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weipcA.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weipcA_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weipcA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weipcA_rom' (78#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weipcA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weipcA' (79#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weipcA.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiqcK' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiqcK.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiqcK_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiqcK.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiqcK.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiqcK_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiqcK.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiqcK_rom' (80#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiqcK.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiqcK' (81#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiqcK.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weircU' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weircU.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weircU_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weircU.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weircU.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weircU_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weircU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weircU_rom' (82#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weircU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weircU' (83#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weircU.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weisc4' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weisc4.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weisc4_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weisc4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weisc4.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weisc4_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weisc4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weisc4_rom' (84#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weisc4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weisc4' (85#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weisc4.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weitde' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weitde.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weitde_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weitde.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weitde.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weitde_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weitde.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weitde_rom' (86#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weitde.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weitde' (87#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weitde.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiudo' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiudo.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiudo_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiudo.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiudo.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiudo_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiudo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiudo_rom' (88#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiudo.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiudo' (89#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiudo.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weivdy' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weivdy.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weivdy_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weivdy.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weivdy.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weivdy_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weivdy.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weivdy_rom' (90#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weivdy.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weivdy' (91#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weivdy.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiwdI' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiwdI.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiwdI_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiwdI.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiwdI.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiwdI_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiwdI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiwdI_rom' (92#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiwdI.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiwdI' (93#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiwdI.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weixdS' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weixdS.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weixdS_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weixdS.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weixdS.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weixdS_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weixdS.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weixdS_rom' (94#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weixdS.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weixdS' (95#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weixdS.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiyd2' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiyd2.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiyd2_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiyd2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiyd2.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiyd2_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiyd2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiyd2_rom' (96#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiyd2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiyd2' (97#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiyd2.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weizec' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weizec.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weizec_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weizec.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weizec.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weizec_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weizec.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weizec_rom' (98#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weizec.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weizec' (99#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weizec.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiAem' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiAem.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiAem_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiAem.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiAem.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiAem_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiAem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiAem_rom' (100#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiAem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiAem' (101#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiAem.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiBew' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiBew.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiBew_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiBew.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiBew.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiBew_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiBew.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiBew_rom' (102#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiBew.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiBew' (103#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiBew.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiCeG' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiCeG.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiCeG_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiCeG.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiCeG.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiCeG_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiCeG.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiCeG_rom' (104#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiCeG.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiCeG' (105#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiCeG.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiDeQ' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiDeQ.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiDeQ_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiDeQ.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiDeQ.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiDeQ_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiDeQ.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiDeQ_rom' (106#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiDeQ.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiDeQ' (107#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiDeQ.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiEe0' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiEe0.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiEe0_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiEe0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiEe0.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiEe0_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiEe0.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiEe0_rom' (108#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiEe0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiEe0' (109#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiEe0.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiFfa' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiFfa.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiFfa_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiFfa.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiFfa.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiFfa_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiFfa.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiFfa_rom' (110#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiFfa.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiFfa' (111#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiFfa.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiGfk' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiGfk.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiGfk_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiGfk.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiGfk.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiGfk_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiGfk.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiGfk_rom' (112#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiGfk.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiGfk' (113#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiGfk.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiHfu' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiHfu.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiHfu_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiHfu.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiHfu.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiHfu_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiHfu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiHfu_rom' (114#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiHfu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiHfu' (115#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiHfu.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiIfE' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiIfE.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiIfE_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiIfE.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiIfE.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiIfE_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiIfE.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiIfE_rom' (116#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiIfE.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiIfE' (117#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiIfE.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiJfO' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiJfO.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiJfO_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiJfO.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiJfO.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiJfO_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiJfO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiJfO_rom' (118#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiJfO.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiJfO' (119#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiJfO.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiKfY' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiKfY.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiKfY_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiKfY.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiKfY.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiKfY_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiKfY.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiKfY_rom' (120#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiKfY.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiKfY' (121#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiKfY.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiLf8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiLf8.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiLf8_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiLf8.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiLf8.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiLf8_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiLf8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiLf8_rom' (122#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiLf8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiLf8' (123#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiLf8.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiMgi' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiMgi.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiMgi_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiMgi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiMgi.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiMgi_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiMgi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiMgi_rom' (124#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiMgi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiMgi' (125#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiMgi.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiNgs' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiNgs.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_2_conv_2_weiNgs_rom' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiNgs.v:6]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiNgs.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiNgs_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiNgs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiNgs_rom' (126#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiNgs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiNgs' (127#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiNgs.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiOgC.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiOgC_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiOgC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiOgC_rom' (128#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiOgC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiOgC' (129#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiOgC.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiPgM.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiPgM_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiPgM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_2_conv_2_weiPgM_rom' (130#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiPgM.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiQgW.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiQgW_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiQgW.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiRg6.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiRg6_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiRg6.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiShg.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiShg_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiShg.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiThq.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiThq_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiThq.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiUhA.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiUhA_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiUhA.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiVhK.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiVhK_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiVhK.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiWhU.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiWhU_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiWhU.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiXh4.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiXh4_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiXh4.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiYie.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiYie_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiYie.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiZio.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_weiZio_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_weiZio.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei0iy.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei0iy_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei0iy.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei1iI.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei1iI_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei1iI.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei2iS.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei2iS_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei2iS.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei3i2.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei3i2_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei3i2.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei4jc.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei4jc_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei4jc.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei5jm.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei5jm_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei5jm.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei6jw.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei6jw_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei6jw.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei7jG.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei7jG_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei7jG.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei8jQ.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_wei8jQ_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_wei8jQ.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_bias.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_2_conv_2_bias_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2_conv_2_bias.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8156]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8182]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 7'b0001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state47 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:78]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1_conv_1_weibkb.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1_conv_1_weibkb.v:28]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1_conv_1_weibkb.v:31]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_weibkb_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1_conv_1_weibkb.v:32]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1_conv_1_bias.v:18]
INFO: [Synth 8-3876] $readmem data file './conv_1_conv_1_bias_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1_conv_1_bias.v:21]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2011]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2021]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2035]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_state13 bound to: 6'b010000 
	Parameter ap_ST_fsm_state14 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_out.v:54]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_out_dense_obek.v:18]
INFO: [Synth 8-3876] $readmem data file './dense_out_dense_obek_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_out_dense_obek.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 300 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 300 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_out_dense_obfk_rom.dat' is read successfully [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_out_dense_obfk.v:21]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_out_dense_abgk.v:19]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state12 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state28 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fdiv_6_no_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fdiv_6_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fdiv_6_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fdiv_6_no_dsp_32' (194#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fdiv_6_no_dsp_32.vhd:72]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_fexp_3_full_dsp_32' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fexp_3_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fexp_3_full_dsp_32.vhd:205]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_fexp_3_full_dsp_32' (207#1) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/ip/cnn_ap_fexp_3_full_dsp_32.vhd:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_out.v:688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_out.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_out.v:692]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state9 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:122]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1043]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln10_reg_874_pp0_iter5_reg_reg was removed.  [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:566]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:72]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:727]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:729]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:809]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln36_2_reg_861_pp0_iter4_reg_reg' and it is trimmed from '10' to '9' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:441]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln36_2_reg_861_pp0_iter3_reg_reg' and it is trimmed from '10' to '9' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:440]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln36_2_reg_861_pp0_iter2_reg_reg' and it is trimmed from '10' to '9' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:439]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:51]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/flat.v:421]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn.v:2210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn.v:2266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn.v:2268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn.v:2270]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized3 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port s_axis_operation_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_8_viv__parameterized3 has unconnected port m_axis_result_tready
WARNING: [Synth 8-3331] design cnn_fcmp_32ns_32neOg has unconnected port reset
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1232.633 ; gain = 575.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1232.633 ; gain = 575.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1232.633 ; gain = 575.797
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4400 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ip/design_1_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1746.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  FDE => FDRE: 233 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1805.793 ; gain = 59.715
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 1805.793 ; gain = 1148.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 1805.793 ; gain = 1148.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.runs/design_1_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:16 . Memory (MB): peak = 1805.793 ; gain = 1148.957
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cnn_CRTL_BUS_s_axi'
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'zext_ln14_13_reg_10148_reg[5:0]' into 'zext_ln14_reg_10143_reg[5:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:9125]
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_10143_pp0_iter1_reg_reg[63:6]' into 'zext_ln14_reg_10143_reg[63:6]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:19928]
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_10143_pp0_iter2_reg_reg[63:6]' into 'zext_ln14_reg_10143_reg[63:6]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:19929]
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_10143_pp0_iter3_reg_reg[63:6]' into 'zext_ln14_reg_10143_reg[63:6]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:19930]
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_10143_pp0_iter4_reg_reg[63:6]' into 'zext_ln14_reg_10143_reg[63:6]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:19931]
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_10143_pp0_iter5_reg_reg[63:6]' into 'zext_ln14_reg_10143_reg[63:6]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:19932]
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_10143_pp0_iter6_reg_reg[63:6]' into 'zext_ln14_reg_10143_reg[63:6]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:19933]
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_10143_pp0_iter7_reg_reg[63:6]' into 'zext_ln14_reg_10143_reg[63:6]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:19934]
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_10143_pp0_iter8_reg_reg[63:6]' into 'zext_ln14_reg_10143_reg[63:6]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_1.v:18792]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln35_3_reg_2360_reg[7:4]' into 'zext_ln35_2_reg_2324_reg[7:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:7450]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter1_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8222]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter2_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8223]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter3_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8224]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter4_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8225]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter5_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8226]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter6_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8227]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter7_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8228]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter8_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8229]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter9_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8230]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter10_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8231]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter11_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8232]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter12_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8233]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter13_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8234]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter14_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8235]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter15_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8236]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter16_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8237]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter17_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8238]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter18_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8239]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter19_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8240]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter20_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8241]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter21_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8242]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter22_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8243]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter23_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8244]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter24_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8245]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter25_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8246]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter26_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8247]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter27_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8248]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter28_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8249]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter29_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8250]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter30_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8251]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter31_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8252]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter32_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8253]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter33_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8254]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter34_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8255]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter35_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8256]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter36_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8257]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter37_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8258]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter38_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8259]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter39_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8260]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter40_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8261]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter41_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:8262]
INFO: [Synth 8-4471] merging register 'zext_ln26_reg_2401_pp0_iter42_reg_reg[63:5]' into 'zext_ln26_reg_2401_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:7988]
INFO: [Synth 8-4471] merging register 'zext_ln35_4_reg_2717_reg[7:4]' into 'zext_ln35_2_reg_2324_reg[7:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:7456]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:7075]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:7073]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:7093]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:7091]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter42_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4578]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter41_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4577]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter40_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4576]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter39_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4574]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter38_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4573]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter37_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4572]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter36_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4571]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter35_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4570]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter34_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4569]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter33_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4568]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter32_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4567]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter31_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4566]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter30_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4565]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter29_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4563]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter28_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4562]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter27_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4561]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter26_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4560]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter25_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4559]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter24_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4558]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter23_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4557]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter22_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4556]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter21_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4555]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter20_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4554]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter19_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4552]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter18_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4551]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter17_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4550]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter16_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4549]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter15_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4548]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter14_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4547]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter13_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4546]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter12_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4545]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter11_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4544]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter10_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4543]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter9_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4543]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter8_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4583]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter7_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4582]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter6_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4581]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter5_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4580]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter4_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4579]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter3_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4575]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter2_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4564]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_pp0_iter1_reg_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:4553]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln26_reg_2401_reg' and it is trimmed from '5' to '4' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:3902]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-7031] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln30_4_reg_1388_reg[10:5]' into 'zext_ln30_2_reg_1377_reg[10:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:1763]
INFO: [Synth 8-4471] merging register 'zext_ln23_reg_1404_pp0_iter1_reg_reg[63:3]' into 'zext_ln23_reg_1404_reg[63:3]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2170]
INFO: [Synth 8-4471] merging register 'zext_ln23_reg_1404_pp0_iter2_reg_reg[63:3]' into 'zext_ln23_reg_1404_reg[63:3]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2171]
INFO: [Synth 8-4471] merging register 'zext_ln23_reg_1404_pp0_iter3_reg_reg[63:3]' into 'zext_ln23_reg_1404_reg[63:3]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2172]
INFO: [Synth 8-4471] merging register 'zext_ln23_reg_1404_pp0_iter4_reg_reg[63:3]' into 'zext_ln23_reg_1404_reg[63:3]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2173]
INFO: [Synth 8-4471] merging register 'zext_ln23_reg_1404_pp0_iter5_reg_reg[63:3]' into 'zext_ln23_reg_1404_reg[63:3]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2174]
INFO: [Synth 8-4471] merging register 'zext_ln23_reg_1404_pp0_iter6_reg_reg[63:3]' into 'zext_ln23_reg_1404_reg[63:3]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2175]
INFO: [Synth 8-4471] merging register 'or_ln14_reg_1419_pp0_iter1_reg_reg[0:0]' into 'or_ln14_reg_1419_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2177]
INFO: [Synth 8-4471] merging register 'or_ln14_reg_1419_pp0_iter2_reg_reg[0:0]' into 'or_ln14_reg_1419_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2178]
INFO: [Synth 8-4471] merging register 'or_ln14_reg_1419_pp0_iter3_reg_reg[0:0]' into 'or_ln14_reg_1419_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2179]
INFO: [Synth 8-4471] merging register 'or_ln14_reg_1419_pp0_iter4_reg_reg[0:0]' into 'or_ln14_reg_1419_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2180]
INFO: [Synth 8-4471] merging register 'or_ln14_reg_1419_pp0_iter5_reg_reg[0:0]' into 'or_ln14_reg_1419_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2181]
INFO: [Synth 8-4471] merging register 'or_ln14_reg_1419_pp0_iter6_reg_reg[0:0]' into 'or_ln14_reg_1419_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2182]
INFO: [Synth 8-4471] merging register 'or_ln14_reg_1419_pp0_iter7_reg_reg[0:0]' into 'or_ln14_reg_1419_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2183]
INFO: [Synth 8-4471] merging register 'or_ln14_reg_1419_pp0_iter8_reg_reg[0:0]' into 'or_ln14_reg_1419_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2115]
INFO: [Synth 8-4471] merging register 'sub_ln23_1_reg_1448_reg[1:0]' into 'sub_ln23_reg_1335_reg[1:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:1769]
INFO: [Synth 8-4471] merging register 'zext_ln30_5_reg_1459_reg[10:5]' into 'zext_ln30_2_reg_1377_reg[10:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:1769]
INFO: [Synth 8-4471] merging register 'add_ln30_3_reg_1804_reg[0:0]' into 'or_ln14_reg_1419_reg[0:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:2163]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:1656]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:1654]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:1674]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:1672]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln23_14_reg_1510_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:884]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln23_10_reg_1500_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:883]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln23_6_reg_1490_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:885]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln30_3_reg_1804_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:893]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln23_1_reg_1448_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:1021]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln23_reg_1335_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_1.v:860]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter1_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:814]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter2_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:815]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter3_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:816]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter4_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:817]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter5_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:818]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter6_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:819]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter7_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:820]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter8_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:821]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter9_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:822]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter10_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:823]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter11_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:824]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter12_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:825]
INFO: [Synth 8-4471] merging register 'zext_ln19_reg_203_pp1_iter13_reg_reg[63:4]' into 'zext_ln19_reg_203_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/soft_max.v:804]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln38_reg_366_pp0_iter3_reg_reg[63:4]' into 'zext_ln38_reg_366_reg[63:4]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/dense_out.v:712]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln29_9_reg_912_pp0_iter2_reg_reg[63:12]' into 'zext_ln29_9_reg_912_reg[63:12]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:917]
INFO: [Synth 8-4471] merging register 'zext_ln29_12_reg_939_reg[63:12]' into 'zext_ln29_9_reg_912_reg[63:12]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:1104]
INFO: [Synth 8-4471] merging register 'zext_ln29_12_reg_939_pp0_iter3_reg_reg[63:12]' into 'zext_ln29_9_reg_912_reg[63:12]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:919]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln29_12_reg_939_pp0_iter3_reg_reg' and it is trimmed from '12' to '11' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:579]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln29_12_reg_939_reg' and it is trimmed from '12' to '11' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:616]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln29_6_reg_922_reg' and it is trimmed from '12' to '11' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:516]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln29_9_reg_912_pp0_iter2_reg_reg' and it is trimmed from '12' to '11' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:580]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln29_9_reg_912_reg' and it is trimmed from '12' to '11' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_1.v:518]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln29_3_reg_819_pp0_iter1_reg_reg[63:12]' into 'zext_ln29_3_reg_819_reg[63:12]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:719]
INFO: [Synth 8-4471] merging register 'zext_ln29_6_reg_851_reg[63:12]' into 'zext_ln29_3_reg_819_reg[63:12]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:878]
INFO: [Synth 8-4471] merging register 'zext_ln29_6_reg_851_pp0_iter2_reg_reg[63:12]' into 'zext_ln29_3_reg_819_reg[63:12]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:721]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln36_2_reg_861_reg' and it is trimmed from '10' to '9' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:432]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln29_3_reg_819_pp0_iter1_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:477]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln29_3_reg_819_reg' and it is trimmed from '12' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln29_6_reg_851_pp0_iter2_reg_reg' and it is trimmed from '12' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:445]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln29_6_reg_851_reg' and it is trimmed from '12' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:433]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln29_3_reg_829_reg' and it is trimmed from '12' to '11' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/max_pool_2.v:424]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln14_reg_1010_pp0_iter3_reg_reg[63:5]' into 'zext_ln14_reg_1010_reg[63:5]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn.v:2313]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln27_reg_935_reg' and it is trimmed from '11' to '10' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn.v:1248]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_ln27_reg_917_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn.v:1292]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cnn_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:35 . Memory (MB): peak = 1805.793 ; gain = 1148.957
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'cnn_fadd_32ns_32ncud:/cnn_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fmul_32ns_32ndEe:/cnn_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'cnn_fcmp_32ns_32neOg:/cnn_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fdiv_32ns_32nbck_U142/cnn_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/grp_dense_out_fu_592/grp_soft_max_fu_170/cnn_fexp_32ns_32nbdk_U143/cnn_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dense_1__GB0  |           1|     40947|
|2     |dense_1__GB1  |           1|      9590|
|3     |dense_1__GB2  |           1|     40819|
|4     |dense_1__GB3  |           1|      8078|
|5     |dense_1__GB4  |           1|     36145|
|6     |dense_1__GB5  |           1|     22960|
|7     |dense_1__GB6  |           1|     21629|
|8     |conv_2__GB0   |           1|     30154|
|9     |conv_2__GB1   |           1|      8594|
|10    |conv_2__GB2   |           1|     10143|
|11    |conv_2__GB3   |           1|     20856|
|12    |conv_2__GB4   |           1|     20570|
|13    |cnn__GCB0     |           1|     26880|
|14    |dense_out     |           1|     10913|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'cnn_fmul_32ns_32ndEe_U134/ce_r_reg' into 'cnn_fmul_32ns_32ndEe_U135/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fmul_32ns_32ndEe.v:59]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fadd_32ns_32ncud_U131/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fadd_32ns_32ncud_U132/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[31]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[0]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[1]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[2]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[3]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[4]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[5]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[6]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[7]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[8]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[9]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[10]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[11]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[12]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[13]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[14]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[15]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[16]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[17]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[18]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[19]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[20]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[21]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[22]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[29]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[30]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[28]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[27]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[26]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[25]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[24]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[24]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fadd_32ns_32ncud_U133/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_2/cnn_fadd_32ns_32ncud_U133/dout_r_reg[23]' (FD) to 'inst/grp_dense_1_fu_437i_3_2/cnn_fcmp_32ns_32neOg_U136/din0_buf1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/opcode_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_dense_1_fu_437i_3_2/\cnn_fcmp_32ns_32neOg_U136/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_4/cnn_fmul_32ns_32ndEe_U135/din1_buf1_reg[29]' (FD) to 'inst/grp_dense_1_fu_437i_3_4/cnn_fmul_32ns_32ndEe_U135/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_dense_1_fu_437i_3_4/cnn_fmul_32ns_32ndEe_U134/din1_buf1_reg[29]' (FD) to 'inst/grp_dense_1_fu_437i_3_4/cnn_fmul_32ns_32ndEe_U134/din1_buf1_reg[28]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_dense_1_fu_437i_3_4/\cnn_fmul_32ns_32ndEe_U135/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_449i_3_9/\cnn_fadd_32ns_32ncud_U34/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_449i_3_9/\cnn_fadd_32ns_32ncud_U35/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_449i_3_9/\cnn_fadd_32ns_32ncud_U36/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_conv_2_fu_449i_3_9/\cnn_fadd_32ns_32ncud_U37/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__10.
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_reg[27]' (FDE) to 'dense_1_bias_load_reg_10190_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_reg[28]' (FDE) to 'dense_1_bias_load_reg_10190_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter1_reg_reg[27]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter1_reg_reg[28]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter1_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter2_reg_reg[27]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter2_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter2_reg_reg[28]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter2_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter3_reg_reg[27]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter3_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter3_reg_reg[28]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter3_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter4_reg_reg[27]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter4_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter4_reg_reg[28]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter4_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter5_reg_reg[27]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter5_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter5_reg_reg[28]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter5_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter6_reg_reg[27]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter6_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter6_reg_reg[28]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter6_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter7_reg_reg[27]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter7_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter7_reg_reg[28]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter7_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter8_reg_reg[27]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter8_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_1_bias_load_reg_10190_pp0_iter8_reg_reg[28]' (FDE) to 'dense_1_bias_load_reg_10190_pp0_iter8_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_13_reg_10148_reg[6]' (FD) to 'zext_ln14_6_reg_11950_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_6_reg_11950_reg[6]' (FD) to 'zext_ln14_6_reg_11950_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_6_reg_11950_reg[7]' (FD) to 'zext_ln14_6_reg_11950_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_6_reg_11950_reg[8]' (FD) to 'zext_ln14_6_reg_11950_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_6_reg_11950_reg[9]' (FD) to 'zext_ln14_6_reg_11950_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_6_reg_11950_reg[10]' (FD) to 'zext_ln14_6_reg_11950_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_6_reg_11950_reg[11]' (FD) to 'zext_ln14_6_reg_11950_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_6_reg_11950_reg[12]' (FD) to 'zext_ln14_6_reg_11950_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_6_reg_11950_reg[13]' (FD) to 'zext_ln14_12_reg_11046_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_12_reg_11046_reg[6]' (FD) to 'zext_ln14_12_reg_11046_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_12_reg_11046_reg[7]' (FD) to 'zext_ln14_12_reg_11046_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_12_reg_11046_reg[8]' (FD) to 'zext_ln14_12_reg_11046_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_12_reg_11046_reg[9]' (FD) to 'zext_ln14_12_reg_11046_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_12_reg_11046_reg[10]' (FD) to 'zext_ln14_12_reg_11046_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_12_reg_11046_reg[11]' (FD) to 'zext_ln14_12_reg_11046_reg[12]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_12_reg_11046_reg[12]' (FD) to 'zext_ln14_11_reg_10592_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_11_reg_10592_reg[6]' (FD) to 'zext_ln14_11_reg_10592_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_11_reg_10592_reg[7]' (FD) to 'zext_ln14_11_reg_10592_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_11_reg_10592_reg[8]' (FD) to 'zext_ln14_11_reg_10592_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_11_reg_10592_reg[9]' (FD) to 'zext_ln14_11_reg_10592_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_11_reg_10592_reg[10]' (FD) to 'zext_ln14_11_reg_10592_reg[11]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_11_reg_10592_reg[11]' (FD) to 'zext_ln14_10_reg_10365_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_10_reg_10365_reg[6]' (FD) to 'zext_ln14_10_reg_10365_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_10_reg_10365_reg[7]' (FD) to 'zext_ln14_10_reg_10365_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_10_reg_10365_reg[8]' (FD) to 'zext_ln14_10_reg_10365_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_10_reg_10365_reg[9]' (FD) to 'zext_ln14_10_reg_10365_reg[10]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_10_reg_10365_reg[10]' (FD) to 'zext_ln14_9_reg_10244_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_9_reg_10244_reg[6]' (FD) to 'zext_ln14_9_reg_10244_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_9_reg_10244_reg[7]' (FD) to 'zext_ln14_9_reg_10244_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_9_reg_10244_reg[8]' (FD) to 'zext_ln14_9_reg_10244_reg[9]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_9_reg_10244_reg[9]' (FD) to 'zext_ln14_8_reg_10195_reg[8]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_8_reg_10195_reg[6]' (FD) to 'zext_ln14_8_reg_10195_reg[8]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_8_reg_10195_reg[7]' (FD) to 'zext_ln14_8_reg_10195_reg[8]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_8_reg_10195_reg[8]' (FD) to 'zext_ln14_7_reg_10169_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_7_reg_10169_reg[6]' (FD) to 'zext_ln14_7_reg_10169_reg[7]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_7_reg_10169_reg[7]' (FD) to 'zext_ln14_5_reg_13674_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_5_reg_13674_reg[6]' (FD) to 'zext_ln14_5_reg_13674_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_5_reg_13674_reg[7]' (FD) to 'zext_ln14_5_reg_13674_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_5_reg_13674_reg[8]' (FD) to 'zext_ln14_5_reg_13674_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_5_reg_13674_reg[9]' (FD) to 'zext_ln14_5_reg_13674_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_5_reg_13674_reg[10]' (FD) to 'zext_ln14_5_reg_13674_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_5_reg_13674_reg[11]' (FD) to 'zext_ln14_5_reg_13674_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_5_reg_13674_reg[12]' (FD) to 'zext_ln14_5_reg_13674_reg[14]'
INFO: [Synth 8-3886] merging instance 'zext_ln14_5_reg_13674_reg[13]' (FD) to 'zext_ln14_5_reg_13674_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln14_5_reg_13674_reg[14] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fadd_32ns_32ncud_U39/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fadd_32ns_32ncud_U40/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fadd_32ns_32ncud_U41/ce_r_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2_weights_0_0_1_U/conv_2_conv_2_weiibs_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2_weights_0_0_1_U/conv_2_conv_2_weiibs_rom_U/q0_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cnn_fadd_32ns_32ncud_U38/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cnn_fmul_32ns_32ndEe_U46/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2_weights_2_1_3_2_reg_2978_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2_weights_1_2_4_2_reg_2923_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_fmul_32ns_32ndEe_U46/din0_buf1_reg[30] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__11.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cnn_fmul_32ns_32ndEe_U46/din0_buf1_reg[27] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'add_ln35_reg_2298_reg[3:0]' into 'add_ln35_reg_2298_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:3894]
INFO: [Synth 8-4471] merging register 'add_ln35_reg_2298_reg[3:0]' into 'add_ln35_reg_2298_reg[3:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/conv_2.v:3894]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p, operation Mode is: C'+(A:0xb)*B''.
DSP Report: register cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p is absorbed into DSP cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p.
DSP Report: register cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p is absorbed into DSP cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p.
DSP Report: register cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p is absorbed into DSP cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p.
DSP Report: operator cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p is absorbed into DSP cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p.
DSP Report: operator cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/m is absorbed into DSP cnn_mac_muladd_5n9j0_U57/cnn_mac_muladd_5n9j0_DSP48_2_U/p.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'trunc_ln35_reg_2303_reg[0]' (FDE) to 'mul_ln26_reg_2288_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_24_reg_2307_reg[0]' (FDE) to 'mul_ln26_reg_2288_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2_weights_2_1_1_U/conv_2_conv_2_weiYie_rom_U/q0_reg[29]' (FDE) to 'conv_2_weights_1_2_2_U/conv_2_conv_2_weiNgs_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'conv_2_weights_1_2_2_U/conv_2_conv_2_weiNgs_rom_U/q0_reg[29]' (FDE) to 'conv_2_weights_1_2_2_U/conv_2_conv_2_weiNgs_rom_U/q0_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2_bias_U/conv_2_conv_2_bias_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2_weights_0_1_1_U/conv_2_conv_2_weiocq_rom_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2_weights_0_1_1_U/conv_2_conv_2_weiocq_rom_U/q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln35_2_reg_2324_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln35_2_reg_2324_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln35_2_reg_2324_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln35_2_reg_2324_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fadd_32ns_32ncud_U42/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fmul_32ns_32ndEe_U55/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fmul_32ns_32ndEe_U54/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fmul_32ns_32ndEe_U53/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fmul_32ns_32ndEe_U52/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2_weights_2_2_3_2_reg_3008_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2_weights_2_2_3_2_reg_3008_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\conv_2_bias_load_reg_3748_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_2_bias_load_reg_3748_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_fmul_32ns_32ndEe_U55/\din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cnn_fmul_32ns_32ndEe_U55/\din0_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_fmul_32ns_32ndEe_U54/\din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_fmul_32ns_32ndEe_U53/\din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cnn_fmul_32ns_32ndEe_U52/\din0_buf1_reg[30] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__12.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__14.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
DSP Report: Generating DSP cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p, operation Mode is: C'+(A:0x1a)*B''.
DSP Report: register cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p is absorbed into DSP cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p.
DSP Report: register cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p is absorbed into DSP cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p.
DSP Report: register cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p is absorbed into DSP cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p.
DSP Report: operator cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p is absorbed into DSP cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p.
DSP Report: operator cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/m is absorbed into DSP cnn_mac_muladd_6nfYi_U10/cnn_mac_muladd_6nfYi_DSP48_0_U/p.
INFO: [Synth 8-4471] merging register 'cnn_fcmp_32ns_32neOg_U21/ce_r_reg' into 'cnn_fcmp_32ns_32neOg_U20/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-4471] merging register 'cnn_fcmp_32ns_32neOg_U21/opcode_buf1_reg[4:0]' into 'cnn_fcmp_32ns_32neOg_U20/opcode_buf1_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fcmp_32ns_32neOg.v:94]
INFO: [Synth 8-4471] merging register 'cnn_fcmp_32ns_32neOg_U22/ce_r_reg' into 'cnn_fcmp_32ns_32neOg_U20/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fcmp_32ns_32neOg.v:99]
INFO: [Synth 8-4471] merging register 'cnn_fcmp_32ns_32neOg_U22/opcode_buf1_reg[4:0]' into 'cnn_fcmp_32ns_32neOg_U20/opcode_buf1_reg[4:0]' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fcmp_32ns_32neOg.v:94]
INFO: [Synth 8-4471] merging register 'cnn_fcmp_32ns_32neOg_U23/ce_r_reg' into 'cnn_fcmp_32ns_32neOg_U20/ce_r_reg' [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/23a7/hdl/verilog/cnn_fcmp_32ns_32neOg.v:99]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p, operation Mode is: C'+(A:0xd)*B''.
DSP Report: register cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p is absorbed into DSP cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p.
DSP Report: register cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p is absorbed into DSP cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p.
DSP Report: register cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p is absorbed into DSP cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p.
DSP Report: operator cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p is absorbed into DSP cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p.
DSP Report: operator cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/m is absorbed into DSP cnn_mac_muladd_5ng8j_U24/cnn_mac_muladd_5ng8j_DSP48_1_U/p.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln27_reg_917_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln27_reg_917_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_1_fu_579/\zext_ln23_26_reg_1541_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln23_26_reg_1541_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln23_26_reg_1541_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln23_26_reg_1541_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\sub_ln23_reg_1335_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\sub_ln23_reg_1335_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln30_2_reg_1377_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln30_2_reg_1377_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln30_2_reg_1377_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln30_2_reg_1377_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln30_2_reg_1377_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln23_16_reg_1515_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln23_16_reg_1515_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_1_fu_579/\zext_ln23_16_reg_1515_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_1_fu_579/cnn_fmul_32ns_32ndEe_U7/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_1_fu_579/cnn_fmul_32ns_32ndEe_U5/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_1_fu_579/cnn_fmul_32ns_32ndEe_U8/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_1_fu_579/cnn_fmul_32ns_32ndEe_U6/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__19.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.srcs/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-3917] design dense_out has port prediction_Addr_A[1] driven by constant 0
WARNING: [Synth 8-3917] design dense_out has port prediction_Addr_A[0] driven by constant 0
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:45 ; elapsed = 00:05:12 . Memory (MB): peak = 1805.793 ; gain = 1148.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_0/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q1_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_4/i_3_1/dense_1_weights_U/dense_1_dense_1_wbak_rom_U/q0_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_5/i_3_0/dense_1_bias_U/dense_1_dense_1_bbbk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_1_fu_437i_3_5/i_3_0/dense_1_bias_U/dense_1_dense_1_bbbk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_out_fu_592/i_3_81/dense_out_weights_U/dense_out_dense_obfk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_dense_out_fu_592/i_3_81/dense_out_weights_U/dense_out_dense_obfk_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/conv_1_out_0_U/cnn_conv_1_out_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/conv_1_out_0_U/cnn_conv_1_out_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/conv_1_out_0_U/cnn_conv_1_out_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_1/conv_1_out_0_U/cnn_conv_1_out_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_2/conv_1_out_1_U/cnn_conv_1_out_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_2/conv_1_out_1_U/cnn_conv_1_out_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_2/conv_1_out_1_U/cnn_conv_1_out_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_2/conv_1_out_1_U/cnn_conv_1_out_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_4/max_pool_1_out_0_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_4/max_pool_1_out_0_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_5/max_pool_1_out_1_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_5/max_pool_1_out_1_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_6/max_pool_1_out_2_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_6/max_pool_1_out_2_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_7/max_pool_1_out_3_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_7/max_pool_1_out_3_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_9/max_pool_1_out_4_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_9/max_pool_1_out_4_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_10/max_pool_1_out_5_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_10/max_pool_1_out_5_U/cnn_max_pool_1_oubhl_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_11/conv_2_out_0_U/cnn_conv_2_out_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_11/conv_2_out_0_U/cnn_conv_2_out_0_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_11/conv_2_out_0_U/cnn_conv_2_out_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_11/conv_2_out_0_U/cnn_conv_2_out_0_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_12/conv_2_out_1_U/cnn_conv_2_out_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_12/conv_2_out_1_U/cnn_conv_2_out_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_13/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_13/max_pool_2_out_U/cnn_max_pool_2_out_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_14/flat_array_U/cnn_flat_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_14/flat_array_U/cnn_flat_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_27/conv_1_input_U/cnn_conv_1_input_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/i_3_27/conv_1_input_U/cnn_conv_1_input_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/grp_conv_1_fu_579/conv_1_conv_1_weibkb_rom_Ui_3_0/conv_1_weights_U/conv_1_conv_1_weibkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_3_0/grp_conv_1_fu_579/conv_1_conv_1_weibkb_rom_Ui_3_0/conv_1_weights_U/conv_1_conv_1_weibkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dense_1__GB0  |           1|     40923|
|2     |dense_1__GB1  |           1|      6978|
|3     |dense_1__GB2  |           1|     40799|
|4     |dense_1__GB3  |           1|      7658|
|5     |dense_1__GB4  |           1|     22817|
|6     |dense_1__GB5  |           1|      5330|
|7     |dense_1__GB6  |           1|      8406|
|8     |conv_2__GB0   |           1|     29559|
|9     |conv_2__GB1   |           1|      6556|
|10    |conv_2__GB2   |           1|      8693|
|11    |conv_2__GB3   |           1|     18353|
|12    |conv_2__GB4   |           1|     12851|
|13    |cnn__GCB0     |           1|     19355|
|14    |dense_out     |           1|      8331|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:56 ; elapsed = 00:05:24 . Memory (MB): peak = 1805.793 ; gain = 1148.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:10 ; elapsed = 00:05:37 . Memory (MB): peak = 1805.793 ; gain = 1148.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dense_1__GB0  |           1|     40923|
|2     |dense_1__GB1  |           1|      6978|
|3     |dense_1__GB2  |           1|     40799|
|4     |dense_1__GB3  |           1|      7658|
|5     |dense_1__GB4  |           1|     22816|
|6     |dense_1__GB5  |           1|      5330|
|7     |dense_1__GB6  |           1|      7956|
|8     |conv_2__GB0   |           1|     29559|
|9     |conv_2__GB1   |           1|      6556|
|10    |conv_2__GB2   |           1|      8693|
|11    |conv_2__GB3   |           1|     18353|
|12    |conv_2__GB4   |           1|     12851|
|13    |cnn__GCB0     |           1|     19250|
|14    |dense_out     |           1|      8311|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:43 ; elapsed = 00:06:15 . Memory (MB): peak = 1805.793 ; gain = 1148.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dense_1__GB0  |           1|     17861|
|2     |dense_1__GB1  |           1|      4377|
|3     |dense_1__GB2  |           1|     16975|
|4     |dense_1__GB3  |           1|      7253|
|5     |dense_1__GB4  |           1|     15513|
|6     |dense_1__GB5  |           1|      1978|
|7     |dense_1__GB6  |           1|      2520|
|8     |conv_2__GB0   |           1|     22934|
|9     |conv_2__GB1   |           1|      3982|
|10    |conv_2__GB2   |           1|      6941|
|11    |conv_2__GB3   |           1|     15038|
|12    |conv_2__GB4   |           1|      6291|
|13    |cnn__GCB0     |           1|     11209|
|14    |dense_out     |           1|      5594|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_3_7979 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_7972 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_7955 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_7946 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_7936 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8020 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8024 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8036 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8035 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8034 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8038 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8033 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8040 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_8041 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10165 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10162 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10159 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10169 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10155 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10152 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10173 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10149 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10176 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10145 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10141 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10138 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10180 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10135 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_3_10183 is driving 31 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net grp_dense_1_fu_437_flat_array_ce1 is driving 62 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:05 ; elapsed = 00:06:38 . Memory (MB): peak = 1853.148 ; gain = 1196.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:05 ; elapsed = 00:06:38 . Memory (MB): peak = 1853.148 ; gain = 1196.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:15 ; elapsed = 00:06:48 . Memory (MB): peak = 1853.148 ; gain = 1196.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:15 ; elapsed = 00:06:48 . Memory (MB): peak = 1853.148 ; gain = 1196.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:17 ; elapsed = 00:06:50 . Memory (MB): peak = 1853.148 ; gain = 1196.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:17 ; elapsed = 00:06:50 . Memory (MB): peak = 1853.148 ; gain = 1196.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |   939|
|2     |DSP48E1     |    21|
|3     |DSP48E1_1   |    21|
|4     |DSP48E1_2   |    19|
|5     |DSP48E1_3   |    19|
|6     |DSP48E1_4   |    24|
|7     |DSP48E1_5   |     3|
|8     |DSP48E1_6   |     1|
|9     |DSP48E1_7   |     1|
|10    |LUT1        |   898|
|11    |LUT2        |  2188|
|12    |LUT3        |  3307|
|13    |LUT4        |  3756|
|14    |LUT5        |  3978|
|15    |LUT6        | 13826|
|16    |MUXCY       |  2664|
|17    |MUXF7       |   309|
|18    |MUXF8       |     2|
|19    |RAM16X1S    |    96|
|20    |RAMB18E1_2  |     1|
|21    |RAMB18E1_4  |     1|
|22    |RAMB18E1_5  |     1|
|23    |RAMB18E1_6  |     1|
|24    |RAMB18E1_7  |     4|
|25    |RAMB36E1_31 |     6|
|26    |RAMB36E1_32 |     7|
|27    |RAMB36E1_33 |     1|
|28    |RAMB36E1_36 |     1|
|29    |RAMB36E1_37 |     1|
|30    |RAMB36E1_38 |     1|
|31    |RAMB36E1_39 |     1|
|32    |RAMB36E1_40 |     1|
|33    |RAMB36E1_41 |     1|
|34    |RAMB36E1_42 |     1|
|35    |RAMB36E1_43 |     1|
|36    |RAMB36E1_44 |     1|
|37    |RAMB36E1_45 |     1|
|38    |RAMB36E1_46 |     1|
|39    |RAMB36E1_47 |     1|
|40    |RAMB36E1_48 |     1|
|41    |RAMB36E1_49 |     1|
|42    |RAMB36E1_50 |     1|
|43    |RAMB36E1_51 |     1|
|44    |RAMB36E1_52 |     1|
|45    |RAMB36E1_53 |     1|
|46    |RAMB36E1_54 |     1|
|47    |RAMB36E1_55 |     1|
|48    |RAMB36E1_56 |     1|
|49    |RAMB36E1_57 |     1|
|50    |RAMB36E1_58 |     1|
|51    |RAMB36E1_59 |     1|
|52    |RAMB36E1_60 |     1|
|53    |RAMB36E1_61 |     1|
|54    |RAMB36E1_62 |     1|
|55    |RAMB36E1_63 |     1|
|56    |RAMB36E1_64 |     1|
|57    |RAMB36E1_65 |     1|
|58    |RAMB36E1_66 |     1|
|59    |RAMB36E1_67 |     1|
|60    |RAMB36E1_68 |     1|
|61    |RAMB36E1_69 |     1|
|62    |SRL16E      |  8294|
|63    |SRLC32E     |  1338|
|64    |XORCY       |  1175|
|65    |FDE         |   233|
|66    |FDRE        | 43470|
|67    |FDSE        |   239|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:17 ; elapsed = 00:06:50 . Memory (MB): peak = 1853.148 ; gain = 1196.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 296 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:16 ; elapsed = 00:06:23 . Memory (MB): peak = 1853.148 ; gain = 623.152
Synthesis Optimization Complete : Time (s): cpu = 00:06:17 ; elapsed = 00:06:51 . Memory (MB): peak = 1853.148 ; gain = 1196.312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5583 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1853.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1074 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 745 instances
  FDE => FDRE: 233 instances
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
1100 Infos, 236 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:37 ; elapsed = 00:07:15 . Memory (MB): peak = 1853.148 ; gain = 1466.629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1853.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.148 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1853.148 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_cnn_0_0, cache-ID = 33b9e1eaa5c1eb0c
INFO: [Coretcl 2-1174] Renamed 2355 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1853.148 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chenq/MAG/code/FFF/VIVADO2019/cnn_opt_lp1/cnn_opt_lp1.runs/design_1_cnn_0_0_synth_1/design_1_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1853.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_cnn_0_0_utilization_synth.rpt -pb design_1_cnn_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1853.148 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 23:06:56 2024...
