From c5a1efdaddf394cb2f52630f755cd0bdbbbfdbc3 Mon Sep 17 00:00:00 2001
From: Shinji Hirai <shinji.hirai.zn@renesas.com>
Date: Tue, 31 May 2022 10:03:41 +0900
Subject: [PATCH] USB 2.0 Phy workaround for RZ/G2L,LC

---
 plat/renesas/rz/common/bl2_plat_setup.c | 21 +++++++++++++++++++++
 1 file changed, 21 insertions(+)

diff --git a/plat/renesas/rz/common/bl2_plat_setup.c b/plat/renesas/rz/common/bl2_plat_setup.c
index b8b566a75..ee83e1be8 100755
--- a/plat/renesas/rz/common/bl2_plat_setup.c
+++ b/plat/renesas/rz/common/bl2_plat_setup.c
@@ -15,6 +15,7 @@
 #include <plat/common/common_def.h>
 #include <lib/mmio.h>
 #include <pfc.h>
+#include <cpg_regs.h>
 #include <cpg.h>
 #include <syc.h>
 #include <scifa.h>
@@ -23,6 +24,7 @@
 #include <plat_tzc_def.h>
 #include <rzg2l_def.h>
 #include <rz_private.h>
+#include <drivers/delay_timer.h>
 
 static const mmap_region_t rzg2l_mmap[] = {
 #if TRUSTED_BOARD_BOOT
@@ -99,6 +101,25 @@ void bl2_el3_early_platform_setup(u_register_t arg1, u_register_t arg2,
 	/* setup Clock and Reset */
 	cpg_setup();
 
+	/* USB 2.0 Phy workaround for RZ/G2L,LC	*/
+	if (((mmio_read_32(SYS_LSI_DEVID) & 0x0FFFFFFF) == 0x841C447) &&
+	    ((mmio_read_32(0x11861124) & 0xf00) == 0x700) &&
+	    ((mmio_read_32(0x11861128) & 0xf00) == 0x700))
+	{
+		mmio_write_32(CPG_CLKON_USB, 0x000F000F);
+		while ((mmio_read_32(CPG_CLKMON_USB) & 0x0000000F) != 0x0000000F)
+			;
+		mmio_write_32(CPG_RST_USB, 0x000F000F);
+		while ((mmio_read_32(CPG_RSTMON_USB) & 0x0000000F) != 0x00000000)
+			;
+		mmio_write_32(0x11c40014, 0x00021506);
+		mmio_write_32(0x11c40010, 0x01021506);
+
+		mmio_write_32(CPG_CLKON_USB, 0x000F0000);
+		while ((mmio_read_32(CPG_CLKMON_USB) & 0x00000000) != 0x00000000)
+			;
+	}
+
 	/* initialize console driver */
 	ret = console_rzg2l_register(
 							RZG2L_SCIF0_BASE,
-- 
2.25.1

