
*** Running vivado
    with args -log digital_lock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_lock.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source digital_lock.tcl -notrace
Command: synth_design -top digital_lock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 346.980 ; gain = 100.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'digital_lock' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:10]
INFO: [Synth 8-3491] module 'input_controller' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/input_controller.vhd:4' bound to instance 'ic' of component 'input_controller' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:91]
INFO: [Synth 8-638] synthesizing module 'input_controller' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/input_controller.vhd:14]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter debounce_counter_size bound to: 9 - type: integer 
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/debouncer.vhd:5' bound to instance 'debounce_ps2_clk' of component 'debouncer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/input_controller.vhd:39]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/debouncer.vhd:13]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/debouncer.vhd:13]
	Parameter counter_size bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/debouncer.vhd:5' bound to instance 'debounce_ps2_data' of component 'debouncer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/input_controller.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'input_controller' (2#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/input_controller.vhd:14]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:5' bound to instance 'clk_div' of component 'clock_divider' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:92]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:11]
INFO: [Synth 8-4471] merging register 'slowClock_sig_reg' into 'SlowClock_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element slowClock_sig_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (3#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:11]
INFO: [Synth 8-3491] module 'output_controller' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:5' bound to instance 'oc' of component 'output_controller' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:93]
INFO: [Synth 8-638] synthesizing module 'output_controller' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:12]
WARNING: [Synth 8-614] signal 'display_one' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:28]
WARNING: [Synth 8-614] signal 'display_two' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:28]
WARNING: [Synth 8-614] signal 'display_three' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:28]
WARNING: [Synth 8-614] signal 'display_four' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:28]
WARNING: [Synth 8-3848] Net lockout_led in module/entity output_controller does not have driver. [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:8]
INFO: [Synth 8-256] done synthesizing module 'output_controller' (4#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:12]
INFO: [Synth 8-3491] module 'code_timeout_timer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:5' bound to instance 'code_timer' of component 'code_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:94]
INFO: [Synth 8-638] synthesizing module 'code_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:9]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'code_timeout_timer' (5#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:9]
INFO: [Synth 8-3491] module 'display_timeout_timer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:5' bound to instance 'display_timer' of component 'display_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:95]
INFO: [Synth 8-638] synthesizing module 'display_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:9]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'display_timeout_timer' (6#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:9]
INFO: [Synth 8-3491] module 'open_timeout_timer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:5' bound to instance 'open_timer' of component 'open_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:96]
INFO: [Synth 8-638] synthesizing module 'open_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:9]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'open_timeout_timer' (7#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:9]
INFO: [Synth 8-3491] module 'set_timeout_timer' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:5' bound to instance 'set_timer' of component 'set_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:97]
INFO: [Synth 8-638] synthesizing module 'set_timeout_timer' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:9]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'set_timeout_timer' (8#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:9]
INFO: [Synth 8-3491] module 'main' declared at 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:4' bound to instance 'main_fsm' of component 'main' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:98]
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:22]
WARNING: [Synth 8-614] signal 'cmd' is read in the process but is not in the sensitivity list [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:339]
INFO: [Synth 8-256] done synthesizing module 'main' (9#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'digital_lock' (10#1) [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/digital_lock.vhd:10]
WARNING: [Synth 8-3331] design output_controller has unconnected port lockout_led
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 400.105 ; gain = 153.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 400.105 ; gain = 153.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 727.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 727.422 ; gain = 480.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 727.422 ; gain = 480.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 727.422 ; gain = 480.977
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_out_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/debouncer.vhd:27]
INFO: [Synth 8-5546] ROM "ps2_code_new_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_code_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_idle_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/input_controller.vhd:62]
INFO: [Synth 8-5544] ROM "display_three" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_two" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_four" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element refresh_counter_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:19]
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'enable_code_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:408]
WARNING: [Synth 8-327] inferring latch for variable 'reset_code_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:407]
WARNING: [Synth 8-327] inferring latch for variable 'enable_set_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:351]
WARNING: [Synth 8-327] inferring latch for variable 'reset_set_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:350]
WARNING: [Synth 8-327] inferring latch for variable 'enable_open_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:402]
WARNING: [Synth 8-327] inferring latch for variable 'reset_open_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:518]
WARNING: [Synth 8-327] inferring latch for variable 'enable_display_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:394]
WARNING: [Synth 8-327] inferring latch for variable 'reset_display_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:393]
WARNING: [Synth 8-327] inferring latch for variable 'lockout_led_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:344]
WARNING: [Synth 8-327] inferring latch for variable 'display_cmd_reg' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:343]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 727.422 ; gain = 480.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 19    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 12    
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  57 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	  12 Input      1 Bit        Muxes := 2     
	  57 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module input_controller 
Detailed RTL Component Info : 
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module output_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
Module code_timeout_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module display_timeout_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module open_timeout_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module set_timeout_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module main 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 18    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 12    
	  57 Input      4 Bit        Muxes := 2     
	  57 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_div/FastClock_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element clk_div/MediumClock_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:25]
WARNING: [Synth 8-6014] Unused sequential element clk_div/led0_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/clock_divider.vhd:29]
INFO: [Synth 8-5544] ROM "oc/display_four" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oc/display_three" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oc/display_two" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oc/display_one" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "ic/ps2_code_sig" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element ic/debounce_ps2_clk/counter_out_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/debouncer.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element ic/debounce_ps2_data/counter_out_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/debouncer.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element ic/count_idle_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/input_controller.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element oc/refresh_counter_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/output_controller.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element code_timer/current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/code_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element display_timer/current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/display_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element open_timer/current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/open_timeout_timer.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element set_timer/current_count_reg was removed.  [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/set_timeout_timer.vhd:19]
WARNING: [Synth 8-3917] design digital_lock has port seven_seg_data[0] driven by constant 1
WARNING: [Synth 8-264] enable of latch \main_fsm/enable_open_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \main_fsm/enable_open_reg  is always disabled
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\main_fsm/reset_open_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_fsm/reset_display_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_fsm/lockout_led_reg )
INFO: [Synth 8-3886] merging instance 'main_fsm/display_cmd_reg[3]' (LD) to 'main_fsm/display_cmd_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_fsm/display_cmd_reg[2]' (LD) to 'main_fsm/display_cmd_reg[0]'
INFO: [Synth 8-3886] merging instance 'main_fsm/display_cmd_reg[1]' (LD) to 'main_fsm/display_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\main_fsm/display_cmd_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[10]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[9]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[8]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[7]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[6]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[5]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_word_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/enable_code_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/reset_code_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/enable_set_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/reset_set_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/enable_open_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/reset_open_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/enable_display_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/reset_display_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/lockout_led_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/display_cmd_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[5]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/next_state_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[5]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[5]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[4]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[4]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[3]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[3]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[2]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[2]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[1]) is unused and will be removed from module digital_lock.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'main_fsm/current_state_reg[1]/Q' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/Chris/Documents/development/ncat-ecen424-project1/src/main.vhd:65]
WARNING: [Synth 8-3332] Sequential element (main_fsm/current_state_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/sync_ffs_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/sync_ffs_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/flipflops_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/flipflops_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[9]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[8]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[7]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[6]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[5]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/counter_out_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_clk/result_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/flipflops_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/flipflops_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[9]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[8]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[7]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[6]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[5]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/counter_out_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/debounce_ps2_data/result_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[4]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[5]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[6]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[7]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[8]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[9]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[10]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[11]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/count_idle_reg[12]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_code_new_sig_reg) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_code_sig_reg[3]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_code_sig_reg[2]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_code_sig_reg[1]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (ic/ps2_code_sig_reg[0]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[26]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[25]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[24]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[23]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[22]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[21]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[20]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[19]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[18]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[17]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[16]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[15]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[14]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[13]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[12]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[11]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[10]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[9]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[8]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[7]) is unused and will be removed from module digital_lock.
WARNING: [Synth 8-3332] Sequential element (clk_div/cnt_reg[6]) is unused and will be removed from module digital_lock.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 727.422 ; gain = 480.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+-------------------------+---------------+----------------+
|Module Name  | RTL Object              | Depth x Width | Implemented As | 
+-------------+-------------------------+---------------+----------------+
|main         | enable_code             | 64x1          | LUT            | 
|main         | reset_code              | 64x1          | LUT            | 
|main         | enable_set              | 64x1          | LUT            | 
|main         | enable_set              | 64x1          | LUT            | 
|main         | reset_set               | 64x1          | LUT            | 
|main         | enable_display          | 64x1          | LUT            | 
|main         | enable_display          | 64x1          | LUT            | 
|main         | reset_display           | 64x1          | LUT            | 
|main         | display_cmd             | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_code    | 64x1          | LUT            | 
|digital_lock | main_fsm/reset_code     | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_set     | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_set     | 64x1          | LUT            | 
|digital_lock | main_fsm/reset_set      | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_display | 64x1          | LUT            | 
|digital_lock | main_fsm/enable_display | 64x1          | LUT            | 
|digital_lock | main_fsm/reset_display  | 64x1          | LUT            | 
|digital_lock | main_fsm/display_cmd    | 64x1          | LUT            | 
+-------------+-------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 727.422 ; gain = 480.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 727.422 ; gain = 480.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 742.480 ; gain = 496.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 742.480 ; gain = 496.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 742.480 ; gain = 496.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 742.480 ; gain = 496.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 742.480 ; gain = 496.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 742.480 ; gain = 496.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 742.480 ; gain = 496.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |FDRE   |    20|
|6     |IBUF   |     1|
|7     |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |    45|
|2     |  oc     |output_controller |    30|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 742.480 ; gain = 496.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 15 critical warnings and 234 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 742.480 ; gain = 168.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 742.480 ; gain = 496.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 143 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 742.480 ; gain = 508.773
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Documents/development/ncat-ecen424-project1/digital-lock/digital-lock.runs/synth_1/digital_lock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_lock_utilization_synth.rpt -pb digital_lock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 742.480 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  4 20:47:37 2018...
