<stg><name>C_drain_IO_L1_out_boundary_wrapper466_Pipeline_VIT.1</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c7_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %c6_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_C_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_15_01853, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_15_01853, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i5 0, i5 %c6_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i5 0, i5 %c7_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %icmp_ln1069 = icmp_eq  i9 %indvar_flatten_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln1069"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %add_ln1069 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln1069"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1069 = br i1 %icmp_ln1069, void %.split46, void %_Z29C_drain_IO_L1_out_intra_transiiiiPA1_7ap_uintILi256EERN3hls6streamItLi0EEE.exit.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1069"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split46:0 %c7_V_load = load i5 %c7_V

]]></Node>
<StgValue><ssdm name="c7_V_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split46:5 %icmp_ln1069_10 = icmp_eq  i5 %c7_V_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln1069_10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split46:6 %select_ln891 = select i1 %icmp_ln1069_10, i5 0, i5 %c7_V_load

]]></Node>
<StgValue><ssdm name="select_ln891"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="5">
<![CDATA[
.split46:9 %zext_ln1069 = zext i5 %select_ln891

]]></Node>
<StgValue><ssdm name="zext_ln1069"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split46:10 %local_C_V_addr = getelementptr i256 %local_C_V, i64 0, i64 %zext_ln1069

]]></Node>
<StgValue><ssdm name="local_C_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="4">
<![CDATA[
.split46:14 %out_data_V = load i4 %local_C_V_addr

]]></Node>
<StgValue><ssdm name="out_data_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split16:18 %add_ln870_9 = add i5 %select_ln891, i5 1

]]></Node>
<StgValue><ssdm name="add_ln870_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split16:19 %store_ln1069 = store i9 %add_ln1069, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln1069"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split16:21 %store_ln870 = store i5 %add_ln870_9, i5 %c7_V

]]></Node>
<StgValue><ssdm name="store_ln870"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
_Z29C_drain_IO_L1_out_intra_transiiiiPA1_7ap_uintILi256EERN3hls6streamItLi0EEE.exit.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.split46:1 %c6_V_load = load i5 %c6_V

]]></Node>
<StgValue><ssdm name="c6_V_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="icmp_ln1069_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split46:2 %add_ln870 = add i5 %c6_V_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln870"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split46:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_891_1_VITIS_LOOP_893_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split46:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split46:7 %select_ln891_6 = select i1 %icmp_ln1069_10, i5 %add_ln870, i5 %c6_V_load

]]></Node>
<StgValue><ssdm name="select_ln891_6"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="5">
<![CDATA[
.split46:8 %trunc_ln891 = trunc i5 %select_ln891_6

]]></Node>
<StgValue><ssdm name="trunc_ln891"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split46:11 %specpipeline_ln893 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_47

]]></Node>
<StgValue><ssdm name="specpipeline_ln893"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split46:12 %specloopname_ln893 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln893"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split46:13 %data_split_V_1_14 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_15_01853

]]></Node>
<StgValue><ssdm name="data_split_V_1_14"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="256" op_0_bw="4">
<![CDATA[
.split46:14 %out_data_V = load i4 %local_C_V_addr

]]></Node>
<StgValue><ssdm name="out_data_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="256">
<![CDATA[
.split46:15 %data_split_V_0 = trunc i256 %out_data_V

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:16 %data_split_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:17 %data_split_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="data_split_V_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:18 %data_split_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="data_split_V_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:19 %data_split_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="data_split_V_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:20 %data_split_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="data_split_V_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:21 %data_split_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="data_split_V_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:22 %data_split_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="data_split_V_7"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:23 %data_split_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="data_split_V_8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:24 %data_split_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="data_split_V_9"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:25 %data_split_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="data_split_V_10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:26 %data_split_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="data_split_V_11"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:27 %data_split_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="data_split_V_12"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:28 %data_split_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="data_split_V_13"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:29 %data_split_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="data_split_V_14"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split46:30 %data_split_V_15 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %out_data_V, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="data_split_V_15"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split46:31 %switch_ln909 = switch i4 %trunc_ln891, void %branch15, i4 0, void %.split46..split16_crit_edge, i4 1, void %.split16, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln909"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
branch14:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch13:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
branch12:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch11:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch10:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
branch9:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
branch8:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch7:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
branch6:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch5:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch4:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch3:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch2:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split46..split16_crit_edge:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1069" val="0"/>
<literal name="trunc_ln891" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch15:0 %br_ln909 = br void %.split16

]]></Node>
<StgValue><ssdm name="br_ln909"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:0 %v1_V = phi i16 %data_split_V_1_14, void %branch15, i16 %data_split_V_15, void %branch14, i16 %data_split_V_15, void %branch13, i16 %data_split_V_15, void %branch12, i16 %data_split_V_15, void %branch11, i16 %data_split_V_15, void %branch10, i16 %data_split_V_15, void %branch9, i16 %data_split_V_15, void %branch8, i16 %data_split_V_15, void %branch7, i16 %data_split_V_15, void %branch6, i16 %data_split_V_15, void %branch5, i16 %data_split_V_15, void %branch4, i16 %data_split_V_15, void %branch3, i16 %data_split_V_15, void %branch2, i16 %data_split_V_15, void %.split46..split16_crit_edge, i16 %data_split_V_15, void %.split46

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:1 %v2_V_303 = phi i16 %data_split_V_14, void %branch15, i16 %data_split_V_1_14, void %branch14, i16 %data_split_V_14, void %branch13, i16 %data_split_V_14, void %branch12, i16 %data_split_V_14, void %branch11, i16 %data_split_V_14, void %branch10, i16 %data_split_V_14, void %branch9, i16 %data_split_V_14, void %branch8, i16 %data_split_V_14, void %branch7, i16 %data_split_V_14, void %branch6, i16 %data_split_V_14, void %branch5, i16 %data_split_V_14, void %branch4, i16 %data_split_V_14, void %branch3, i16 %data_split_V_14, void %branch2, i16 %data_split_V_14, void %.split46..split16_crit_edge, i16 %data_split_V_14, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_303"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:2 %v2_V_302 = phi i16 %data_split_V_13, void %branch15, i16 %data_split_V_13, void %branch14, i16 %data_split_V_1_14, void %branch13, i16 %data_split_V_13, void %branch12, i16 %data_split_V_13, void %branch11, i16 %data_split_V_13, void %branch10, i16 %data_split_V_13, void %branch9, i16 %data_split_V_13, void %branch8, i16 %data_split_V_13, void %branch7, i16 %data_split_V_13, void %branch6, i16 %data_split_V_13, void %branch5, i16 %data_split_V_13, void %branch4, i16 %data_split_V_13, void %branch3, i16 %data_split_V_13, void %branch2, i16 %data_split_V_13, void %.split46..split16_crit_edge, i16 %data_split_V_13, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_302"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:3 %v2_V_301 = phi i16 %data_split_V_12, void %branch15, i16 %data_split_V_12, void %branch14, i16 %data_split_V_12, void %branch13, i16 %data_split_V_1_14, void %branch12, i16 %data_split_V_12, void %branch11, i16 %data_split_V_12, void %branch10, i16 %data_split_V_12, void %branch9, i16 %data_split_V_12, void %branch8, i16 %data_split_V_12, void %branch7, i16 %data_split_V_12, void %branch6, i16 %data_split_V_12, void %branch5, i16 %data_split_V_12, void %branch4, i16 %data_split_V_12, void %branch3, i16 %data_split_V_12, void %branch2, i16 %data_split_V_12, void %.split46..split16_crit_edge, i16 %data_split_V_12, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_301"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:4 %v2_V_300 = phi i16 %data_split_V_11, void %branch15, i16 %data_split_V_11, void %branch14, i16 %data_split_V_11, void %branch13, i16 %data_split_V_11, void %branch12, i16 %data_split_V_1_14, void %branch11, i16 %data_split_V_11, void %branch10, i16 %data_split_V_11, void %branch9, i16 %data_split_V_11, void %branch8, i16 %data_split_V_11, void %branch7, i16 %data_split_V_11, void %branch6, i16 %data_split_V_11, void %branch5, i16 %data_split_V_11, void %branch4, i16 %data_split_V_11, void %branch3, i16 %data_split_V_11, void %branch2, i16 %data_split_V_11, void %.split46..split16_crit_edge, i16 %data_split_V_11, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_300"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:5 %v2_V_299 = phi i16 %data_split_V_10, void %branch15, i16 %data_split_V_10, void %branch14, i16 %data_split_V_10, void %branch13, i16 %data_split_V_10, void %branch12, i16 %data_split_V_10, void %branch11, i16 %data_split_V_1_14, void %branch10, i16 %data_split_V_10, void %branch9, i16 %data_split_V_10, void %branch8, i16 %data_split_V_10, void %branch7, i16 %data_split_V_10, void %branch6, i16 %data_split_V_10, void %branch5, i16 %data_split_V_10, void %branch4, i16 %data_split_V_10, void %branch3, i16 %data_split_V_10, void %branch2, i16 %data_split_V_10, void %.split46..split16_crit_edge, i16 %data_split_V_10, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_299"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:6 %v2_V_298 = phi i16 %data_split_V_9, void %branch15, i16 %data_split_V_9, void %branch14, i16 %data_split_V_9, void %branch13, i16 %data_split_V_9, void %branch12, i16 %data_split_V_9, void %branch11, i16 %data_split_V_9, void %branch10, i16 %data_split_V_1_14, void %branch9, i16 %data_split_V_9, void %branch8, i16 %data_split_V_9, void %branch7, i16 %data_split_V_9, void %branch6, i16 %data_split_V_9, void %branch5, i16 %data_split_V_9, void %branch4, i16 %data_split_V_9, void %branch3, i16 %data_split_V_9, void %branch2, i16 %data_split_V_9, void %.split46..split16_crit_edge, i16 %data_split_V_9, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_298"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:7 %v2_V_297 = phi i16 %data_split_V_8, void %branch15, i16 %data_split_V_8, void %branch14, i16 %data_split_V_8, void %branch13, i16 %data_split_V_8, void %branch12, i16 %data_split_V_8, void %branch11, i16 %data_split_V_8, void %branch10, i16 %data_split_V_8, void %branch9, i16 %data_split_V_1_14, void %branch8, i16 %data_split_V_8, void %branch7, i16 %data_split_V_8, void %branch6, i16 %data_split_V_8, void %branch5, i16 %data_split_V_8, void %branch4, i16 %data_split_V_8, void %branch3, i16 %data_split_V_8, void %branch2, i16 %data_split_V_8, void %.split46..split16_crit_edge, i16 %data_split_V_8, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_297"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:8 %v2_V_296 = phi i16 %data_split_V_7, void %branch15, i16 %data_split_V_7, void %branch14, i16 %data_split_V_7, void %branch13, i16 %data_split_V_7, void %branch12, i16 %data_split_V_7, void %branch11, i16 %data_split_V_7, void %branch10, i16 %data_split_V_7, void %branch9, i16 %data_split_V_7, void %branch8, i16 %data_split_V_1_14, void %branch7, i16 %data_split_V_7, void %branch6, i16 %data_split_V_7, void %branch5, i16 %data_split_V_7, void %branch4, i16 %data_split_V_7, void %branch3, i16 %data_split_V_7, void %branch2, i16 %data_split_V_7, void %.split46..split16_crit_edge, i16 %data_split_V_7, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_296"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:9 %v2_V_295 = phi i16 %data_split_V_6, void %branch15, i16 %data_split_V_6, void %branch14, i16 %data_split_V_6, void %branch13, i16 %data_split_V_6, void %branch12, i16 %data_split_V_6, void %branch11, i16 %data_split_V_6, void %branch10, i16 %data_split_V_6, void %branch9, i16 %data_split_V_6, void %branch8, i16 %data_split_V_6, void %branch7, i16 %data_split_V_1_14, void %branch6, i16 %data_split_V_6, void %branch5, i16 %data_split_V_6, void %branch4, i16 %data_split_V_6, void %branch3, i16 %data_split_V_6, void %branch2, i16 %data_split_V_6, void %.split46..split16_crit_edge, i16 %data_split_V_6, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_295"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:10 %v2_V_294 = phi i16 %data_split_V_5, void %branch15, i16 %data_split_V_5, void %branch14, i16 %data_split_V_5, void %branch13, i16 %data_split_V_5, void %branch12, i16 %data_split_V_5, void %branch11, i16 %data_split_V_5, void %branch10, i16 %data_split_V_5, void %branch9, i16 %data_split_V_5, void %branch8, i16 %data_split_V_5, void %branch7, i16 %data_split_V_5, void %branch6, i16 %data_split_V_1_14, void %branch5, i16 %data_split_V_5, void %branch4, i16 %data_split_V_5, void %branch3, i16 %data_split_V_5, void %branch2, i16 %data_split_V_5, void %.split46..split16_crit_edge, i16 %data_split_V_5, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_294"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:11 %v2_V_293 = phi i16 %data_split_V_4, void %branch15, i16 %data_split_V_4, void %branch14, i16 %data_split_V_4, void %branch13, i16 %data_split_V_4, void %branch12, i16 %data_split_V_4, void %branch11, i16 %data_split_V_4, void %branch10, i16 %data_split_V_4, void %branch9, i16 %data_split_V_4, void %branch8, i16 %data_split_V_4, void %branch7, i16 %data_split_V_4, void %branch6, i16 %data_split_V_4, void %branch5, i16 %data_split_V_1_14, void %branch4, i16 %data_split_V_4, void %branch3, i16 %data_split_V_4, void %branch2, i16 %data_split_V_4, void %.split46..split16_crit_edge, i16 %data_split_V_4, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_293"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:12 %v2_V_292 = phi i16 %data_split_V_3, void %branch15, i16 %data_split_V_3, void %branch14, i16 %data_split_V_3, void %branch13, i16 %data_split_V_3, void %branch12, i16 %data_split_V_3, void %branch11, i16 %data_split_V_3, void %branch10, i16 %data_split_V_3, void %branch9, i16 %data_split_V_3, void %branch8, i16 %data_split_V_3, void %branch7, i16 %data_split_V_3, void %branch6, i16 %data_split_V_3, void %branch5, i16 %data_split_V_3, void %branch4, i16 %data_split_V_1_14, void %branch3, i16 %data_split_V_3, void %branch2, i16 %data_split_V_3, void %.split46..split16_crit_edge, i16 %data_split_V_3, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_292"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:13 %v2_V_291 = phi i16 %data_split_V_2, void %branch15, i16 %data_split_V_2, void %branch14, i16 %data_split_V_2, void %branch13, i16 %data_split_V_2, void %branch12, i16 %data_split_V_2, void %branch11, i16 %data_split_V_2, void %branch10, i16 %data_split_V_2, void %branch9, i16 %data_split_V_2, void %branch8, i16 %data_split_V_2, void %branch7, i16 %data_split_V_2, void %branch6, i16 %data_split_V_2, void %branch5, i16 %data_split_V_2, void %branch4, i16 %data_split_V_2, void %branch3, i16 %data_split_V_1_14, void %branch2, i16 %data_split_V_2, void %.split46..split16_crit_edge, i16 %data_split_V_2, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_291"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:14 %v2_V_290 = phi i16 %data_split_V_1, void %branch15, i16 %data_split_V_1, void %branch14, i16 %data_split_V_1, void %branch13, i16 %data_split_V_1, void %branch12, i16 %data_split_V_1, void %branch11, i16 %data_split_V_1, void %branch10, i16 %data_split_V_1, void %branch9, i16 %data_split_V_1, void %branch8, i16 %data_split_V_1, void %branch7, i16 %data_split_V_1, void %branch6, i16 %data_split_V_1, void %branch5, i16 %data_split_V_1, void %branch4, i16 %data_split_V_1, void %branch3, i16 %data_split_V_1, void %branch2, i16 %data_split_V_1, void %.split46..split16_crit_edge, i16 %data_split_V_1_14, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V_290"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0" op_12_bw="16" op_13_bw="0" op_14_bw="16" op_15_bw="0" op_16_bw="16" op_17_bw="0" op_18_bw="16" op_19_bw="0" op_20_bw="16" op_21_bw="0" op_22_bw="16" op_23_bw="0" op_24_bw="16" op_25_bw="0" op_26_bw="16" op_27_bw="0" op_28_bw="16" op_29_bw="0" op_30_bw="16" op_31_bw="0">
<![CDATA[
.split16:15 %v2_V = phi i16 %data_split_V_0, void %branch15, i16 %data_split_V_0, void %branch14, i16 %data_split_V_0, void %branch13, i16 %data_split_V_0, void %branch12, i16 %data_split_V_0, void %branch11, i16 %data_split_V_0, void %branch10, i16 %data_split_V_0, void %branch9, i16 %data_split_V_0, void %branch8, i16 %data_split_V_0, void %branch7, i16 %data_split_V_0, void %branch6, i16 %data_split_V_0, void %branch5, i16 %data_split_V_0, void %branch4, i16 %data_split_V_0, void %branch3, i16 %data_split_V_0, void %branch2, i16 %data_split_V_1_14, void %.split46..split16_crit_edge, i16 %data_split_V_0, void %.split46

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
.split16:16 %p_Result_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V, i16 %v2_V_303, i16 %v2_V_302, i16 %v2_V_301, i16 %v2_V_300, i16 %v2_V_299, i16 %v2_V_298, i16 %v2_V_297, i16 %v2_V_296, i16 %v2_V_295, i16 %v2_V_294, i16 %v2_V_293, i16 %v2_V_292, i16 %v2_V_291, i16 %v2_V_290, i16 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="256" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split16:17 %store_ln910 = store i256 %p_Result_s, i4 %local_C_V_addr

]]></Node>
<StgValue><ssdm name="store_ln910"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split16:20 %store_ln891 = store i5 %select_ln891_6, i5 %c6_V

]]></Node>
<StgValue><ssdm name="store_ln891"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.split16:22 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
