
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001107                       # Number of seconds simulated
sim_ticks                                  1107232000                       # Number of ticks simulated
final_tick                                 1107232000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  21900                       # Simulator instruction rate (inst/s)
host_op_rate                                    36631                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50686141                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652608                       # Number of bytes of host memory used
host_seconds                                    21.84                       # Real time elapsed on the host
sim_insts                                      478399                       # Number of instructions simulated
sim_ops                                        800197                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           36224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2018816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2055040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        36224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          36224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         8512                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             8512                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              566                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            31544                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                32110                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           133                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 133                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           32715817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         1823299905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1856015722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      32715817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          32715817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         7687639                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               7687639                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         7687639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          32715817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        1823299905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1863703361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       566.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     31539.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000105516500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             7                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             7                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                64486                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 105                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        32110                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         133                       # Number of write requests accepted
system.mem_ctrl.readBursts                      32110                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       133                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 2054720                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     7168                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2055040                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  8512                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1980                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1983                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1947                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1974                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1941                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1993                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1971                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1939                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2073                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2089                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2063                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2074                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1980                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2014                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1984                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 19                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 22                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 43                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1106935000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  32110                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   133                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    23694                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     8021                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      212                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      172                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       3                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2280                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     903.578947                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    758.496251                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    299.251226                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           178      7.81%      7.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           61      2.68%     10.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           28      1.23%     11.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           19      0.83%     12.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      0.39%     12.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           10      0.44%     13.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      0.26%     13.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          128      5.61%     19.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         1841     80.75%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2280                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2947.571429                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     136.650391                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    7586.194014                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023             6     85.71%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::19456-20479            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              7                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 7    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              7                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        36224                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2018496                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         7168                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 32715817.461923062801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1823010895.638854265213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 6473801.335221525282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          566                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        31544                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          133                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     19626000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    959144250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks    904111500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34674.91                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30406.55                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   6797830.83                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     376801500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                978770250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   160525000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      11736.54                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30486.54                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1855.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          6.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1856.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       7.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         14.55                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     14.50                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.40                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        8.28                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     29833                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       98                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  92.92                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 73.68                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       34331.02                       # Average gap between requests
system.mem_ctrl.pageHitRate                     92.84                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   8289540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4402200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                113447460                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                  584640                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          62693280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             178616910                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               4381920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        125458140                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         46374240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          82809540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               627057870                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             566.329252                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             703977750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4590500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       26520000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     308221750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    120763500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      372053250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    275083000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   8032500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   4250400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                115782240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             179515230                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4919520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        124074750                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         45417600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          82774500                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               626845380                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             566.137341                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             700138250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5667500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       26260000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     310379250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    118275750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      374548500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    272101000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   35309                       # Number of BP lookups
system.cpu.branchPred.condPredicted             35309                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               894                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                34941                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                143                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           34941                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31817                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3124                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          712                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      536272                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2018                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           573                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            24                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       65459                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           176                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1107232000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2214465                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              58839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         487499                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       35309                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              32116                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2093233                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2018                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1266                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     65328                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   539                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2154546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.379738                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.774784                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1729321     80.26%     80.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    32287      1.50%     81.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   392938     18.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2154546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.015945                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.220143                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   149794                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1595369                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    282854                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                125520                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1009                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 814661                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1240                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1009                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   262872                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  113445                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1800                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    295255                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1480165                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 813093                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   681                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   230                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    369                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1377629                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  13250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               45                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              909575                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1609414                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1043533                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4261                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                895598                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    13977                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    308861                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               315885                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2525                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                88                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               67                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     686387                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              125073                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1029361                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               355                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        13311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             65                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2154546                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.477762                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.752926                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1467103     68.09%     68.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              345525     16.04%     84.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              341918     15.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2154546                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    32      0.11%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250      0.88%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     56      0.20%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     23      0.08%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   125      0.44%      1.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  122      0.43%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  27661     97.42%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   124      0.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            125342     12.18%     12.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                364051     35.37%     47.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     47.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     47.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 206      0.02%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.04%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  121      0.01%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  124      0.01%     47.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 230      0.02%     47.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.02%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              19      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              57      0.01%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                67346      6.54%     54.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1699      0.17%     54.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          469126     45.57%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            453      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1029361                       # Type of FU issued
system.cpu.iq.rate                           0.464835                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28393                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027583                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3298563                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            569960                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       553761                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              943453                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             252776                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       252461                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 460386                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  472026                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              291                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1310                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          836                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        220912                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1009                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1533                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                108126                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              811460                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               612                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                315885                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2525                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             125031                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     21                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                108080                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            175                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          922                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1097                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1027692                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                536270                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1669                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       538288                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    33639                       # Number of branches executed
system.cpu.iew.exec_stores                       2018                       # Number of stores executed
system.cpu.iew.exec_rate                     0.464081                       # Inst execution rate
system.cpu.iew.wb_sent                         806479                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        806222                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    211435                       # num instructions producing a value
system.cpu.iew.wb_consumers                    251437                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.364071                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.840906                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           10357                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          125008                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               995                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2153236                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.371625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.732773                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1679723     78.01%     78.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       146829      6.82%     84.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       326684     15.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2153236                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               478399                       # Number of instructions committed
system.cpu.commit.committedOps                 800197                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         316264                       # Number of memory references committed
system.cpu.commit.loads                        314575                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      33213                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     252404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    673365                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  174                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       125100     15.63%     15.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           357536     44.68%     60.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     60.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            167      0.02%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.05%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             116      0.01%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             124      0.02%     60.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            229      0.03%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.02%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd           19      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           57      0.01%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           64391      8.05%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1260      0.16%     68.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       250184     31.27%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          429      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            800197                       # Class of committed instruction
system.cpu.commit.bw_lim_events                326684                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2637106                       # The number of ROB reads
system.cpu.rob.rob_writes                     1622418                       # The number of ROB writes
system.cpu.timesIdled                             338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           59919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      478399                       # Number of Instructions Simulated
system.cpu.committedOps                        800197                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.628908                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.628908                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.216034                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.216034                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1474740                       # number of integer regfile reads
system.cpu.int_regfile_writes                  393548                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4162                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   251922                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    167724                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   256780                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  606695                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.870242                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              152819                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.799592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            265500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.870242                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995945                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            348547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           348547                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       119483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          119483                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1495                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             1                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data       120978                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           120978                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       120979                       # number of overall hits
system.cpu.dcache.overall_hits::total          120979                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       133037                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133037                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          194                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data        62497                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        62497                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data       133231                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         133231                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       195728                       # number of overall misses
system.cpu.dcache.overall_misses::total        195728                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5482963000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5482963000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19294500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19294500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   5502257500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5502257500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5502257500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5502257500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       252520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       252520                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        62498                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       254209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254209                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       316707                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       316707                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.526837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.526837                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.114861                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.114861                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.999984                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.524100                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.524100                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.618010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.618010                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41213.820215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41213.820215                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 99456.185567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 99456.185567                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41298.627947                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41298.627947                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28111.754578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28111.754578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1426552                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             30862                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.223576                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          364                       # number of writebacks
system.cpu.dcache.writebacks::total               364                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       132640                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       132640                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       132641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       132641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       132641                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       132641                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          193                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        31250                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31840                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31840                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     24169500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     24169500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3783620500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3783620500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41409000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3825029500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3825029500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001572                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001572                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.114269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.114269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500016                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002321                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002321                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.100535                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.100535                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60880.352645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60880.352645                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89323.834197                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89323.834197                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 121075.856000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 121075.856000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70184.745763                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70184.745763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120132.836055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120132.836055                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31808                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.925239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               989                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.885743                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.925239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             66317                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            66317                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        64172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64172                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        64172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64172                       # number of overall hits
system.cpu.icache.overall_hits::total           64172                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1156                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1156                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1156                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1156                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1156                       # number of overall misses
system.cpu.icache.overall_misses::total          1156                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    101622499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    101622499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    101622499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    101622499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    101622499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    101622499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65328                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        65328                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65328                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65328                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65328                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017695                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017695                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017695                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017695                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87908.736159                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87908.736159                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87908.736159                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87908.736159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87908.736159                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87908.736159                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          166                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          166                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          166                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          166                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          166                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          166                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          990                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          990                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          990                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          990                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          990                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          990                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75956000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75956000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75956000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75956000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015154                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76723.232323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76723.232323                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76723.232323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76723.232323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76723.232323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76723.232323                       # average overall mshr miss latency
system.cpu.icache.replacements                    957                       # number of replacements
system.l2bus.snoop_filter.tot_requests          65595                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        32765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               64                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               32635                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           499                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             60313                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                194                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               194                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          32636                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2936                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        95487                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   98423                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        63424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2060992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  2124416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             28048                       # Total snoops (count)
system.l2bus.snoopTraffic                        8576                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              60877                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001068                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.032659                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    60812     99.89%     99.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                       65      0.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                60877                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             33529500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2476492                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            79601996                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               7.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3718.664797                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  33194                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                32111                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.033727                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.020248                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    50.924852                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3667.719697                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000005                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.012433                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.895439                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907877                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         2486                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1498                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               297671                       # Number of tag accesses
system.l2cache.tags.data_accesses              297671                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          366                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          366                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           61                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               61                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          423                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          234                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          657                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             423                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             295                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 718                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            423                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            295                       # number of overall hits
system.l2cache.overall_hits::total                718                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          133                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            133                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          567                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        31411                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        31978                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           567                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         31544                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             32111                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          567                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        31544                       # number of overall misses
system.l2cache.overall_misses::total            32111                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     16425000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     16425000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     70123500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   3757801500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3827925000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     70123500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3774226500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3844350000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     70123500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3774226500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3844350000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          366                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          366                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          194                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          990                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        31645                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        32635                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          990                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31839                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           32829                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          990                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31839                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          32829                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.685567                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.685567                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.572727                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.992605                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.979868                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.572727                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.990735                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.978129                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.572727                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.990735                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.978129                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 123496.240602                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 123496.240602                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 123674.603175                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 119633.297253                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 119704.953405                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 123674.603175                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 119649.584707                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 119720.656473                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 123674.603175                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 119649.584707                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 119720.656473                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            133                       # number of writebacks
system.l2cache.writebacks::total                  133                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          133                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          567                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        31411                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        31978                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          567                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        31544                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        32111                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        31544                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        32111                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     13765000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     13765000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     58803500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   3129581500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3188385000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     58803500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3143346500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3202150000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     58803500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3143346500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   3202150000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.685567                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.685567                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.572727                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.992605                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.979868                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.572727                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.990735                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.978129                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.572727                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.990735                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.978129                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 103496.240602                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 103496.240602                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 103709.876543                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99633.297253                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99705.578835                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 103709.876543                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 99649.584707                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 99721.279312                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 103709.876543                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 99649.584707                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 99721.279312                       # average overall mshr miss latency
system.l2cache.replacements                     28015                       # number of replacements
system.l3bus.snoop_filter.tot_requests          60093                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests        27992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               32                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           32                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp               31977                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty           266                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             43443                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                133                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               133                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          31977                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        92203                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side      2063552                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                             15726                       # Total snoops (count)
system.l3bus.snoopTraffic                        8512                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples              47836                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000669                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.025856                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                    47804     99.93%     99.93% # Request fanout histogram
system.l3bus.snoop_fanout::1                       32      0.07%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                47836                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             30312500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            80275000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               7.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            11864.661820                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  32243                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                32110                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.004142                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   185.305513                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data 11679.356307                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.011310                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.712851                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.724161                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2485                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        13787                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses               547998                       # Number of tag accesses
system.l3cache.tags.data_accesses              547998                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks          133                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total          133                       # number of WritebackDirty hits
system.l3cache.ReadExReq_misses::.cpu.data          133                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            133                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          566                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data        31411                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        31977                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           566                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data         31544                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             32110                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          566                       # number of overall misses
system.l3cache.overall_misses::.cpu.data        31544                       # number of overall misses
system.l3cache.overall_misses::total            32110                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     12568000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     12568000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     53709500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data   2846862500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   2900572000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     53709500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data   2859430500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   2913140000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     53709500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data   2859430500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   2913140000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks          133                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total          133                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          566                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data        31411                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        31977                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          566                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data        31544                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total           32110                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          566                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data        31544                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total          32110                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 94496.240602                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94496.240602                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 94893.109541                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 90632.660533                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 90708.071426                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 94893.109541                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 90648.950672                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90723.762068                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 94893.109541                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 90648.950672                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90723.762068                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks            133                       # number of writebacks
system.l3cache.writebacks::total                  133                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          566                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data        31411                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        31977                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          566                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data        31544                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        32110                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          566                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data        31544                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        32110                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      9243000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      9243000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     39559500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2061587500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2101147000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     39559500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data   2070830500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   2110390000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     39559500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data   2070830500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   2110390000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69496.240602                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69496.240602                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69893.109541                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65632.660533                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 65708.071426                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69893.109541                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 65648.950672                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 65723.762068                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69893.109541                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 65648.950672                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 65723.762068                       # average overall mshr miss latency
system.l3cache.replacements                     15726                       # number of replacements
system.membus.snoop_filter.tot_requests         47804                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        15703                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1107232000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              31977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          133                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15561                       # Transaction distribution
system.membus.trans_dist::ReadExReq               133                       # Transaction distribution
system.membus.trans_dist::ReadExResp              133                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         31977                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port        79914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total        79914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  79914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port      2063552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total      2063552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2063552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32110                       # Request fanout histogram
system.membus.reqLayer0.occupancy            24168000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           88076750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              8.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
