Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Thu Jul 16 15:42:43 2020
| Host              : alex-pc running 64-bit Ubuntu 20.04 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.061        0.000                      0                11606        0.005        0.000                      0                11590        3.500        0.000                       0                  6409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                ------------       ----------      --------------
clk_pl_0                                                                                             {0.000 5.000}      10.000          100.000         
clk_pl_1                                                                                             {0.000 25.000}     50.000          20.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                   6.735        0.000                      0                 9899        0.005        0.000                      0                 9899        3.500        0.000                       0                  5797  
clk_pl_1                                                                                                  24.255        0.000                      0                  234        0.041        0.000                      0                  234       24.725        0.000                       0                   121  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.318        0.000                      0                 1050        0.008        0.000                      0                 1050       24.468        0.000                       0                   491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1                                                                                             clk_pl_0                                                                                                   3.542        0.000                      0                  145        0.039        0.000                      0                  145  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.605        0.000                      0                    8                                                                        
clk_pl_0                                                                                             clk_pl_1                                                                                                   7.347        0.000                      0                   38        0.085        0.000                      0                   38  
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.642        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   7.760        0.000                      0                  100        0.114        0.000                      0                  100  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_1                                                                                                   3.061        0.000                      0                   84        0.447        0.000                      0                   84  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.495        0.000                      0                  100        0.110        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.735ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.265ns (14.179%)  route 1.604ns (85.821%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 11.545 - 10.000 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.561ns, distribution 1.198ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.505ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.759     1.967    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y242        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y242        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.046 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=43, routed)          0.988     3.034    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]
    SLICE_X51Y186        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.084 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.157     3.241    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X51Y189        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.377 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.459     3.836    design_1_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.377    11.545    design_1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.104    11.649    
                         clock uncertainty           -0.130    11.519    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.948    10.571    design_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.571    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  6.735    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.421ns (15.259%)  route 2.338ns (84.741%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.561ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.505ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.796     2.004    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X96Y126        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.082 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=116, routed)         1.690     3.772    design_1_i/ila_0/inst/ila_core_inst/s_daddr[4]
    SLICE_X86Y139        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.930 f  design_1_i/ila_0/inst/ila_core_inst/current_state[1]_i_2__3/O
                         net (fo=5, routed)           0.452     4.382    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]_0
    SLICE_X96Y137        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.470 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[3]_i_3/O
                         net (fo=3, routed)           0.145     4.615    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[3]_i_3_n_0
    SLICE_X97Y137        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.712 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[3]_i_1/O
                         net (fo=1, routed)           0.051     4.763    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/next_state[3]
    SLICE_X97Y137        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.590    11.758    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X97Y137        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]/C
                         clock pessimism              0.214    11.972    
                         clock uncertainty           -0.130    11.843    
    SLICE_X97Y137        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    11.868    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -4.763    
  -------------------------------------------------------------------
                         slack                                  7.105    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.328ns (13.863%)  route 2.038ns (86.137%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 11.578 - 10.000 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.561ns, distribution 1.198ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.505ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.759     1.967    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X25Y242        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y242        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.046 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=43, routed)          1.444     3.490    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[1]
    SLICE_X52Y185        LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.589 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.097     3.686    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X52Y187        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.100     3.786 f  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3/O
                         net (fo=2, routed)           0.129     3.915    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_3_n_0
    SLICE_X52Y189        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     3.965 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_1/O
                         net (fo=3, routed)           0.368     4.333    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/SR[0]
    SLICE_X51Y186        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.410    11.578    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X51Y186        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.104    11.682    
                         clock uncertainty           -0.130    11.552    
    SLICE_X51Y186        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    11.478    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.151ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.375ns (13.822%)  route 2.338ns (86.178%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.561ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.505ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.796     2.004    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X96Y126        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.082 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=116, routed)         1.690     3.772    design_1_i/ila_0/inst/ila_core_inst/s_daddr[4]
    SLICE_X86Y139        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.930 r  design_1_i/ila_0/inst/ila_core_inst/current_state[1]_i_2__3/O
                         net (fo=5, routed)           0.452     4.382    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]_0
    SLICE_X96Y137        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.470 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[3]_i_3/O
                         net (fo=3, routed)           0.145     4.615    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[3]_i_3_n_0
    SLICE_X97Y137        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.666 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[0]_i_1/O
                         net (fo=1, routed)           0.051     4.717    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/next_state[0]
    SLICE_X97Y137        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.590    11.758    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X97Y137        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/C
                         clock pessimism              0.214    11.972    
                         clock uncertainty           -0.130    11.843    
    SLICE_X97Y137        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.868    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  7.151    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.386ns (14.795%)  route 2.223ns (85.205%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.744ns = ( 11.744 - 10.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.561ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.505ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.796     2.004    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X96Y126        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.082 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=116, routed)         1.690     3.772    design_1_i/ila_0/inst/ila_core_inst/s_daddr[4]
    SLICE_X86Y139        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.930 f  design_1_i/ila_0/inst/ila_core_inst/current_state[1]_i_2__3/O
                         net (fo=5, routed)           0.482     4.412    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[1]_1
    SLICE_X92Y132        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.562 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[1]_i_1__5/O
                         net (fo=1, routed)           0.051     4.613    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/next_state[1]
    SLICE_X92Y132        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.576    11.744    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X92Y132        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.163    11.907    
                         clock uncertainty           -0.130    11.778    
    SLICE_X92Y132        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.803    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.803    
                         arrival time                          -4.613    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.425ns (15.894%)  route 2.249ns (84.106%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 11.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.561ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.591ns (routing 0.505ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.796     2.004    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X96Y126        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y126        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.082 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=116, routed)         1.690     3.772    design_1_i/ila_0/inst/ila_core_inst/s_daddr[4]
    SLICE_X86Y139        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     3.930 f  design_1_i/ila_0/inst/ila_core_inst/current_state[1]_i_2__3/O
                         net (fo=5, routed)           0.452     4.382    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[3]_0
    SLICE_X96Y137        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.470 f  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[3]_i_3/O
                         net (fo=3, routed)           0.049     4.519    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[3]_i_3_n_0
    SLICE_X96Y137        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.620 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[1]_i_1/O
                         net (fo=1, routed)           0.058     4.678    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/next_state[1]
    SLICE_X96Y137        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.591    11.759    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X96Y137        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.214    11.973    
                         clock uncertainty           -0.130    11.844    
    SLICE_X96Y137        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.869    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.198ns  (required time - arrival time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 1.304ns (49.695%)  route 1.320ns (50.305%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 11.588 - 10.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.603ns (routing 0.561ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.505ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.603     1.811    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X56Y220        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y220        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.887 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[3]/Q
                         net (fo=4, routed)           0.263     2.150    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[3]
    SLICE_X54Y221        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     2.275 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_9/O
                         net (fo=1, routed)           0.016     2.291    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_13
    SLICE_X54Y221        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.481 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.507    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X54Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.099     2.606 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[4]
                         net (fo=30, routed)          0.337     2.943    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X55Y221        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     3.092 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_8/O
                         net (fo=1, routed)           0.009     3.101    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_i_8_n_0
    SLICE_X55Y221        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.291 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.317    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X55Y222        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.420 f  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[6]
                         net (fo=2, routed)           0.280     3.700    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[22]
    SLICE_X56Y224        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     3.825 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_12/O
                         net (fo=1, routed)           0.194     4.019    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_12_n_0
    SLICE_X54Y224        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     4.144 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.097     4.241    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_2
    SLICE_X54Y224        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     4.363 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.072     4.435    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_11
    SLICE_X54Y224        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.420    11.588    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X54Y224        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.149    11.737    
                         clock uncertainty           -0.130    11.608    
    SLICE_X54Y224        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.633    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -4.435    
  -------------------------------------------------------------------
                         slack                                  7.198    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.623ns (26.133%)  route 1.761ns (73.867%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 11.601 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.561ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.505ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.771     1.979    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X25Y240        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.056 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=11, routed)          1.245     3.301    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]_0[4]
    SLICE_X54Y190        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.425 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_3/O
                         net (fo=1, routed)           0.059     3.484    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_3_n_0
    SLICE_X54Y190        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.632 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=7, routed)           0.315     3.947    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]_2[2]
    SLICE_X57Y189        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     4.099 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[3]_i_2/O
                         net (fo=2, routed)           0.093     4.192    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[3]_i_2_n_0
    SLICE_X58Y189        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.314 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.049     4.363    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[1]
    SLICE_X58Y189        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.433    11.601    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X58Y189        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.104    11.705    
                         clock uncertainty           -0.130    11.575    
    SLICE_X58Y189        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.600    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.600    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 0.494ns (20.748%)  route 1.887ns (79.252%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.607ns = ( 11.607 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.561ns, distribution 1.210ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.505ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.771     1.979    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X25Y240        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y240        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.056 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=11, routed)          1.245     3.301    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]_0[4]
    SLICE_X54Y190        LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.425 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_3/O
                         net (fo=1, routed)           0.059     3.484    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_3_n_0
    SLICE_X54Y190        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.632 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_2/O
                         net (fo=7, routed)           0.288     3.920    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]_2[2]
    SLICE_X57Y189        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     4.065 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[2]_i_1/O
                         net (fo=3, routed)           0.295     4.360    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[2]
    SLICE_X57Y189        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.439    11.607    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X57Y189        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/C
                         clock pessimism              0.104    11.711    
                         clock uncertainty           -0.130    11.581    
    SLICE_X57Y189        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.606    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.606    
                         arrival time                          -4.360    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.248ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.578ns (24.460%)  route 1.785ns (75.540%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 11.575 - 10.000 ) 
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.755ns (routing 0.561ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.505ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.755     1.963    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y240        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y240        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.042 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[43]/Q
                         net (fo=35, routed)          1.172     3.214    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[76]_0[43]
    SLICE_X54Y190        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.359 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[3]_i_4/O
                         net (fo=4, routed)           0.310     3.669    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[8]_i_2_0
    SLICE_X53Y192        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     3.760 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[8]_i_4/O
                         net (fo=2, routed)           0.065     3.825    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3
    SLICE_X53Y192        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.973 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[11]_i_5/O
                         net (fo=1, routed)           0.135     4.108    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_0
    SLICE_X52Y191        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.158 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr[11]_i_3/O
                         net (fo=1, routed)           0.088     4.246    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_1
    SLICE_X52Y192        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.065     4.311 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.015     4.326    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X52Y192        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.407    11.575    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X52Y192        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.104    11.679    
                         clock uncertainty           -0.130    11.549    
    SLICE_X52Y192        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    11.574    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.574    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  7.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.059ns (40.136%)  route 0.088ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Net Delay (Source):      1.603ns (routing 0.505ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.561ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.603     1.771    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/s_dclk_o
    SLICE_X91Y116        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.830 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.088     1.918    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/s_do_o[2]
    SLICE_X93Y116        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.809     2.017    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/s_dclk_o
    SLICE_X93Y116        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism             -0.166     1.851    
    SLICE_X93Y116        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.913    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.058ns (27.751%)  route 0.151ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.509ns (routing 0.505ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.561ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.509     1.677    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out[0]
    SLICE_X88Y157        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y157        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.735 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.151     1.886    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X90Y157        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.767     1.975    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out[0]
    SLICE_X90Y157        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                         clock pessimism             -0.157     1.818    
    SLICE_X90Y157        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.878    design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.080ns (46.243%)  route 0.093ns (53.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.505ns (routing 0.505ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.561ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.505     1.673    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X86Y150        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y150        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.731 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.071     1.802    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[2]
    SLICE_X85Y150        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.824 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[3]_i_1__19/O
                         net (fo=1, routed)           0.022     1.846    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow[3]
    SLICE_X85Y150        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.721     1.929    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/s_dclk_o
    SLICE_X85Y150        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism             -0.154     1.775    
    SLICE_X85Y150        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.835    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.058ns (31.183%)  route 0.128ns (68.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.585ns (routing 0.505ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.561ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.585     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X95Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y121        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.811 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=2, routed)           0.128     1.939    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[33]
    SLICE_X96Y125        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.818     2.026    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X96Y125        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[12]/C
                         clock pessimism             -0.163     1.863    
    SLICE_X96Y125        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.925    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.558ns (routing 0.505ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.561ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.558     1.726    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X18Y244        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y244        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.784 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.120     1.904    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X19Y243        SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.809     2.017    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X19Y243        SRL16E                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.159     1.858    
    SLICE_X19Y243        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     1.887    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.593ns (routing 0.505ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.561ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.593     1.761    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X95Y125        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y125        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.820 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]/Q
                         net (fo=1, routed)           0.068     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[10]
    SLICE_X95Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.812     2.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X95Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                         clock pessimism             -0.214     1.806    
    SLICE_X95Y124        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.080ns (42.328%)  route 0.109ns (57.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.386ns (routing 0.505ns, distribution 0.881ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.561ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.386     1.554    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X49Y217        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y217        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.612 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=5, routed)           0.074     1.686    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X50Y217        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.022     1.708 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0/O
                         net (fo=1, routed)           0.035     1.743    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0
    SLICE_X50Y217        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.604     1.812    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X50Y217        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.150     1.662    
    SLICE_X50Y217        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.722    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.647%)  route 0.078ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Net Delay (Source):      1.584ns (routing 0.505ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.561ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.584     1.752    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X92Y123        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y123        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.810 r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.078     1.888    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_muConfig[4099]_4[12]
    SLICE_X92Y122        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.810     2.018    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X92Y122        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism             -0.213     1.805    
    SLICE_X92Y122        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.865    design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.082ns (28.082%)  route 0.210ns (71.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      1.363ns (routing 0.505ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.626ns (routing 0.561ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.363     1.531    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y179        FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y179        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.591 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata_reg[18]/Q
                         net (fo=1, routed)           0.090     1.681    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[50]
    SLICE_X51Y179        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.703 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=2, routed)           0.120     1.823    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X50Y181        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.626     1.834    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y181        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism             -0.096     1.738    
    SLICE_X50Y181        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.798    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.081ns (44.022%)  route 0.103ns (55.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.410ns (routing 0.505ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.561ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.410     1.578    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_s2mm_aclk
    SLICE_X56Y209        FDSE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y209        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.636 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/Q
                         net (fo=5, routed)           0.073     1.709    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/Q[0]
    SLICE_X54Y209        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     1.732 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_i_1__1/O
                         net (fo=1, routed)           0.030     1.762    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/fifo_full_p1
    SLICE_X54Y209        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.618     1.826    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/m_axi_s2mm_aclk
    SLICE_X54Y209        FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/C
                         clock pessimism             -0.149     1.677    
    SLICE_X54Y209        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     1.737    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X3Y60   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X3Y60   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y32   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y32   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y31   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y31   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         10.000      8.936      SLICE_X96Y153  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y60   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y60   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y31   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y60   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y60   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y60   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y32   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y43   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X3Y60   design_1_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       24.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.255ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/int_cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pl_1 fall@25.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.080ns (18.391%)  route 0.355ns (81.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 27.091 - 25.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.184ns (routing 1.289ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.171ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.184     2.392    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y158        FDRE                                         r  design_1_i/lepton_vospi_0/inst/int_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.472 r  design_1_i/lepton_vospi_0/inst/int_cs_reg/Q
                         net (fo=4, routed)           0.355     2.827    design_1_i/lepton_vospi_0/inst/int_cs_reg_n_0
    SLICE_X96Y158        FDPE                                         r  design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 fall edge)
                                                     25.000    25.000 f  
    PS8_X0Y0             PS8                          0.000    25.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    25.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    25.168 f  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.923    27.091    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y158        FDPE                                         r  design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.254    27.345    
                         clock uncertainty           -0.287    27.057    
    SLICE_X96Y158        FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.025    27.082    design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg
  -------------------------------------------------------------------
                         required time                         27.082    
                         arrival time                          -2.827    
  -------------------------------------------------------------------
                         slack                                 24.255    

Slack (MET) :             47.914ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/line_num_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_1 rise@50.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.433ns (23.007%)  route 1.449ns (76.993%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 52.068 - 50.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.900ns (routing 1.171ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.223     3.714    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y157        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.864 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_1/O
                         net (fo=12, routed)          0.386     4.250    design_1_i/lepton_vospi_0/inst/line_num[11]_i_1_n_0
    SLICE_X96Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/line_num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.900    52.068    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/line_num_reg[1]/C
                         clock pessimism              0.245    52.313    
                         clock uncertainty           -0.087    52.225    
    SLICE_X96Y155        FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    52.164    design_1_i/lepton_vospi_0/inst/line_num_reg[1]
  -------------------------------------------------------------------
                         required time                         52.164    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                 47.914    

Slack (MET) :             47.914ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/line_num_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_1 rise@50.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.882ns  (logic 0.433ns (23.007%)  route 1.449ns (76.993%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 52.068 - 50.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.900ns (routing 1.171ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.223     3.714    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y157        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.864 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_1/O
                         net (fo=12, routed)          0.386     4.250    design_1_i/lepton_vospi_0/inst/line_num[11]_i_1_n_0
    SLICE_X96Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/line_num_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.900    52.068    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/line_num_reg[5]/C
                         clock pessimism              0.245    52.313    
                         clock uncertainty           -0.087    52.225    
    SLICE_X96Y155        FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    52.164    design_1_i/lepton_vospi_0/inst/line_num_reg[5]
  -------------------------------------------------------------------
                         required time                         52.164    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                 47.914    

Slack (MET) :             47.917ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_1 rise@50.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.382ns (20.255%)  route 1.504ns (79.745%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 52.073 - 50.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.171ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.241     3.732    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.831 r  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1/O
                         net (fo=8, routed)           0.423     4.254    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1_n_0
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.905    52.073    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[6]/C
                         clock pessimism              0.245    52.318    
                         clock uncertainty           -0.087    52.230    
    SLICE_X97Y160        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    52.171    design_1_i/lepton_vospi_0/inst/pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         52.171    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                 47.917    

Slack (MET) :             47.917ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_1 rise@50.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.382ns (20.265%)  route 1.503ns (79.735%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 52.073 - 50.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.171ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.241     3.732    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.831 r  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1/O
                         net (fo=8, routed)           0.422     4.253    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1_n_0
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.905    52.073    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/C
                         clock pessimism              0.245    52.318    
                         clock uncertainty           -0.087    52.230    
    SLICE_X97Y160        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    52.170    design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         52.170    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                 47.917    

Slack (MET) :             47.917ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_1 rise@50.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.382ns (20.265%)  route 1.503ns (79.735%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 52.073 - 50.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.171ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.241     3.732    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.831 r  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1/O
                         net (fo=8, routed)           0.422     4.253    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1_n_0
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.905    52.073    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]/C
                         clock pessimism              0.245    52.318    
                         clock uncertainty           -0.087    52.230    
    SLICE_X97Y160        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    52.170    design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         52.170    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                 47.917    

Slack (MET) :             47.934ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_1 rise@50.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.382ns (20.954%)  route 1.441ns (79.046%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 52.079 - 50.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.911ns (routing 1.171ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.241     3.732    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.831 r  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1/O
                         net (fo=8, routed)           0.360     4.191    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1_n_0
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.911    52.079    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[0]/C
                         clock pessimism              0.193    52.272    
                         clock uncertainty           -0.087    52.185    
    SLICE_X95Y160        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    52.125    design_1_i/lepton_vospi_0/inst/pixel_count_reg[0]
  -------------------------------------------------------------------
                         required time                         52.125    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 47.934    

Slack (MET) :             47.934ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_1 rise@50.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 0.382ns (20.954%)  route 1.441ns (79.046%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 52.079 - 50.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.911ns (routing 1.171ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.241     3.732    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.831 r  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1/O
                         net (fo=8, routed)           0.360     4.191    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1_n_0
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.911    52.079    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[2]/C
                         clock pessimism              0.193    52.272    
                         clock uncertainty           -0.087    52.185    
    SLICE_X95Y160        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    52.125    design_1_i/lepton_vospi_0/inst/pixel_count_reg[2]
  -------------------------------------------------------------------
                         required time                         52.125    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 47.934    

Slack (MET) :             47.934ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_1 rise@50.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.382ns (20.943%)  route 1.442ns (79.057%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 52.079 - 50.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.911ns (routing 1.171ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.241     3.732    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.831 r  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1/O
                         net (fo=8, routed)           0.361     4.192    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1_n_0
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.911    52.079    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
                         clock pessimism              0.193    52.272    
                         clock uncertainty           -0.087    52.185    
    SLICE_X95Y160        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    52.126    design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]
  -------------------------------------------------------------------
                         required time                         52.126    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 47.934    

Slack (MET) :             47.945ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_pl_1 rise@50.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.382ns (20.549%)  route 1.477ns (79.451%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 52.075 - 50.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.907ns (routing 1.171ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.241     3.732    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y159        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     3.831 r  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1/O
                         net (fo=8, routed)           0.396     4.227    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_1_n_0
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.907    52.075    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[1]/C
                         clock pessimism              0.245    52.320    
                         clock uncertainty           -0.087    52.232    
    SLICE_X97Y160        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    52.172    design_1_i/lepton_vospi_0/inst/pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         52.172    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                 47.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.171ns (routing 0.698ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.775ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.171     1.310    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.349 r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/Q
                         net (fo=5, routed)           0.027     1.376    design_1_i/lepton_vospi_0/inst/pixel_count_reg_n_0_[5]
    SLICE_X97Y160        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.397 r  design_1_i/lepton_vospi_0/inst/pixel_count[6]_i_1/O
                         net (fo=1, routed)           0.007     1.404    design_1_i/lepton_vospi_0/inst/pixel_count[6]_i_1_n_0
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.319     1.491    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[6]/C
                         clock pessimism             -0.175     1.316    
    SLICE_X97Y160        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.363    design_1_i/lepton_vospi_0/inst/pixel_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/frame_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_delay_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.458%)  route 0.037ns (38.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.173ns (routing 0.698ns, distribution 0.475ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.775ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.173     1.312    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y159        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.351 r  design_1_i/lepton_vospi_0/inst/frame_delay_reg[3]/Q
                         net (fo=6, routed)           0.031     1.382    design_1_i/lepton_vospi_0/inst/frame_delay[3]
    SLICE_X97Y159        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     1.402 r  design_1_i/lepton_vospi_0/inst/frame_delay[4]_i_1/O
                         net (fo=1, routed)           0.006     1.408    design_1_i/lepton_vospi_0/inst/frame_delay__0[4]
    SLICE_X97Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.322     1.494    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_delay_reg[4]/C
                         clock pessimism             -0.176     1.318    
    SLICE_X97Y159        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.365    design_1_i/lepton_vospi_0/inst/frame_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/pixel_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.606%)  route 0.039ns (39.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      1.174ns (routing 0.698ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.775ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.174     1.313    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.352 r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[0]/Q
                         net (fo=7, routed)           0.032     1.384    design_1_i/lepton_vospi_0/inst/pixel_count_reg_n_0_[0]
    SLICE_X95Y160        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     1.405 r  design_1_i/lepton_vospi_0/inst/pixel_count[3]_i_1/O
                         net (fo=1, routed)           0.007     1.412    design_1_i/lepton_vospi_0/inst/pixel_count[3]_i_1_n_0
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.323     1.495    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
                         clock pessimism             -0.176     1.319    
    SLICE_X95Y160        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.366    design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.059ns (41.844%)  route 0.082ns (58.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Net Delay (Source):      1.916ns (routing 1.171ns, distribution 0.745ns)
  Clock Net Delay (Destination): 2.166ns (routing 1.289ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.916     2.084    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.143 r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[10]/Q
                         net (fo=8, routed)           0.082     2.225    design_1_i/lepton_vospi_0/inst/shift_reg_wire[10]
    SLICE_X95Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.166     2.374    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[26]/C
                         clock pessimism             -0.256     2.118    
    SLICE_X95Y159        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.178    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/frame_delay_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_delay_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.784%)  route 0.040ns (39.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.170ns (routing 0.698ns, distribution 0.472ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.775ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.170     1.309    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y159        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.348 r  design_1_i/lepton_vospi_0/inst/frame_delay_reg[5]/Q
                         net (fo=3, routed)           0.025     1.373    design_1_i/lepton_vospi_0/inst/frame_delay[5]
    SLICE_X97Y159        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.396 r  design_1_i/lepton_vospi_0/inst/frame_delay[5]_i_1/O
                         net (fo=1, routed)           0.015     1.411    design_1_i/lepton_vospi_0/inst/frame_delay__0[5]
    SLICE_X97Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_delay_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.318     1.490    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_delay_reg[5]/C
                         clock pessimism             -0.175     1.315    
    SLICE_X97Y159        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.361    design_1_i/lepton_vospi_0/inst/frame_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.171ns (routing 0.698ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.775ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.171     1.310    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.349 r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]/Q
                         net (fo=3, routed)           0.026     1.375    design_1_i/lepton_vospi_0/inst/pixel_count_reg_n_0_[7]
    SLICE_X97Y160        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     1.397 r  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_2/O
                         net (fo=1, routed)           0.016     1.413    design_1_i/lepton_vospi_0/inst/pixel_count[7]
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.319     1.491    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]/C
                         clock pessimism             -0.175     1.316    
    SLICE_X97Y160        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.362    design_1_i/lepton_vospi_0/inst/pixel_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.062ns (59.615%)  route 0.042ns (40.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.171ns (routing 0.698ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.775ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.171     1.310    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y160        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.349 r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/Q
                         net (fo=5, routed)           0.027     1.376    design_1_i/lepton_vospi_0/inst/pixel_count_reg_n_0_[5]
    SLICE_X97Y160        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.399 r  design_1_i/lepton_vospi_0/inst/pixel_count[5]_i_1/O
                         net (fo=1, routed)           0.015     1.414    design_1_i/lepton_vospi_0/inst/pixel_count[5]_i_1_n_0
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.319     1.491    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]/C
                         clock pessimism             -0.175     1.316    
    SLICE_X97Y160        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.362    design_1_i/lepton_vospi_0/inst/pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.487ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.180ns (routing 0.698ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.775ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.180     1.319    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.358 r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[9]/Q
                         net (fo=8, routed)           0.065     1.423    design_1_i/lepton_vospi_0/inst/shift_reg_wire[9]
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.315     1.487    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[9]/C
                         clock pessimism             -0.164     1.323    
    SLICE_X95Y161        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.370    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/int_cs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.097ns (39.918%)  route 0.146ns (60.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Net Delay (Source):      1.904ns (routing 1.171ns, distribution 0.733ns)
  Clock Net Delay (Destination): 2.184ns (routing 1.289ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.904     2.072    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y158        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.131 f  design_1_i/lepton_vospi_0/inst/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.133     2.264    design_1_i/lepton_vospi_0/inst/current_state__0[2]
    SLICE_X96Y158        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.038     2.302 r  design_1_i/lepton_vospi_0/inst/int_cs_i_1/O
                         net (fo=1, routed)           0.013     2.315    design_1_i/lepton_vospi_0/inst/int_cs_i_1_n_0
    SLICE_X96Y158        FDRE                                         r  design_1_i/lepton_vospi_0/inst/int_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.184     2.392    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y158        FDRE                                         r  design_1_i/lepton_vospi_0/inst/int_cs_reg/C
                         clock pessimism             -0.193     2.199    
    SLICE_X96Y158        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.260    design_1_i/lepton_vospi_0/inst/int_cs_reg
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.059ns (38.816%)  route 0.093ns (61.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Net Delay (Source):      1.921ns (routing 1.171ns, distribution 0.750ns)
  Clock Net Delay (Destination): 2.171ns (routing 1.289ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.921     2.089    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y159        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.148 r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[5]/Q
                         net (fo=7, routed)           0.093     2.241    design_1_i/lepton_vospi_0/inst/shift_reg_wire[5]
    SLICE_X95Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.171     2.379    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[6]/C
                         clock pessimism             -0.256     2.123    
    SLICE_X95Y159        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.185    design_1_i/lepton_vospi_0/inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X96Y156  design_1_i/lepton_vospi_0/inst/shift_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X97Y158  design_1_i/lepton_vospi_0/inst/shift_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X97Y158  design_1_i/lepton_vospi_0/inst/shift_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X96Y156  design_1_i/lepton_vospi_0/inst/shift_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X96Y156  design_1_i/lepton_vospi_0/inst/shift_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X97Y153  design_1_i/lepton_vospi_0/inst/shift_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X97Y158  design_1_i/lepton_vospi_0/inst/shift_count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.550         50.000      49.450     SLICE_X95Y156  design_1_i/lepton_vospi_0/inst/shift_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X96Y156  design_1_i/lepton_vospi_0/inst/shift_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X97Y158  design_1_i/lepton_vospi_0/inst/shift_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X97Y158  design_1_i/lepton_vospi_0/inst/shift_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X96Y156  design_1_i/lepton_vospi_0/inst/shift_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X97Y153  design_1_i/lepton_vospi_0/inst/shift_count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X97Y158  design_1_i/lepton_vospi_0/inst/shift_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X97Y158  design_1_i/lepton_vospi_0/inst/shift_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X97Y153  design_1_i/lepton_vospi_0/inst/shift_count_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X97Y158  design_1_i/lepton_vospi_0/inst/shift_count_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y156  design_1_i/lepton_vospi_0/inst/shift_count_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X97Y153  design_1_i/lepton_vospi_0/inst/shift_count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y156  design_1_i/lepton_vospi_0/inst/shift_count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         25.000      24.725     SLICE_X95Y154  design_1_i/lepton_vospi_0/inst/shift_count_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.318ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.414ns (14.593%)  route 2.423ns (85.407%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.889     8.578    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.677 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.259     8.936    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X98Y167        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     9.026 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.166     9.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X98Y168        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     9.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           1.109    10.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                 14.318    

Slack (MET) :             20.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.414ns  (logic 5.187ns (80.870%)  route 1.227ns (19.130%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns = ( 52.275 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.094ns (routing 0.598ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.649    30.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034    30.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.177    30.960    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X98Y167        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.053    31.013 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.401    31.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699    51.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.094    52.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    52.275    
                         clock uncertainty           -0.235    52.040    
    SLICE_X100Y168       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.024    52.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         52.064    
                         arrival time                         -31.414    
  -------------------------------------------------------------------
                         slack                                 20.650    

Slack (MET) :             20.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.393ns  (logic 5.228ns (81.777%)  route 1.165ns (18.223%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 52.262 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.081ns (routing 0.598ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.649    30.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034    30.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.467    31.250    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X96Y166        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.094    31.344 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[25]_i_1/O
                         net (fo=1, routed)           0.049    31.393    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[25]
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699    51.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.081    52.262    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]/C
                         clock pessimism              0.000    52.262    
                         clock uncertainty           -0.235    52.027    
    SLICE_X96Y166        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.023    52.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]
  -------------------------------------------------------------------
                         required time                         52.050    
                         arrival time                         -31.393    
  -------------------------------------------------------------------
                         slack                                 20.657    

Slack (MET) :             20.680ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.370ns  (logic 5.186ns (81.413%)  route 1.184ns (18.587%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 52.262 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.081ns (routing 0.598ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.649    30.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034    30.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.482    31.265    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X96Y166        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052    31.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[24]_i_1/O
                         net (fo=1, routed)           0.053    31.370    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[24]
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699    51.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.081    52.262    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]/C
                         clock pessimism              0.000    52.262    
                         clock uncertainty           -0.235    52.027    
    SLICE_X96Y166        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.023    52.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]
  -------------------------------------------------------------------
                         required time                         52.050    
                         arrival time                         -31.370    
  -------------------------------------------------------------------
                         slack                                 20.680    

Slack (MET) :             20.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.359ns  (logic 5.167ns (81.255%)  route 1.192ns (18.745%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 52.262 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.081ns (routing 0.598ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.649    30.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034    30.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.481    31.264    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X96Y166        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.033    31.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[22]_i_1/O
                         net (fo=1, routed)           0.062    31.359    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[22]
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699    51.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.081    52.262    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C
                         clock pessimism              0.000    52.262    
                         clock uncertainty           -0.235    52.027    
    SLICE_X96Y166        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.023    52.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]
  -------------------------------------------------------------------
                         required time                         52.050    
                         arrival time                         -31.359    
  -------------------------------------------------------------------
                         slack                                 20.691    

Slack (MET) :             20.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.358ns  (logic 5.167ns (81.268%)  route 1.191ns (18.732%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 52.262 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.081ns (routing 0.598ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.649    30.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034    30.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.483    31.266    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X96Y166        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.033    31.299 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[23]_i_1/O
                         net (fo=1, routed)           0.059    31.358    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[23]
    SLICE_X96Y166        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699    51.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.081    52.262    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y166        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]/C
                         clock pessimism              0.000    52.262    
                         clock uncertainty           -0.235    52.027    
    SLICE_X96Y166        FDSE (Setup_CFF_SLICEM_C_D)
                                                      0.023    52.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]
  -------------------------------------------------------------------
                         required time                         52.050    
                         arrival time                         -31.358    
  -------------------------------------------------------------------
                         slack                                 20.692    

Slack (MET) :             20.709ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.340ns  (logic 5.187ns (81.814%)  route 1.153ns (18.186%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 52.261 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.080ns (routing 0.598ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.649    30.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034    30.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.451    31.234    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X96Y166        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.053    31.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[27]_i_1/O
                         net (fo=1, routed)           0.053    31.340    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[27]
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699    51.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.080    52.261    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
                         clock pessimism              0.000    52.261    
                         clock uncertainty           -0.235    52.026    
    SLICE_X96Y166        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.023    52.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         52.049    
                         arrival time                         -31.340    
  -------------------------------------------------------------------
                         slack                                 20.709    

Slack (MET) :             20.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.313ns  (logic 5.155ns (81.657%)  route 1.158ns (18.343%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 52.261 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.080ns (routing 0.598ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.649    30.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034    30.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.450    31.233    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X96Y166        LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.021    31.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[28]_i_1/O
                         net (fo=1, routed)           0.059    31.313    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[28]
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699    51.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.080    52.261    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
                         clock pessimism              0.000    52.261    
                         clock uncertainty           -0.235    52.026    
    SLICE_X96Y166        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.023    52.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]
  -------------------------------------------------------------------
                         required time                         52.049    
                         arrival time                         -31.313    
  -------------------------------------------------------------------
                         slack                                 20.736    

Slack (MET) :             20.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.306ns  (logic 5.155ns (81.748%)  route 1.151ns (18.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 52.261 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.080ns (routing 0.598ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.649    30.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034    30.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.451    31.234    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X96Y166        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.021    31.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[29]_i_1/O
                         net (fo=1, routed)           0.051    31.306    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[29]
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699    51.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.080    52.261    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/C
                         clock pessimism              0.000    52.261    
                         clock uncertainty           -0.235    52.026    
    SLICE_X96Y166        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.023    52.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]
  -------------------------------------------------------------------
                         required time                         52.049    
                         arrival time                         -31.306    
  -------------------------------------------------------------------
                         slack                                 20.743    

Slack (MET) :             20.779ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.270ns  (logic 5.156ns (82.233%)  route 1.114ns (17.767%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 52.261 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.080ns (routing 0.598ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.649    30.749    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X99Y168        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.034    30.783 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.413    31.196    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X96Y166        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.022    31.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[26]_i_1/O
                         net (fo=1, routed)           0.052    31.270    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[26]
    SLICE_X96Y166        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699    51.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.080    52.261    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y166        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C
                         clock pessimism              0.000    52.261    
                         clock uncertainty           -0.235    52.026    
    SLICE_X96Y166        FDSE (Setup_HFF_SLICEM_C_D)
                                                      0.023    52.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]
  -------------------------------------------------------------------
                         required time                         52.049    
                         arrival time                         -31.270    
  -------------------------------------------------------------------
                         slack                                 20.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.754%)  route 0.079ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.659ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    4.433ns
  Clock Net Delay (Source):      1.742ns (routing 0.991ns, distribution 0.751ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.091ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.742     3.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.079     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X96Y120        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.013     7.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y120        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -4.433     3.226    
    SLICE_X96Y120        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     3.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.650ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    4.423ns
  Clock Net Delay (Source):      1.767ns (routing 0.991ns, distribution 0.776ns)
  Clock Net Delay (Destination): 2.004ns (routing 1.091ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.767     3.180    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y168       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y168       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/Q
                         net (fo=2, routed)           0.071     3.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[20]
    SLICE_X102Y167       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.004     7.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y167       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
                         clock pessimism             -4.423     3.227    
    SLICE_X102Y167       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.087ns  (logic 0.039ns (44.828%)  route 0.048ns (55.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.480ns
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    4.206ns
  Clock Net Delay (Source):      1.087ns (routing 0.598ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.673ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.087     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y124        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.048     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X99Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.236     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.206     2.274    
    SLICE_X99Y124        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.478ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.206ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.673ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X97Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y122        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.024     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[1]
    SLICE_X97Y122        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.020     2.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.007     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_15
    SLICE_X97Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.234     6.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X97Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -4.206     2.272    
    SLICE_X97Y122        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     2.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.469ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    4.164ns
  Clock Net Delay (Source):      1.077ns (routing 0.598ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.673ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.077     2.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/Q
                         net (fo=1, routed)           0.050     2.347    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[15]
    SLICE_X96Y172        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.022     2.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1/O
                         net (fo=1, routed)           0.019     2.388    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1_n_0
    SLICE_X96Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.225     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y172        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
                         clock pessimism             -4.164     2.305    
    SLICE_X96Y172        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.071ns (53.788%)  route 0.061ns (46.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.475ns
    Source Clock Delay      (SCD):    2.264ns
    Clock Pessimism Removal (CPR):    4.164ns
  Clock Net Delay (Source):      1.083ns (routing 0.598ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.673ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.083     2.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X99Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y121        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=31, routed)          0.055     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_0[1]
    SLICE_X98Y121        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     2.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.006     2.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[1]
    SLICE_X98Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.231     6.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X98Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -4.164     2.311    
    SLICE_X98Y121        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.469ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    4.194ns
  Clock Net Delay (Source):      1.081ns (routing 0.598ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.673ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.081     2.262    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X98Y129        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y129        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     2.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X98Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.225     6.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X98Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.194     2.275    
    SLICE_X98Y130        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.052ns (48.148%)  route 0.056ns (51.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.474ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    4.191ns
  Clock Net Delay (Source):      1.084ns (routing 0.598ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.673ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.084     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]/Q
                         net (fo=33, routed)          0.038     2.341    dbg_hub/inst/BSCANID.u_xsdbm_id/id_state[0]
    SLICE_X96Y168        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     2.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[17]_i_1/O
                         net (fo=1, routed)           0.018     2.373    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[17]
    SLICE_X96Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.230     6.474    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X96Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
                         clock pessimism             -4.191     2.283    
    SLICE_X96Y168        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.476ns
    Source Clock Delay      (SCD):    2.265ns
    Clock Pessimism Removal (CPR):    4.193ns
  Clock Net Delay (Source):      1.084ns (routing 0.598ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.673ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.084     2.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X99Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y120        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.070     2.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X99Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     6.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X99Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -4.193     2.283    
    SLICE_X99Y121        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.060ns (31.088%)  route 0.133ns (68.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.659ns
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    4.433ns
  Clock Net Delay (Source):      1.744ns (routing 0.991ns, distribution 0.753ns)
  Clock Net Delay (Destination): 2.013ns (routing 1.091ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.744     3.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.217 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.133     3.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X96Y120        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         2.013     7.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y120        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -4.433     3.226    
    SLICE_X96Y120        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.078     3.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -3.304    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y74   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y119  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X96Y120  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                            (clock source 'clk_pl_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@30.000ns - clk_pl_1 fall@25.000ns)
  Data Path Delay:        3.089ns  (logic 0.154ns (4.985%)  route 2.935ns (95.015%))
  Logic Levels:           3  (BUFG_PS=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 31.736 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.568ns (routing 0.505ns, distribution 1.063ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                     25.000    25.000 f  
    PS8_X0Y0             PS8                          0.000    25.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180    25.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    25.208 f  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=122, routed)         2.208    27.416    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y158        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090    27.506 f  design_1_i/lepton_vospi_0/inst/spi_clk_INST_0/O
                         net (fo=3, routed)           0.498    28.004    design_1_i/ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X95Y151        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036    28.040 f  design_1_i/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.049    28.089    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X95Y151        FDRE                                         f  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     30.000    30.000 r  
    PS8_X0Y0             PS8                          0.000    30.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    30.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    30.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.568    31.736    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X95Y151        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    31.736    
                         clock uncertainty           -0.130    31.606    
    SLICE_X95Y151        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    31.631    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         31.631    
                         arrival time                         -28.089    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                            (clock source 'clk_pl_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@30.000ns - clk_pl_1 fall@25.000ns)
  Data Path Delay:        3.001ns  (logic 0.118ns (3.932%)  route 2.883ns (96.068%))
  Logic Levels:           2  (BUFG_PS=1 LUT2=1)
  Clock Path Skew:        1.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 31.757 - 30.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.589ns (routing 0.505ns, distribution 1.084ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                     25.000    25.000 f  
    PS8_X0Y0             PS8                          0.000    25.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180    25.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    25.208 f  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
                         net (fo=122, routed)         2.208    27.416    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y158        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090    27.506 f  design_1_i/lepton_vospi_0/inst/spi_clk_INST_0/O
                         net (fo=3, routed)           0.495    28.001    design_1_i/ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X96Y151        SRL16E                                       f  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     30.000    30.000 r  
    PS8_X0Y0             PS8                          0.000    30.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    30.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    30.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.589    31.757    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X96Y151        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000    31.757    
                         clock uncertainty           -0.130    31.627    
    SLICE_X96Y151        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060    31.567    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         31.567    
                         arrival time                         -28.001    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@30.000ns - clk_pl_1 fall@25.000ns)
  Data Path Delay:        0.618ns  (logic 0.198ns (32.039%)  route 0.420ns (67.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 31.726 - 30.000 ) 
    Source Clock Delay      (SCD):    2.391ns = ( 27.391 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.289ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.558ns (routing 0.505ns, distribution 1.053ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                     25.000    25.000 f  
    PS8_X0Y0             PS8                          0.000    25.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180    25.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    25.208 f  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.183    27.391    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y158        FDPE                                         r  design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    27.467 r  design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/Q
                         net (fo=3, routed)           0.371    27.838    design_1_i/ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X95Y150        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122    27.960 r  design_1_i/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.049    28.009    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X95Y150        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     30.000    30.000 r  
    PS8_X0Y0             PS8                          0.000    30.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    30.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    30.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.558    31.726    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X95Y150        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    31.726    
                         clock uncertainty           -0.130    31.596    
    SLICE_X95Y150        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    31.621    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         31.621    
                         arrival time                         -28.009    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_0 rise@30.000ns - clk_pl_1 fall@25.000ns)
  Data Path Delay:        0.534ns  (logic 0.076ns (14.232%)  route 0.458ns (85.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 31.757 - 30.000 ) 
    Source Clock Delay      (SCD):    2.391ns = ( 27.391 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 1.289ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.505ns, distribution 1.084ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 fall edge)
                                                     25.000    25.000 f  
    PS8_X0Y0             PS8                          0.000    25.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180    25.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    25.208 f  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.183    27.391    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y158        FDPE                                         r  design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y158        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    27.467 r  design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/Q
                         net (fo=3, routed)           0.458    27.925    design_1_i/ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X96Y151        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     30.000    30.000 r  
    PS8_X0Y0             PS8                          0.000    30.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    30.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    30.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.589    31.757    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X96Y151        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism              0.000    31.757    
                         clock uncertainty           -0.130    31.627    
    SLICE_X96Y151        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061    31.566    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         31.566    
                         arrival time                         -27.925    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.515ns (31.869%)  route 1.101ns (68.131%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.156ns (routing 1.289ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.505ns, distribution 1.058ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.156     2.364    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.444 r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/Q
                         net (fo=5, routed)           0.254     2.698    design_1_i/lepton_vospi_0/inst/pixel_count_reg_n_0_[3]
    SLICE_X95Y160        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     2.855 f  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_3/O
                         net (fo=4, routed)           0.181     3.036    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_3_n_0
    SLICE_X97Y160        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.126 f  design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_3/O
                         net (fo=2, routed)           0.270     3.396    design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_3_n_0
    SLICE_X95Y157        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.485 f  design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_3/O
                         net (fo=1, routed)           0.140     3.625    design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_3_n_0
    SLICE_X95Y154        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.724 r  design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_1/O
                         net (fo=4, routed)           0.256     3.980    design_1_i/lepton_vospi_0/inst/frame_counter
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.563    11.731    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]/C
                         clock pessimism              0.000    11.731    
                         clock uncertainty           -0.130    11.601    
    SLICE_X95Y153        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.541    design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.561ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.515ns (31.869%)  route 1.101ns (68.131%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.156ns (routing 1.289ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.505ns, distribution 1.058ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.156     2.364    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.444 r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/Q
                         net (fo=5, routed)           0.254     2.698    design_1_i/lepton_vospi_0/inst/pixel_count_reg_n_0_[3]
    SLICE_X95Y160        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     2.855 f  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_3/O
                         net (fo=4, routed)           0.181     3.036    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_3_n_0
    SLICE_X97Y160        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.126 f  design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_3/O
                         net (fo=2, routed)           0.270     3.396    design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_3_n_0
    SLICE_X95Y157        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.485 f  design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_3/O
                         net (fo=1, routed)           0.140     3.625    design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_3_n_0
    SLICE_X95Y154        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.724 r  design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_1/O
                         net (fo=4, routed)           0.256     3.980    design_1_i/lepton_vospi_0/inst/frame_counter
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.563    11.731    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[3]/C
                         clock pessimism              0.000    11.731    
                         clock uncertainty           -0.130    11.601    
    SLICE_X95Y153        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    11.541    design_1_i/lepton_vospi_0/inst/frame_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  7.561    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.515ns (31.908%)  route 1.099ns (68.092%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.156ns (routing 1.289ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.505ns, distribution 1.058ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.156     2.364    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.444 r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/Q
                         net (fo=5, routed)           0.254     2.698    design_1_i/lepton_vospi_0/inst/pixel_count_reg_n_0_[3]
    SLICE_X95Y160        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     2.855 f  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_3/O
                         net (fo=4, routed)           0.181     3.036    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_3_n_0
    SLICE_X97Y160        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.126 f  design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_3/O
                         net (fo=2, routed)           0.270     3.396    design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_3_n_0
    SLICE_X95Y157        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.485 f  design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_3/O
                         net (fo=1, routed)           0.140     3.625    design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_3_n_0
    SLICE_X95Y154        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.724 r  design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_1/O
                         net (fo=4, routed)           0.254     3.978    design_1_i/lepton_vospi_0/inst/frame_counter
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.563    11.731    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[0]/C
                         clock pessimism              0.000    11.731    
                         clock uncertainty           -0.130    11.601    
    SLICE_X95Y153        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.541    design_1_i/lepton_vospi_0/inst/frame_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.515ns (31.908%)  route 1.099ns (68.092%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.156ns (routing 1.289ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.505ns, distribution 1.058ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.156     2.364    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y160        FDCE                                         r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.444 r  design_1_i/lepton_vospi_0/inst/pixel_count_reg[3]/Q
                         net (fo=5, routed)           0.254     2.698    design_1_i/lepton_vospi_0/inst/pixel_count_reg_n_0_[3]
    SLICE_X95Y160        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     2.855 f  design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_3/O
                         net (fo=4, routed)           0.181     3.036    design_1_i/lepton_vospi_0/inst/pixel_count[7]_i_3_n_0
    SLICE_X97Y160        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.126 f  design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_3/O
                         net (fo=2, routed)           0.270     3.396    design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_3_n_0
    SLICE_X95Y157        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.485 f  design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_3/O
                         net (fo=1, routed)           0.140     3.625    design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_3_n_0
    SLICE_X95Y154        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.724 r  design_1_i/lepton_vospi_0/inst/frame_counter[3]_i_1/O
                         net (fo=4, routed)           0.254     3.978    design_1_i/lepton_vospi_0/inst/frame_counter
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.563    11.731    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[2]/C
                         clock pessimism              0.000    11.731    
                         clock uncertainty           -0.130    11.601    
    SLICE_X95Y153        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.541    design_1_i/lepton_vospi_0/inst/frame_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.541    
                         arrival time                          -3.978    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.319ns (19.888%)  route 1.285ns (80.112%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.505ns, distribution 1.054ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.198     3.689    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y156        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     3.725 r  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state[1]_i_1/O
                         net (fo=2, routed)           0.247     3.972    design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state[1]_i_1_n_0
    SLICE_X95Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.559    11.727    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[0]/C
                         clock pessimism              0.000    11.727    
                         clock uncertainty           -0.130    11.597    
    SLICE_X95Y155        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.538    design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.319ns (19.900%)  route 1.284ns (80.100%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.289ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.505ns, distribution 1.054ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.160     2.368    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.446 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[24]/Q
                         net (fo=2, routed)           0.401     2.847    design_1_i/lepton_vospi_0/inst/shift_count[24]
    SLICE_X97Y158        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     2.882 f  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4/O
                         net (fo=3, routed)           0.251     3.133    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_4_n_0
    SLICE_X95Y155        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.206 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_6/O
                         net (fo=1, routed)           0.188     3.394    design_1_i/lepton_vospi_0/inst/line_num[11]_i_6_n_0
    SLICE_X95Y155        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.491 r  design_1_i/lepton_vospi_0/inst/line_num[11]_i_2/O
                         net (fo=42, routed)          0.198     3.689    design_1_i/lepton_vospi_0/inst/line_num[11]_i_2_n_0
    SLICE_X95Y156        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     3.725 r  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state[1]_i_1/O
                         net (fo=2, routed)           0.246     3.971    design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state[1]_i_1_n_0
    SLICE_X95Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.559    11.727    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[1]/C
                         clock pessimism              0.000    11.727    
                         clock uncertainty           -0.130    11.597    
    SLICE_X95Y155        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    11.537    design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  7.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.037ns (20.330%)  route 0.145ns (79.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.179ns (routing 0.698ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.348ns, distribution 0.764ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.179     1.318    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y160        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y160        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.355 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[20]/Q
                         net (fo=2, routed)           0.145     1.500    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[20]
    SLICE_X94Y161        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.112     1.284    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X94Y161        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.000     1.284    
                         clock uncertainty            0.130     1.414    
    SLICE_X94Y161        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.461    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/line_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.054ns (28.723%)  route 0.134ns (71.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.172ns (routing 0.698ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.348ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.172     1.311    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y157        FDCE                                         r  design_1_i/lepton_vospi_0/inst/line_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.351 r  design_1_i/lepton_vospi_0/inst/line_num_reg[2]/Q
                         net (fo=2, routed)           0.117     1.468    design_1_i/ila_0/inst/ila_core_inst/probe6[2]
    SLICE_X95Y151        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.482 r  design_1_i/ila_0/inst/ila_core_inst/probeDelay1[2]_i_1/O
                         net (fo=1, routed)           0.017     1.499    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[2]
    SLICE_X95Y151        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.111     1.283    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_1
    SLICE_X95Y151        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     1.283    
                         clock uncertainty            0.130     1.413    
    SLICE_X95Y151        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.459    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.040ns (21.053%)  route 0.150ns (78.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.179ns (routing 0.698ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.348ns, distribution 0.762ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.179     1.318    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y160        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y160        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.358 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[4]/Q
                         net (fo=2, routed)           0.150     1.508    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[4]
    SLICE_X94Y160        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.110     1.282    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X94Y160        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.000     1.282    
                         clock uncertainty            0.130     1.412    
    SLICE_X94Y160        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.459    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.038ns (18.182%)  route 0.171ns (81.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.182ns (routing 0.698ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.348ns, distribution 0.789ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.182     1.321    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.359 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[7]/Q
                         net (fo=2, routed)           0.171     1.530    design_1_i/ila_0/inst/ila_core_inst/probe9[7]
    SLICE_X96Y160        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.137     1.309    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X96Y160        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism              0.000     1.309    
                         clock uncertainty            0.130     1.439    
    SLICE_X96Y160        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.039     1.478    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/line_val_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.039ns (19.898%)  route 0.157ns (80.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.172ns (routing 0.698ns, distribution 0.474ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.348ns, distribution 0.756ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.172     1.311    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y157        FDCE                                         r  design_1_i/lepton_vospi_0/inst/line_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.350 r  design_1_i/lepton_vospi_0/inst/line_val_reg/Q
                         net (fo=2, routed)           0.157     1.507    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe11[0]
    SLICE_X93Y151        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.104     1.276    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X93Y151        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.130     1.406    
    SLICE_X93Y151        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.453    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[22].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.039ns (19.898%)  route 0.157ns (80.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.179ns (routing 0.698ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.348ns, distribution 0.762ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.179     1.318    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y160        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y160        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.357 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[5]/Q
                         net (fo=2, routed)           0.157     1.514    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe9[5]
    SLICE_X94Y160        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.110     1.282    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X94Y160        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     1.282    
                         clock uncertainty            0.130     1.412    
    SLICE_X94Y160        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.458    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[18].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/line_num_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.052ns (26.131%)  route 0.147ns (73.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.178ns (routing 0.698ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.348ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.178     1.317    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y157        FDCE                                         r  design_1_i/lepton_vospi_0/inst/line_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.355 r  design_1_i/lepton_vospi_0/inst/line_num_reg[9]/Q
                         net (fo=2, routed)           0.131     1.486    design_1_i/ila_0/inst/ila_core_inst/probe6[9]
    SLICE_X95Y151        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.014     1.500 r  design_1_i/ila_0/inst/ila_core_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.016     1.516    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X95Y151        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.111     1.283    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_1
    SLICE_X95Y151        FDRE                                         r  design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.000     1.283    
                         clock uncertainty            0.130     1.413    
    SLICE_X95Y151        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.459    design_1_i/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.040ns (20.202%)  route 0.158ns (79.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.316ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.698ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.348ns, distribution 0.789ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.177     1.316    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y159        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.356 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[10]/Q
                         net (fo=2, routed)           0.158     1.514    design_1_i/ila_0/inst/ila_core_inst/probe9[10]
    SLICE_X96Y161        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.137     1.309    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X96Y161        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
                         clock pessimism              0.000     1.309    
                         clock uncertainty            0.130     1.439    
    SLICE_X96Y161        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.016     1.455    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/shift_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tuser_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.090ns (42.453%)  route 0.122ns (57.547%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.164ns (routing 0.698ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.348ns, distribution 0.758ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.164     1.303    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y156        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.342 f  design_1_i/lepton_vospi_0/inst/shift_count_reg[20]/Q
                         net (fo=4, routed)           0.035     1.377    design_1_i/lepton_vospi_0/inst/shift_count[20]
    SLICE_X95Y155        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.392 r  design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_5/O
                         net (fo=1, routed)           0.021     1.413    design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_5_n_0
    SLICE_X95Y155        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     1.427 r  design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_4/O
                         net (fo=2, routed)           0.050     1.477    design_1_i/lepton_vospi_0/inst/axis_m_tlast_i_4_n_0
    SLICE_X95Y156        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.499 r  design_1_i/lepton_vospi_0/inst/axis_m_tuser_i_1/O
                         net (fo=1, routed)           0.016     1.515    design_1_i/lepton_vospi_0/inst/axis_m_tuser_i_1_n_0
    SLICE_X95Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tuser_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.106     1.278    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tuser_reg/C
                         clock pessimism              0.000     1.278    
                         clock uncertainty            0.130     1.408    
    SLICE_X95Y156        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.454    design_1_i/lepton_vospi_0/inst/axis_m_tuser_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.039ns (17.105%)  route 0.189ns (82.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.179ns (routing 0.698ns, distribution 0.481ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.348ns, distribution 0.789ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.179     1.318    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y160        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y160        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.357 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[3]/Q
                         net (fo=2, routed)           0.189     1.546    design_1_i/ila_0/inst/ila_core_inst/probe9[3]
    SLICE_X96Y160        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.137     1.309    design_1_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X96Y160        SRL16E                                       r  design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.000     1.309    
                         clock uncertainty            0.130     1.439    
    SLICE_X96Y160        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.046     1.485    design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.605ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.420ns  (logic 0.079ns (18.810%)  route 0.341ns (81.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X98Y121        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.341     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X98Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X98Y122        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                 49.605    

Slack (MET) :             49.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.387ns  (logic 0.079ns (20.413%)  route 0.308ns (79.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X98Y121        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.308     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X98Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X98Y122        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 49.638    

Slack (MET) :             49.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.376ns  (logic 0.079ns (21.011%)  route 0.297ns (78.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X98Y119        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.297     0.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X98Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X98Y119        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 49.649    

Slack (MET) :             49.659ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.366ns  (logic 0.081ns (22.131%)  route 0.285ns (77.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X97Y115        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.285     0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X97Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y115        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                 49.659    

Slack (MET) :             49.682ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.343ns  (logic 0.079ns (23.032%)  route 0.264ns (76.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X97Y115        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.264     0.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X97Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y115        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                 49.682    

Slack (MET) :             49.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.293ns  (logic 0.080ns (27.304%)  route 0.213ns (72.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X98Y121        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.213     0.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X98Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X98Y121        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                 49.732    

Slack (MET) :             49.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.282ns  (logic 0.079ns (28.014%)  route 0.203ns (71.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X97Y116        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.203     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X97Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y116        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                 49.743    

Slack (MET) :             49.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.276ns  (logic 0.079ns (28.623%)  route 0.197ns (71.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y114                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X97Y114        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.197     0.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X97Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y114        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                 49.749    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        7.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.347ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.716ns  (logic 0.169ns (6.222%)  route 2.547ns (93.778%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 52.073 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.905ns (routing 1.171ns, distribution 0.734ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.160    44.102    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    44.154 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1/O
                         net (fo=16, routed)          0.382    44.536    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1_n_0
    SLICE_X95Y162        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.905    52.073    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y162        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[23]/C
                         clock pessimism              0.000    52.073    
                         clock uncertainty           -0.130    51.943    
    SLICE_X95Y162        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    51.883    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                         51.883    
                         arrival time                         -44.536    
  -------------------------------------------------------------------
                         slack                                  7.347    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.685ns  (logic 0.170ns (6.331%)  route 2.515ns (93.669%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 52.070 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.171ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.164    44.106    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    44.159 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1/O
                         net (fo=16, routed)          0.346    44.505    design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1_n_0
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.902    52.070    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[14]/C
                         clock pessimism              0.000    52.070    
                         clock uncertainty           -0.130    51.940    
    SLICE_X95Y161        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    51.881    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         51.881    
                         arrival time                         -44.505    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.685ns  (logic 0.170ns (6.331%)  route 2.515ns (93.669%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 52.070 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.171ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.164    44.106    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    44.159 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1/O
                         net (fo=16, routed)          0.346    44.505    design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1_n_0
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.902    52.070    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[1]/C
                         clock pessimism              0.000    52.070    
                         clock uncertainty           -0.130    51.940    
    SLICE_X95Y161        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    51.881    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         51.881    
                         arrival time                         -44.505    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.685ns  (logic 0.170ns (6.331%)  route 2.515ns (93.669%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 52.070 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.171ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.164    44.106    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    44.159 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1/O
                         net (fo=16, routed)          0.346    44.505    design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1_n_0
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.902    52.070    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[6]/C
                         clock pessimism              0.000    52.070    
                         clock uncertainty           -0.130    51.940    
    SLICE_X95Y161        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    51.881    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         51.881    
                         arrival time                         -44.505    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.376ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.685ns  (logic 0.170ns (6.331%)  route 2.515ns (93.669%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 52.070 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.171ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.164    44.106    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    44.159 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1/O
                         net (fo=16, routed)          0.346    44.505    design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1_n_0
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.902    52.070    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[9]/C
                         clock pessimism              0.000    52.070    
                         clock uncertainty           -0.130    51.940    
    SLICE_X95Y161        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    51.881    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         51.881    
                         arrival time                         -44.505    
  -------------------------------------------------------------------
                         slack                                  7.376    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.662ns  (logic 0.169ns (6.349%)  route 2.493ns (93.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 52.070 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.171ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.160    44.102    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    44.154 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1/O
                         net (fo=16, routed)          0.328    44.482    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1_n_0
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.902    52.070    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[16]/C
                         clock pessimism              0.000    52.070    
                         clock uncertainty           -0.130    51.940    
    SLICE_X95Y161        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    51.880    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[16]
  -------------------------------------------------------------------
                         required time                         51.880    
                         arrival time                         -44.482    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.662ns  (logic 0.169ns (6.349%)  route 2.493ns (93.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 52.070 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.171ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.160    44.102    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    44.154 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1/O
                         net (fo=16, routed)          0.328    44.482    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1_n_0
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.902    52.070    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[17]/C
                         clock pessimism              0.000    52.070    
                         clock uncertainty           -0.130    51.940    
    SLICE_X95Y161        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    51.880    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                         51.880    
                         arrival time                         -44.482    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.662ns  (logic 0.169ns (6.349%)  route 2.493ns (93.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 52.070 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.171ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.160    44.102    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    44.154 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1/O
                         net (fo=16, routed)          0.328    44.482    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1_n_0
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.902    52.070    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[22]/C
                         clock pessimism              0.000    52.070    
                         clock uncertainty           -0.130    51.940    
    SLICE_X95Y161        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    51.880    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                         51.880    
                         arrival time                         -44.482    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.662ns  (logic 0.169ns (6.349%)  route 2.493ns (93.651%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 52.070 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.902ns (routing 1.171ns, distribution 0.731ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.160    44.102    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052    44.154 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1/O
                         net (fo=16, routed)          0.328    44.482    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1_n_0
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.902    52.070    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y161        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[30]/C
                         clock pessimism              0.000    52.070    
                         clock uncertainty           -0.130    51.940    
    SLICE_X95Y161        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    51.880    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[30]
  -------------------------------------------------------------------
                         required time                         51.880    
                         arrival time                         -44.482    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.637ns  (logic 0.170ns (6.447%)  route 2.467ns (93.553%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.085ns = ( 52.085 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.917ns (routing 1.171ns, distribution 0.746ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.005    43.903    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039    43.942 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.164    44.106    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053    44.159 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1/O
                         net (fo=16, routed)          0.298    44.457    design_1_i/lepton_vospi_0/inst/axis_m_tdata[15]_i_1_n_0
    SLICE_X94Y160        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.917    52.085    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y160        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[2]/C
                         clock pessimism              0.000    52.085    
                         clock uncertainty           -0.130    51.955    
    SLICE_X94Y160        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    51.894    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         51.894    
                         arrival time                         -44.457    
  -------------------------------------------------------------------
                         slack                                  7.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/valid_frame_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.094ns (10.731%)  route 0.782ns (89.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.563ns (routing 0.505ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.124ns (routing 1.289ns, distribution 0.835ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.563     1.731    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y153        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.790 r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]/Q
                         net (fo=4, routed)           0.760     2.550    design_1_i/lepton_vospi_0/inst/frame_counter_wire[1]
    SLICE_X95Y153        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.585 r  design_1_i/lepton_vospi_0/inst/valid_frame_i_1/O
                         net (fo=1, routed)           0.022     2.607    design_1_i/lepton_vospi_0/inst/valid_frame0
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/valid_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         2.124     2.332    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/valid_frame_reg/C
                         clock pessimism              0.000     2.332    
                         clock uncertainty            0.130     2.462    
    SLICE_X95Y153        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.522    design_1_i/lepton_vospi_0/inst/valid_frame_reg
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/int_cs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.100ns (8.897%)  route 1.024ns (91.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.338ns (routing 0.775ns, distribution 0.563ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.015     2.081    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y158        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.061     2.142 r  design_1_i/lepton_vospi_0/inst/int_cs_i_1/O
                         net (fo=1, routed)           0.009     2.151    design_1_i/lepton_vospi_0/inst/int_cs_i_1_n_0
    SLICE_X96Y158        FDRE                                         r  design_1_i/lepton_vospi_0/inst/int_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.338     1.510    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y158        FDRE                                         r  design_1_i/lepton_vospi_0/inst/int_cs_reg/C
                         clock pessimism              0.000     1.510    
                         clock uncertainty            0.130     1.640    
    SLICE_X96Y158        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.687    design_1_i/lepton_vospi_0/inst/int_cs_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/seg_num_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.075ns (6.048%)  route 1.165ns (93.952%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.775ns, distribution 0.550ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.034     2.100    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     2.122 f  design_1_i/lepton_vospi_0/inst/seg_num[3]_i_2/O
                         net (fo=1, routed)           0.048     2.170    design_1_i/lepton_vospi_0/inst/seg_num[3]_i_2_n_0
    SLICE_X95Y157        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     2.184 r  design_1_i/lepton_vospi_0/inst/seg_num[3]_i_1/O
                         net (fo=4, routed)           0.083     2.267    design_1_i/lepton_vospi_0/inst/seg_num[3]_i_1_n_0
    SLICE_X95Y157        FDRE                                         r  design_1_i/lepton_vospi_0/inst/seg_num_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.325     1.497    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y157        FDRE                                         r  design_1_i/lepton_vospi_0/inst/seg_num_reg[1]/C
                         clock pessimism              0.000     1.497    
                         clock uncertainty            0.130     1.627    
    SLICE_X95Y157        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007     1.620    design_1_i/lepton_vospi_0/inst/seg_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/seg_num_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.075ns (6.048%)  route 1.165ns (93.952%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.775ns, distribution 0.550ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.034     2.100    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     2.122 f  design_1_i/lepton_vospi_0/inst/seg_num[3]_i_2/O
                         net (fo=1, routed)           0.048     2.170    design_1_i/lepton_vospi_0/inst/seg_num[3]_i_2_n_0
    SLICE_X95Y157        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     2.184 r  design_1_i/lepton_vospi_0/inst/seg_num[3]_i_1/O
                         net (fo=4, routed)           0.083     2.267    design_1_i/lepton_vospi_0/inst/seg_num[3]_i_1_n_0
    SLICE_X95Y157        FDRE                                         r  design_1_i/lepton_vospi_0/inst/seg_num_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.325     1.497    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y157        FDRE                                         r  design_1_i/lepton_vospi_0/inst/seg_num_reg[3]/C
                         clock pessimism              0.000     1.497    
                         clock uncertainty            0.130     1.627    
    SLICE_X95Y157        FDRE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007     1.620    design_1_i/lepton_vospi_0/inst/seg_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/seg_num_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.075ns (6.048%)  route 1.165ns (93.952%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.775ns, distribution 0.550ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.034     2.100    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     2.122 f  design_1_i/lepton_vospi_0/inst/seg_num[3]_i_2/O
                         net (fo=1, routed)           0.048     2.170    design_1_i/lepton_vospi_0/inst/seg_num[3]_i_2_n_0
    SLICE_X95Y157        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     2.184 r  design_1_i/lepton_vospi_0/inst/seg_num[3]_i_1/O
                         net (fo=4, routed)           0.083     2.267    design_1_i/lepton_vospi_0/inst/seg_num[3]_i_1_n_0
    SLICE_X95Y157        FDRE                                         r  design_1_i/lepton_vospi_0/inst/seg_num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.325     1.497    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y157        FDRE                                         r  design_1_i/lepton_vospi_0/inst/seg_num_reg[0]/C
                         clock pessimism              0.000     1.497    
                         clock uncertainty            0.130     1.627    
    SLICE_X95Y157        FDRE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008     1.619    design_1_i/lepton_vospi_0/inst/seg_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/seg_num_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.075ns (6.048%)  route 1.165ns (93.952%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.775ns, distribution 0.550ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.034     2.100    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X95Y159        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     2.122 f  design_1_i/lepton_vospi_0/inst/seg_num[3]_i_2/O
                         net (fo=1, routed)           0.048     2.170    design_1_i/lepton_vospi_0/inst/seg_num[3]_i_2_n_0
    SLICE_X95Y157        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     2.184 r  design_1_i/lepton_vospi_0/inst/seg_num[3]_i_1/O
                         net (fo=4, routed)           0.083     2.267    design_1_i/lepton_vospi_0/inst/seg_num[3]_i_1_n_0
    SLICE_X95Y157        FDRE                                         r  design_1_i/lepton_vospi_0/inst/seg_num_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.325     1.497    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y157        FDRE                                         r  design_1_i/lepton_vospi_0/inst/seg_num_reg[2]/C
                         clock pessimism              0.000     1.497    
                         clock uncertainty            0.130     1.627    
    SLICE_X95Y157        FDRE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008     1.619    design_1_i/lepton_vospi_0/inst/seg_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.076ns (5.924%)  route 1.207ns (94.076%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.037     2.103    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     2.118 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.081     2.199    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     2.221 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1/O
                         net (fo=16, routed)          0.089     2.310    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1_n_0
    SLICE_X94Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[24]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X94Y159        FDRE (Hold_HFF2_SLICEM_C_CE)
                                                     -0.007     1.629    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.076ns (5.924%)  route 1.207ns (94.076%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.037     2.103    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     2.118 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.081     2.199    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     2.221 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1/O
                         net (fo=16, routed)          0.089     2.310    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1_n_0
    SLICE_X94Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[28]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X94Y159        FDRE (Hold_GFF2_SLICEM_C_CE)
                                                     -0.007     1.629    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.076ns (5.924%)  route 1.207ns (94.076%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.037     2.103    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     2.118 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.081     2.199    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     2.221 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1/O
                         net (fo=16, routed)          0.089     2.310    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1_n_0
    SLICE_X94Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[29]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X94Y159        FDRE (Hold_FFF2_SLICEM_C_CE)
                                                     -0.007     1.629    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.076ns (5.819%)  route 1.230ns (94.181%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.775ns, distribution 0.555ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.037     2.103    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y155        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     2.118 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2/O
                         net (fo=2, routed)           0.081     2.199    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_2_n_0
    SLICE_X94Y157        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     2.221 r  design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1/O
                         net (fo=16, routed)          0.112     2.333    design_1_i/lepton_vospi_0/inst/axis_m_tdata[31]_i_1_n_0
    SLICE_X94Y160        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.330     1.502    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y160        FDRE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[18]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.130     1.632    
    SLICE_X94Y160        FDRE (Hold_HFF_SLICEM_C_CE)
                                                     -0.008     1.624    design_1_i/lepton_vospi_0/inst/axis_m_tdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.709    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.642ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.383ns  (logic 0.079ns (20.627%)  route 0.304ns (79.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X97Y116        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.304     0.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X98Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y116        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.642    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.344ns  (logic 0.081ns (23.547%)  route 0.263ns (76.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X97Y116        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.263     0.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X97Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X97Y116        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  9.681    

Slack (MET) :             9.688ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.337ns  (logic 0.079ns (23.442%)  route 0.258ns (76.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y119                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X98Y119        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.258     0.337    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X98Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y119        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  9.688    

Slack (MET) :             9.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.322ns  (logic 0.079ns (24.534%)  route 0.243ns (75.466%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X97Y116        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.243     0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X98Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y116        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  9.703    

Slack (MET) :             9.706ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.765%)  route 0.240ns (75.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X98Y121        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.240     0.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X98Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y120        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  9.706    

Slack (MET) :             9.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.313ns  (logic 0.080ns (25.559%)  route 0.233ns (74.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X98Y121        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.233     0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X98Y121        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y121        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  9.712    

Slack (MET) :             9.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.280ns  (logic 0.080ns (28.571%)  route 0.200ns (71.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y116                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X97Y116        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.200     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X98Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y116        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  9.745    

Slack (MET) :             9.793ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.232ns  (logic 0.079ns (34.052%)  route 0.153ns (65.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y121                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X98Y121        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.153     0.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X98Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y120        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  9.793    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.078ns (3.810%)  route 1.969ns (96.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.505ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612     1.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.969     3.867    design_1_i/lepton_vospi_0/inst/axis_m_rst
    SLICE_X95Y155        FDCE                                         f  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.559    11.727    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[0]/C
                         clock pessimism              0.096    11.823    
                         clock uncertainty           -0.130    11.693    
    SLICE_X95Y155        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.627    design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.760ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.078ns (3.810%)  route 1.969ns (96.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.727ns = ( 11.727 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.505ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612     1.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.969     3.867    design_1_i/lepton_vospi_0/inst/axis_m_rst
    SLICE_X95Y155        FDCE                                         f  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.559    11.727    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y155        FDCE                                         r  design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[1]/C
                         clock pessimism              0.096    11.823    
                         clock uncertainty           -0.130    11.693    
    SLICE_X95Y155        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.627    design_1_i/lepton_vospi_0/inst/FSM_sequential_axis_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.627    
                         arrival time                          -3.867    
  -------------------------------------------------------------------
                         slack                                  7.760    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tlast_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.078ns (3.809%)  route 1.970ns (96.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.505ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612     1.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.970     3.868    design_1_i/lepton_vospi_0/inst/axis_m_rst
    SLICE_X95Y156        FDCE                                         f  design_1_i/lepton_vospi_0/inst/axis_m_tlast_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.562    11.730    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tlast_reg/C
                         clock pessimism              0.096    11.826    
                         clock uncertainty           -0.130    11.696    
    SLICE_X95Y156        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.630    design_1_i/lepton_vospi_0/inst/axis_m_tlast_reg
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tuser_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.078ns (3.809%)  route 1.970ns (96.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.505ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612     1.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.970     3.868    design_1_i/lepton_vospi_0/inst/axis_m_rst
    SLICE_X95Y156        FDCE                                         f  design_1_i/lepton_vospi_0/inst/axis_m_tuser_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.562    11.730    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tuser_reg/C
                         clock pessimism              0.096    11.826    
                         clock uncertainty           -0.130    11.696    
    SLICE_X95Y156        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.630    design_1_i/lepton_vospi_0/inst/axis_m_tuser_reg
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.078ns (3.816%)  route 1.966ns (96.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.505ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612     1.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.966     3.864    design_1_i/lepton_vospi_0/inst/axis_m_rst
    SLICE_X95Y153        FDCE                                         f  design_1_i/lepton_vospi_0/inst/frame_counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.563    11.731    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[0]/C
                         clock pessimism              0.096    11.827    
                         clock uncertainty           -0.130    11.697    
    SLICE_X95Y153        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.631    design_1_i/lepton_vospi_0/inst/frame_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.078ns (3.816%)  route 1.966ns (96.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.505ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612     1.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.966     3.864    design_1_i/lepton_vospi_0/inst/axis_m_rst
    SLICE_X95Y153        FDCE                                         f  design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.563    11.731    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]/C
                         clock pessimism              0.096    11.827    
                         clock uncertainty           -0.130    11.697    
    SLICE_X95Y153        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.631    design_1_i/lepton_vospi_0/inst/frame_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.078ns (3.816%)  route 1.966ns (96.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.505ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612     1.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.966     3.864    design_1_i/lepton_vospi_0/inst/axis_m_rst
    SLICE_X95Y153        FDCE                                         f  design_1_i/lepton_vospi_0/inst/frame_counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.563    11.731    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[2]/C
                         clock pessimism              0.096    11.827    
                         clock uncertainty           -0.130    11.697    
    SLICE_X95Y153        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.631    design_1_i/lepton_vospi_0/inst/frame_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.767ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/frame_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.078ns (3.816%)  route 1.966ns (96.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 11.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.505ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612     1.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.966     3.864    design_1_i/lepton_vospi_0/inst/axis_m_rst
    SLICE_X95Y153        FDCE                                         f  design_1_i/lepton_vospi_0/inst/frame_counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.563    11.731    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X95Y153        FDCE                                         r  design_1_i/lepton_vospi_0/inst/frame_counter_reg[3]/C
                         clock pessimism              0.096    11.827    
                         clock uncertainty           -0.130    11.697    
    SLICE_X95Y153        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    11.631    design_1_i/lepton_vospi_0/inst/frame_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.631    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  7.767    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/axis_m_tvalid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.078ns (3.816%)  route 1.966ns (96.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.505ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612     1.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.966     3.864    design_1_i/lepton_vospi_0/inst/axis_m_rst
    SLICE_X94Y152        FDCE                                         f  design_1_i/lepton_vospi_0/inst/axis_m_tvalid_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.567    11.735    design_1_i/lepton_vospi_0/inst/axis_m_clk
    SLICE_X94Y152        FDCE                                         r  design_1_i/lepton_vospi_0/inst/axis_m_tvalid_reg/C
                         clock pessimism              0.096    11.831    
                         clock uncertainty           -0.130    11.701    
    SLICE_X94Y152        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.635    design_1_i/lepton_vospi_0/inst/axis_m_tvalid_reg
  -------------------------------------------------------------------
                         required time                         11.635    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.641ns  (logic 0.231ns (14.077%)  route 1.410ns (85.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 11.766 - 10.000 ) 
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.800ns (routing 0.561ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.505ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.800     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X99Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y122        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.646     2.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X99Y122        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.885 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.764     3.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X98Y124        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.598    11.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y124        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.163    11.929    
                         clock uncertainty           -0.130    11.799    
    SLICE_X98Y124        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    11.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  8.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.998ns (routing 0.309ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.123ns (routing 0.348ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.998     1.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X96Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y128        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.176 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.098     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X95Y128        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.123     1.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X95Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.115     1.180    
    SLICE_X95Y128        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      0.995ns (routing 0.309ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.125ns (routing 0.348ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.995     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X96Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y127        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.075     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X96Y127        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.125     1.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X96Y127        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.151     1.146    
    SLICE_X96Y127        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.004ns (routing 0.309ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.348ns, distribution 0.799ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.004     1.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y113        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.183 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X98Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.147     1.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.151     1.168    
    SLICE_X98Y112        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.039ns (23.494%)  route 0.127ns (76.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.995ns (routing 0.309ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.348ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.995     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.127     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X98Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.129     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.115     1.186    
    SLICE_X98Y122        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.039ns (23.494%)  route 0.127ns (76.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.995ns (routing 0.309ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.348ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.995     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.127     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X98Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.129     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.115     1.186    
    SLICE_X98Y122        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.039ns (23.494%)  route 0.127ns (76.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.995ns (routing 0.309ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.348ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.995     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X99Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.173 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.127     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X98Y122        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.129     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X98Y122        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.115     1.186    
    SLICE_X98Y122        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.997ns (routing 0.309ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.348ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.997     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y124        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y124        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y123        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.129     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y123        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.146     1.155    
    SLICE_X98Y123        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.997ns (routing 0.309ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.348ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.997     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y124        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y124        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.129     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.146     1.155    
    SLICE_X98Y123        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.997ns (routing 0.309ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.348ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.997     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y124        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y124        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.129     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.146     1.155    
    SLICE_X98Y123        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.997ns (routing 0.309ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.348ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.997     1.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y124        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y124        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.175 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.096     1.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X98Y123        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.129     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X98Y123        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.146     1.155    
    SLICE_X98Y123        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        3.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/PRE
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_pl_1 fall@25.000ns - clk_pl_0 rise@20.000ns)
  Data Path Delay:        2.014ns  (logic 0.078ns (3.873%)  route 1.936ns (96.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.091ns = ( 27.091 - 25.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 21.820 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.171ns, distribution 0.752ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    20.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    20.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    21.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    21.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.936    23.834    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X96Y158        FDPE                                         f  design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 fall edge)
                                                     25.000    25.000 f  
    PS8_X0Y0             PS8                          0.000    25.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    25.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    25.168 f  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.923    27.091    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X96Y158        FDPE                                         r  design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    27.091    
                         clock uncertainty           -0.130    26.961    
    SLICE_X96Y158        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    26.895    design_1_i/lepton_vospi_0/inst/spi_cs_reg_reg
  -------------------------------------------------------------------
                         required time                         26.895    
                         arrival time                         -23.834    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.079ns  (logic 0.078ns (3.752%)  route 2.001ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 52.089 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.921ns (routing 1.171ns, distribution 0.750ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.001    43.899    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X94Y159        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_reg_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.921    52.089    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[12]/C
                         clock pessimism              0.000    52.089    
                         clock uncertainty           -0.130    51.959    
    SLICE_X94Y159        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    51.893    design_1_i/lepton_vospi_0/inst/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         51.893    
                         arrival time                         -43.899    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.079ns  (logic 0.078ns (3.752%)  route 2.001ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 52.089 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.921ns (routing 1.171ns, distribution 0.750ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.001    43.899    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X94Y159        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_reg_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.921    52.089    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[13]/C
                         clock pessimism              0.000    52.089    
                         clock uncertainty           -0.130    51.959    
    SLICE_X94Y159        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    51.893    design_1_i/lepton_vospi_0/inst/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         51.893    
                         arrival time                         -43.899    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_reg_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.079ns  (logic 0.078ns (3.752%)  route 2.001ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 52.089 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.921ns (routing 1.171ns, distribution 0.750ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.001    43.899    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X94Y159        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_reg_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.921    52.089    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[14]/C
                         clock pessimism              0.000    52.089    
                         clock uncertainty           -0.130    51.959    
    SLICE_X94Y159        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    51.893    design_1_i/lepton_vospi_0/inst/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         51.893    
                         arrival time                         -43.899    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.079ns  (logic 0.078ns (3.752%)  route 2.001ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 52.089 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.921ns (routing 1.171ns, distribution 0.750ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.001    43.899    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X94Y159        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_reg_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.921    52.089    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[15]/C
                         clock pessimism              0.000    52.089    
                         clock uncertainty           -0.130    51.959    
    SLICE_X94Y159        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    51.893    design_1_i/lepton_vospi_0/inst/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         51.893    
                         arrival time                         -43.899    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.079ns  (logic 0.078ns (3.752%)  route 2.001ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 52.089 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.921ns (routing 1.171ns, distribution 0.750ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.001    43.899    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X94Y159        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_reg_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.921    52.089    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[4]/C
                         clock pessimism              0.000    52.089    
                         clock uncertainty           -0.130    51.959    
    SLICE_X94Y159        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    51.893    design_1_i/lepton_vospi_0/inst/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         51.893    
                         arrival time                         -43.899    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             7.994ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.079ns  (logic 0.078ns (3.752%)  route 2.001ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 52.089 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.921ns (routing 1.171ns, distribution 0.750ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         2.001    43.899    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X94Y159        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_reg_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.921    52.089    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X94Y159        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_reg_reg[5]/C
                         clock pessimism              0.000    52.089    
                         clock uncertainty           -0.130    51.959    
    SLICE_X94Y159        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    51.893    design_1_i/lepton_vospi_0/inst/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         51.893    
                         arrival time                         -43.899    
  -------------------------------------------------------------------
                         slack                                  7.994    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[18]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.049ns  (logic 0.078ns (3.807%)  route 1.971ns (96.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 52.064 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.896ns (routing 1.171ns, distribution 0.725ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.971    43.869    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X95Y156        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.896    52.064    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[18]/C
                         clock pessimism              0.000    52.064    
                         clock uncertainty           -0.130    51.934    
    SLICE_X95Y156        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    51.868    design_1_i/lepton_vospi_0/inst/shift_count_reg[18]
  -------------------------------------------------------------------
                         required time                         51.868    
                         arrival time                         -43.869    
  -------------------------------------------------------------------
                         slack                                  7.999    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[20]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.049ns  (logic 0.078ns (3.807%)  route 1.971ns (96.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 52.064 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.896ns (routing 1.171ns, distribution 0.725ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.971    43.869    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X95Y156        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.896    52.064    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[20]/C
                         clock pessimism              0.000    52.064    
                         clock uncertainty           -0.130    51.934    
    SLICE_X95Y156        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    51.868    design_1_i/lepton_vospi_0/inst/shift_count_reg[20]
  -------------------------------------------------------------------
                         required time                         51.868    
                         arrival time                         -43.869    
  -------------------------------------------------------------------
                         slack                                  7.999    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@50.000ns - clk_pl_0 rise@40.000ns)
  Data Path Delay:        2.049ns  (logic 0.078ns (3.807%)  route 1.971ns (96.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 52.064 - 50.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 41.820 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.612ns (routing 0.561ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.896ns (routing 1.171ns, distribution 0.725ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180    40.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        1.612    41.820    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    41.898 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         1.971    43.869    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X95Y156        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     50.000    50.000 r  
    PS8_X0Y0             PS8                          0.000    50.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143    50.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    50.168 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.896    52.064    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X95Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[4]/C
                         clock pessimism              0.000    52.064    
                         clock uncertainty           -0.130    51.934    
    SLICE_X95Y156        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    51.868    design_1_i/lepton_vospi_0/inst/shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         51.868    
                         arrival time                         -43.869    
  -------------------------------------------------------------------
                         slack                                  7.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[11]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.039ns (3.764%)  route 0.997ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.997     2.063    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y158        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[11]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X97Y158        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.616    design_1_i/lepton_vospi_0/inst/shift_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[12]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.039ns (3.764%)  route 0.997ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.997     2.063    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y158        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[12]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X97Y158        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.616    design_1_i/lepton_vospi_0/inst/shift_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[17]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.039ns (3.764%)  route 0.997ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.997     2.063    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y158        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[17]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X97Y158        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.616    design_1_i/lepton_vospi_0/inst/shift_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.039ns (3.764%)  route 0.997ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.997     2.063    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y158        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[25]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X97Y158        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.616    design_1_i/lepton_vospi_0/inst/shift_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[27]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.039ns (3.764%)  route 0.997ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.997     2.063    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y158        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[27]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X97Y158        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.616    design_1_i/lepton_vospi_0/inst/shift_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[29]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.039ns (3.764%)  route 0.997ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.997     2.063    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y158        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[29]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[29]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X97Y158        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.616    design_1_i/lepton_vospi_0/inst/shift_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[31]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.039ns (3.764%)  route 0.997ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.775ns, distribution 0.559ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.997     2.063    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y158        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[31]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.334     1.506    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[31]/C
                         clock pessimism              0.000     1.506    
                         clock uncertainty            0.130     1.636    
    SLICE_X97Y158        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.616    design_1_i/lepton_vospi_0/inst/shift_count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[28]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.039ns (3.764%)  route 0.997ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.775ns, distribution 0.555ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.997     2.063    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y158        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[28]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.330     1.502    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[28]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.130     1.632    
    SLICE_X97Y158        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.612    design_1_i/lepton_vospi_0/inst/shift_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/shift_count_reg[30]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.039ns (3.764%)  route 0.997ns (96.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.775ns, distribution 0.555ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.997     2.063    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y158        FDCE                                         f  design_1_i/lepton_vospi_0/inst/shift_count_reg[30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.330     1.502    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y158        FDCE                                         r  design_1_i/lepton_vospi_0/inst/shift_count_reg[30]/C
                         clock pessimism              0.000     1.502    
                         clock uncertainty            0.130     1.632    
    SLICE_X97Y158        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.612    design_1_i/lepton_vospi_0/inst/shift_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/lepton_vospi_0/inst/line_num_reg[6]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.039ns (3.786%)  route 0.991ns (96.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.309ns, distribution 0.579ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.775ns, distribution 0.549ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y77        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=5797, routed)        0.888     1.027    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y182        FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y182        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.066 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=100, routed)         0.991     2.057    design_1_i/lepton_vospi_0/inst/rst
    SLICE_X97Y156        FDCE                                         f  design_1_i/lepton_vospi_0/inst/line_num_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk1_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=122, routed)         1.324     1.496    design_1_i/lepton_vospi_0/inst/clk
    SLICE_X97Y156        FDCE                                         r  design_1_i/lepton_vospi_0/inst/line_num_reg[6]/C
                         clock pessimism              0.000     1.496    
                         clock uncertainty            0.130     1.626    
    SLICE_X97Y156        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.606    design_1_i/lepton_vospi_0/inst/line_num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.203ns (15.093%)  route 1.142ns (84.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 53.179 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.991ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.478     8.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.766    53.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.372    57.551    
                         clock uncertainty           -0.035    57.516    
    SLICE_X100Y135       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    57.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.450    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                 48.495    

Slack (MET) :             48.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.203ns (15.093%)  route 1.142ns (84.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 53.179 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.991ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.478     8.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.766    53.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.372    57.551    
                         clock uncertainty           -0.035    57.516    
    SLICE_X100Y135       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    57.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.450    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                 48.495    

Slack (MET) :             48.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.203ns (15.104%)  route 1.141ns (84.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 53.181 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.991ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.477     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.768    53.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.372    57.553    
                         clock uncertainty           -0.035    57.518    
    SLICE_X100Y135       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.452    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 48.498    

Slack (MET) :             48.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.203ns (15.104%)  route 1.141ns (84.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 53.181 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.991ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.477     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.768    53.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.372    57.553    
                         clock uncertainty           -0.035    57.518    
    SLICE_X100Y135       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    57.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.452    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 48.498    

Slack (MET) :             48.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.203ns (15.104%)  route 1.141ns (84.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 53.181 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.991ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.477     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.768    53.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.372    57.553    
                         clock uncertainty           -0.035    57.518    
    SLICE_X100Y135       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    57.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.452    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 48.498    

Slack (MET) :             48.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.203ns (15.104%)  route 1.141ns (84.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 53.181 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.991ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.477     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.768    53.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.372    57.553    
                         clock uncertainty           -0.035    57.518    
    SLICE_X100Y135       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    57.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.452    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 48.498    

Slack (MET) :             48.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.203ns (15.104%)  route 1.141ns (84.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 53.181 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.991ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.477     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.768    53.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.372    57.553    
                         clock uncertainty           -0.035    57.518    
    SLICE_X100Y135       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    57.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.452    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 48.498    

Slack (MET) :             48.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.203ns (15.104%)  route 1.141ns (84.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 53.181 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.991ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.477     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.768    53.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.372    57.553    
                         clock uncertainty           -0.035    57.518    
    SLICE_X100Y135       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    57.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.452    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 48.498    

Slack (MET) :             48.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.203ns (15.104%)  route 1.141ns (84.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 53.181 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.991ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.477     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.768    53.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.372    57.553    
                         clock uncertainty           -0.035    57.518    
    SLICE_X100Y135       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    57.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.452    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 48.498    

Slack (MET) :             48.498ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.203ns (15.104%)  route 1.141ns (84.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 53.181 - 50.000 ) 
    Source Clock Delay      (SCD):    7.610ns
    Clock Pessimism Removal (CPR):    4.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 1.091ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.991ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.318     5.618    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.646 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.964     7.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.664     8.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X100Y162       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     8.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.477     8.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X100Y135       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.924    51.389    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.768    53.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X100Y135       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.372    57.553    
                         clock uncertainty           -0.035    57.518    
    SLICE_X100Y135       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    57.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.452    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                 48.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.480ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.164ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.673ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X99Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.236     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X99Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -4.164     2.316    
    SLICE_X99Y120        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.476ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.164ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.673ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X99Y120        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     6.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X99Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -4.164     2.312    
    SLICE_X99Y120        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.476ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.164ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.673ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X99Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     6.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X99Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -4.164     2.312    
    SLICE_X99Y120        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.476ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.164ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.673ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X99Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     6.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X99Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -4.164     2.312    
    SLICE_X99Y120        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.476ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.164ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.673ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.101     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X99Y120        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.232     6.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X99Y120        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -4.164     2.312    
    SLICE_X99Y120        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.448ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    4.190ns
  Clock Net Delay (Source):      1.052ns (routing 0.598ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.673ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.052     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y110        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.204     6.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X98Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.190     2.258    
    SLICE_X98Y110        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.451ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.138ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.673ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.122     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X99Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.207     6.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X99Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.138     2.313    
    SLICE_X99Y119        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.451ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.138ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.673ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.122     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X99Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.207     6.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X99Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.138     2.313    
    SLICE_X99Y119        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.451ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.138ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.673ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.122     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X99Y119        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.207     6.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X99Y119        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.138     2.313    
    SLICE_X99Y119        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.451ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    4.138ns
  Clock Net Delay (Source):      1.085ns (routing 0.598ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.207ns (routing 0.673ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.699     1.164    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.085     2.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y120        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.122     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X99Y119        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.925     5.225    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         1.207     6.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X99Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.138     2.313    
    SLICE_X99Y119        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.134    





