Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Aug 22 06:12:20 2017
| Host         : HSP_DT002 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file mySystem_wrapper_utilization_placed.rpt -pb mySystem_wrapper_utilization_placed.pb
| Design       : mySystem_wrapper
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 8930 |     0 |    242400 |  3.68 |
|   LUT as Logic             | 6588 |     0 |    242400 |  2.72 |
|   LUT as Memory            | 2342 |     0 |    112800 |  2.08 |
|     LUT as Distributed RAM | 1312 |     0 |           |       |
|     LUT as Shift Register  | 1030 |     0 |           |       |
| CLB Registers              | 9672 |     0 |    484800 |  2.00 |
|   Register as Flip Flop    | 9672 |     0 |    484800 |  2.00 |
|   Register as Latch        |    0 |     0 |    484800 |  0.00 |
| CARRY8                     |  192 |     0 |     30300 |  0.63 |
| F7 Muxes                   |  299 |     0 |    121200 |  0.25 |
| F8 Muxes                   |   73 |     0 |     60600 |  0.12 |
| F9 Muxes                   |    0 |     0 |     30300 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 70    |          Yes |           - |          Set |
| 864   |          Yes |           - |        Reset |
| 186   |          Yes |         Set |            - |
| 8552  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+------------------------------------------+------+-------+-----------+-------+
|                 Site Type                | Used | Fixed | Available | Util% |
+------------------------------------------+------+-------+-----------+-------+
| CLB                                      | 1826 |     0 |     30300 |  6.03 |
|   CLBL                                   | 1305 |     0 |           |       |
|   CLBM                                   |  521 |     0 |           |       |
| LUT as Logic                             | 6588 |     0 |    242400 |  2.72 |
|   using O5 output only                   |  186 |       |           |       |
|   using O6 output only                   | 5461 |       |           |       |
|   using O5 and O6                        |  941 |       |           |       |
| LUT as Memory                            | 2342 |     0 |    112800 |  2.08 |
|   LUT as Distributed RAM                 | 1312 |     0 |           |       |
|     using O5 output only                 |    0 |       |           |       |
|     using O6 output only                 | 1280 |       |           |       |
|     using O5 and O6                      |   32 |       |           |       |
|   LUT as Shift Register                  | 1030 |     0 |           |       |
|     using O5 output only                 |    0 |       |           |       |
|     using O6 output only                 |   86 |       |           |       |
|     using O5 and O6                      |  944 |       |           |       |
| LUT Flip Flop Pairs                      | 3618 |     0 |    242400 |  1.49 |
|   fully used LUT-FF pairs                |  438 |       |           |       |
|   LUT-FF pairs with one unused LUT       | 3109 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop | 2655 |       |           |       |
| Unique Control Sets                      |  374 |       |           |       |
+------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   14 |     0 |       600 |  2.33 |
|   RAMB36/FIFO*    |   14 |     0 |       600 |  2.33 |
|     RAMB36E2 only |   14 |       |           |       |
|   RAMB18          |    0 |     0 |      1200 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1920 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   17 |    17 |       520 |  3.27 |
| HPIOB            |    8 |     8 |       416 |  1.92 |
|   INPUT          |    4 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HRIO             |    9 |     9 |       104 |  8.65 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    8 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    2 |     2 |       192 |  1.04 |
|   DIFFINBUF      |    2 |     2 |           |       |
| HPIOBDIFFOUTBUF  |    2 |     2 |       192 |  1.04 |
|   OBUFDS         |    2 |     2 |           |       |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       520 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |        40 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       480 |  1.04 |
|   BUFGCE             |    4 |     0 |       240 |  1.67 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    1 |     0 |       120 |  0.83 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    1 |     0 |        20 |  5.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    8 |     8 |        20 | 40.00 |
| GTHE3_COMMON    |    2 |     0 |         5 | 40.00 |
| IBUFDS_GTE3     |    1 |     1 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 8552 |            Register |
| LUT6          | 3693 |                 CLB |
| LUT4          | 1334 |                 CLB |
| RAMD64E       | 1280 |                 CLB |
| SRL16E        | 1202 |                 CLB |
| LUT2          |  947 |                 CLB |
| FDCE          |  864 |            Register |
| LUT5          |  812 |                 CLB |
| SRLC32E       |  770 |                 CLB |
| LUT3          |  595 |                 CLB |
| MUXF7         |  299 |                 CLB |
| CARRY8        |  192 |                 CLB |
| FDSE          |  186 |            Register |
| LUT1          |  148 |                 CLB |
| MUXF8         |   73 |                 CLB |
| FDPE          |   70 |            Register |
| RAMD32        |   56 |                 CLB |
| RAMB36E2      |   14 |           Block Ram |
| RAMS32        |    8 |                 CLB |
| OBUF          |    8 |                 I/O |
| GTHE3_CHANNEL |    8 |            Advanced |
| BUFGCE        |    4 |               Clock |
| IBUFCTRL      |    3 |              Others |
| SRLC16E       |    2 |                 CLB |
| OBUFDS        |    2 |                 I/O |
| GTHE3_COMMON  |    2 |            Advanced |
| DIFFINBUF     |    2 |                 I/O |
| PLLE3_ADV     |    1 |               Clock |
| INBUF         |    1 |                 I/O |
| IBUFDS_GTE3   |    1 |            Advanced |
| BUFG_GT_SYNC  |    1 |               Clock |
| BUFG_GT       |    1 |               Clock |
| BSCANE2       |    1 |       Configuration |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| u_ila_0_CV |    1 |
| dbg_hub_CV |    1 |
+------------+------+


