{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480432600787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480432600788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 20:46:40 2016 " "Processing started: Tue Nov 29 20:46:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480432600788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432600788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC2 -c RISC2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC2 -c RISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432600788 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1480432601167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480432601242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataHazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataHazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Hazard_Detector-behavioural " "Found design unit 1: Data_Hazard_Detector-behavioural" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614699 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Hazard_Detector " "Found entity 1: Data_Hazard_Detector" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-Behave " "Found design unit 1: flipFlop-Behave" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC2/flipFlop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614700 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "/home/virtualgod/Altera/RISC2/flipFlop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file finalComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalComponents " "Found design unit 1: finalComponents" {  } { { "finalComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC2/finalComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regRead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regRead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regRead-behaviour " "Found design unit 1: regRead-behaviour" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614701 ""} { "Info" "ISGN_ENTITY_NAME" "1 regRead " "Found entity 1: regRead" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataRegister-Behave " "Found design unit 1: dataRegister-Behave" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614701 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataRegister " "Found entity 1: dataRegister" {  } { { "dataRegister.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrMemory-Behave " "Found design unit 1: instrMemory-Behave" {  } { { "instrMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/instrMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614702 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMemory " "Found entity 1: instrMemory" {  } { { "instrMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/instrMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute-behaviour " "Found design unit 1: execute-behaviour" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614702 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behave " "Found design unit 1: alu-Behave" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC2/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614703 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/virtualgod/Altera/RISC2/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memPackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file memPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_package " "Found design unit 1: mem_package" {  } { { "memPackage.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memPackage.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathComponents.vhd 1 0 " "Found 1 design units, including 0 entities, in source file datapathComponents.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathComponents " "Found design unit 1: datapathComponents" {  } { { "datapathComponents.vhd" "" { Text "/home/virtualgod/Altera/RISC2/datapathComponents.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regWrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regWrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWrite-behaviour " "Found design unit 1: regWrite-behaviour" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614704 ""} { "Info" "ISGN_ENTITY_NAME" "1 regWrite " "Found entity 1: regWrite" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memAccess-behaviour " "Found design unit 1: memAccess-behaviour" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614705 ""} { "Info" "ISGN_ENTITY_NAME" "1 memAccess " "Found entity 1: memAccess" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-behaviour " "Found design unit 1: fetch-behaviour" {  } { { "fetch.vhd" "" { Text "/home/virtualgod/Altera/RISC2/fetch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614705 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "/home/virtualgod/Altera/RISC2/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE-behave " "Found design unit 1: PE-behave" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC2/PE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614706 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "PE.vhd" "" { Text "/home/virtualgod/Altera/RISC2/PE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-behaviour " "Found design unit 1: decode-behaviour" {  } { { "decode.vhd" "" { Text "/home/virtualgod/Altera/RISC2/decode.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614706 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/home/virtualgod/Altera/RISC2/decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-Behave " "Found design unit 1: dataMemory-Behave" {  } { { "dataMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614707 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Behave " "Found design unit 1: Comparator-Behave" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC2/Comparator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "/home/virtualgod/Altera/RISC2/Comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath_RISC2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataPath_RISC2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath_RISC-Build " "Found design unit 1: DataPath_RISC-Build" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614708 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_RISC " "Found entity 1: Datapath_RISC" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFile-Behave " "Found design unit 1: regFile-Behave" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614709 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISC2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RISC2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC2-Struct " "Found design unit 1: RISC2-Struct" {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614710 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC2 " "Found entity 1: RISC2" {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlHazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlHazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlHazard-Behave " "Found design unit 1: controlHazard-Behave" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614710 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlHazard " "Found entity 1: controlHazard" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432614710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC2 " "Elaborating entity \"RISC2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480432614771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_RISC Datapath_RISC:dp " "Elaborating entity \"Datapath_RISC\" for hierarchy \"Datapath_RISC:dp\"" {  } { { "RISC2.vhd" "dp" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614790 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[0\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[0\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614820 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[1\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[1\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614820 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[2\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[2\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614820 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[3\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[3\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614820 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[4\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[4\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614820 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[5\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[5\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614820 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[6\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[6\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[7\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[7\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[8\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[8\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[9\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[9\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[10\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[10\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[11\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[11\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[12\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[12\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[13\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[13\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[14\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[14\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_RE_in\[15\] DataPath_RISC2.vhd(151) " "Inferred latch for \"T2_RE_in\[15\]\" at DataPath_RISC2.vhd(151)" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432614821 "|RISC2|Datapath_RISC:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop Datapath_RISC:dp\|flipFlop:ncdr " "Elaborating entity \"flipFlop\" for hierarchy \"Datapath_RISC:dp\|flipFlop:ncdr\"" {  } { { "DataPath_RISC2.vhd" "ncdr" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE Datapath_RISC:dp\|PE:pr1_enc " "Elaborating entity \"PE\" for hierarchy \"Datapath_RISC:dp\|PE:pr1_enc\"" {  } { { "DataPath_RISC2.vhd" "pr1_enc" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataRegister Datapath_RISC:dp\|dataRegister:pc_fd " "Elaborating entity \"dataRegister\" for hierarchy \"Datapath_RISC:dp\|dataRegister:pc_fd\"" {  } { { "DataPath_RISC2.vhd" "pc_fd" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath_RISC:dp\|alu:incrementer1 " "Elaborating entity \"alu\" for hierarchy \"Datapath_RISC:dp\|alu:incrementer1\"" {  } { { "DataPath_RISC2.vhd" "incrementer1" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMemory Datapath_RISC:dp\|instrMemory:instr_mem " "Elaborating entity \"instrMemory\" for hierarchy \"Datapath_RISC:dp\|instrMemory:instr_mem\"" {  } { { "DataPath_RISC2.vhd" "instr_mem" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile Datapath_RISC:dp\|regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"Datapath_RISC:dp\|regFile:rf\"" {  } { { "DataPath_RISC2.vhd" "rf" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614875 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 regFile.vhd(29) " "VHDL Process Statement warning at regFile.vhd(29): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regFile.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regFile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614876 "|RISC2|Datapath_RISC:dp|regFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Datapath_RISC:dp\|Comparator:comp1 " "Elaborating entity \"Comparator\" for hierarchy \"Datapath_RISC:dp\|Comparator:comp1\"" {  } { { "DataPath_RISC2.vhd" "comp1" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory Datapath_RISC:dp\|dataMemory:data_mem " "Elaborating entity \"dataMemory\" for hierarchy \"Datapath_RISC:dp\|dataMemory:data_mem\"" {  } { { "DataPath_RISC2.vhd" "data_mem" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:f " "Elaborating entity \"fetch\" for hierarchy \"fetch:f\"" {  } { { "RISC2.vhd" "f" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:d " "Elaborating entity \"decode\" for hierarchy \"decode:d\"" {  } { { "RISC2.vhd" "d" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regRead regRead:r " "Elaborating entity \"regRead\" for hierarchy \"regRead:r\"" {  } { { "RISC2.vhd" "r" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614914 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_DR regRead.vhd(37) " "VHDL Process Statement warning at regRead.vhd(37): signal \"NC_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614914 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(40) " "VHDL Process Statement warning at regRead.vhd(40): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614914 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(48) " "VHDL Process Statement warning at regRead.vhd(48): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614914 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(59) " "VHDL Process Statement warning at regRead.vhd(59): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614915 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(61) " "VHDL Process Statement warning at regRead.vhd(61): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614915 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(64) " "VHDL Process Statement warning at regRead.vhd(64): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614915 "|RISC2|regRead:r"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_DR regRead.vhd(66) " "VHDL Process Statement warning at regRead.vhd(66): signal \"IR_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regRead.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regRead.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614915 "|RISC2|regRead:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:e " "Elaborating entity \"execute\" for hierarchy \"execute:e\"" {  } { { "RISC2.vhd" "e" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE execute.vhd(42) " "VHDL Process Statement warning at execute.vhd(42): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(43) " "VHDL Process Statement warning at execute.vhd(43): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(52) " "VHDL Process Statement warning at execute.vhd(52): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_A execute.vhd(59) " "VHDL Process Statement warning at execute.vhd(59): signal \"PE2_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(72) " "VHDL Process Statement warning at execute.vhd(72): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(79) " "VHDL Process Statement warning at execute.vhd(79): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(86) " "VHDL Process Statement warning at execute.vhd(86): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(93) " "VHDL Process Statement warning at execute.vhd(93): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(99) " "VHDL Process Statement warning at execute.vhd(99): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(105) " "VHDL Process Statement warning at execute.vhd(105): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(112) " "VHDL Process Statement warning at execute.vhd(112): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(116) " "VHDL Process Statement warning at execute.vhd(116): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614919 "|RISC2|execute:e"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE execute.vhd(120) " "VHDL Process Statement warning at execute.vhd(120): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "execute.vhd" "" { Text "/home/virtualgod/Altera/RISC2/execute.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614920 "|RISC2|execute:e"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memAccess memAccess:m " "Elaborating entity \"memAccess\" for hierarchy \"memAccess:m\"" {  } { { "RISC2.vhd" "m" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614924 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM memAccess.vhd(37) " "VHDL Process Statement warning at memAccess.vhd(37): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614925 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(38) " "VHDL Process Statement warning at memAccess.vhd(38): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614925 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(48) " "VHDL Process Statement warning at memAccess.vhd(48): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614925 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(56) " "VHDL Process Statement warning at memAccess.vhd(56): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614925 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(68) " "VHDL Process Statement warning at memAccess.vhd(68): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614925 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(75) " "VHDL Process Statement warning at memAccess.vhd(75): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614925 "|RISC2|memAccess:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM memAccess.vhd(87) " "VHDL Process Statement warning at memAccess.vhd(87): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memAccess.vhd" "" { Text "/home/virtualgod/Altera/RISC2/memAccess.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614925 "|RISC2|memAccess:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regWrite regWrite:w " "Elaborating entity \"regWrite\" for hierarchy \"regWrite:w\"" {  } { { "RISC2.vhd" "w" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614929 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW regWrite.vhd(30) " "VHDL Process Statement warning at regWrite.vhd(30): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614929 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(31) " "VHDL Process Statement warning at regWrite.vhd(31): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614929 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(42) " "VHDL Process Statement warning at regWrite.vhd(42): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614930 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(48) " "VHDL Process Statement warning at regWrite.vhd(48): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614930 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(54) " "VHDL Process Statement warning at regWrite.vhd(54): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614930 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(60) " "VHDL Process Statement warning at regWrite.vhd(60): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614930 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(66) " "VHDL Process Statement warning at regWrite.vhd(66): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614930 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(72) " "VHDL Process Statement warning at regWrite.vhd(72): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614930 "|RISC2|regWrite:w"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW regWrite.vhd(85) " "VHDL Process Statement warning at regWrite.vhd(85): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regWrite.vhd" "" { Text "/home/virtualgod/Altera/RISC2/regWrite.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614930 "|RISC2|regWrite:w"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlHazard controlHazard:ch " "Elaborating entity \"controlHazard\" for hierarchy \"controlHazard:ch\"" {  } { { "RISC2.vhd" "ch" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614933 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM controlHazard.vhd(26) " "VHDL Process Statement warning at controlHazard.vhd(26): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614934 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM_out controlHazard.vhd(26) " "VHDL Process Statement warning at controlHazard.vhd(26): signal \"NC_EM_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_EM controlHazard.vhd(27) " "VHDL Process Statement warning at controlHazard.vhd(27): signal \"IR_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_EM controlHazard.vhd(28) " "VHDL Process Statement warning at controlHazard.vhd(28): signal \"PC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE_out controlHazard.vhd(38) " "VHDL Process Statement warning at controlHazard.vhd(38): signal \"NC_RE_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(39) " "VHDL Process Statement warning at controlHazard.vhd(39): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(40) " "VHDL Process Statement warning at controlHazard.vhd(40): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(41) " "VHDL Process Statement warning at controlHazard.vhd(41): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(46) " "VHDL Process Statement warning at controlHazard.vhd(46): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(47) " "VHDL Process Statement warning at controlHazard.vhd(47): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(53) " "VHDL Process Statement warning at controlHazard.vhd(53): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614935 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(60) " "VHDL Process Statement warning at controlHazard.vhd(60): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(61) " "VHDL Process Statement warning at controlHazard.vhd(61): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(67) " "VHDL Process Statement warning at controlHazard.vhd(67): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4_RE controlHazard.vhd(68) " "VHDL Process Statement warning at controlHazard.vhd(68): signal \"T4_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(68) " "VHDL Process Statement warning at controlHazard.vhd(68): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(75) " "VHDL Process Statement warning at controlHazard.vhd(75): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(76) " "VHDL Process Statement warning at controlHazard.vhd(76): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_RE controlHazard.vhd(82) " "VHDL Process Statement warning at controlHazard.vhd(82): signal \"IR_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_RE controlHazard.vhd(83) " "VHDL Process Statement warning at controlHazard.vhd(83): signal \"T1_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(83) " "VHDL Process Statement warning at controlHazard.vhd(83): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614936 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_MW controlHazard.vhd(92) " "VHDL Process Statement warning at controlHazard.vhd(92): signal \"IR_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614937 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW controlHazard.vhd(92) " "VHDL Process Statement warning at controlHazard.vhd(92): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614937 "|RISC2|controlHazard:ch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_RE controlHazard.vhd(93) " "VHDL Process Statement warning at controlHazard.vhd(93): signal \"PC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/controlHazard.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614937 "|RISC2|controlHazard:ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Hazard_Detector Data_Hazard_Detector:dh " "Elaborating entity \"Data_Hazard_Detector\" for hierarchy \"Data_Hazard_Detector:dh\"" {  } { { "RISC2.vhd" "dh" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432614944 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE_out dataHazard.vhd(28) " "VHDL Process Statement warning at dataHazard.vhd(28): signal \"NC_RE_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614945 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_OLD1 dataHazard.vhd(29) " "VHDL Process Statement warning at dataHazard.vhd(29): signal \"IR_OLD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614945 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_OLD1 dataHazard.vhd(30) " "VHDL Process Statement warning at dataHazard.vhd(30): signal \"IR_OLD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614946 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_OLD1 dataHazard.vhd(32) " "VHDL Process Statement warning at dataHazard.vhd(32): signal \"IR_OLD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614946 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE_out dataHazard.vhd(37) " "VHDL Process Statement warning at dataHazard.vhd(37): signal \"NC_RE_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614946 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_DR dataHazard.vhd(64) " "VHDL Process Statement warning at dataHazard.vhd(64): signal \"NC_DR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614946 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(68) " "VHDL Process Statement warning at dataHazard.vhd(68): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614946 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(74) " "VHDL Process Statement warning at dataHazard.vhd(74): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614946 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(82) " "VHDL Process Statement warning at dataHazard.vhd(82): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614946 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(88) " "VHDL Process Statement warning at dataHazard.vhd(88): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614946 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(96) " "VHDL Process Statement warning at dataHazard.vhd(96): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614947 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(102) " "VHDL Process Statement warning at dataHazard.vhd(102): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614947 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(111) " "VHDL Process Statement warning at dataHazard.vhd(111): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614947 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(117) " "VHDL Process Statement warning at dataHazard.vhd(117): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614947 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(125) " "VHDL Process Statement warning at dataHazard.vhd(125): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614947 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(131) " "VHDL Process Statement warning at dataHazard.vhd(131): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614947 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(139) " "VHDL Process Statement warning at dataHazard.vhd(139): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614947 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(145) " "VHDL Process Statement warning at dataHazard.vhd(145): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614948 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(154) " "VHDL Process Statement warning at dataHazard.vhd(154): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614948 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(165) " "VHDL Process Statement warning at dataHazard.vhd(165): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614948 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(178) " "VHDL Process Statement warning at dataHazard.vhd(178): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614948 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(184) " "VHDL Process Statement warning at dataHazard.vhd(184): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614948 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(192) " "VHDL Process Statement warning at dataHazard.vhd(192): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614949 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(198) " "VHDL Process Statement warning at dataHazard.vhd(198): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614949 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(207) " "VHDL Process Statement warning at dataHazard.vhd(207): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614949 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(213) " "VHDL Process Statement warning at dataHazard.vhd(213): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614949 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(221) " "VHDL Process Statement warning at dataHazard.vhd(221): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614949 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(227) " "VHDL Process Statement warning at dataHazard.vhd(227): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614949 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(235) " "VHDL Process Statement warning at dataHazard.vhd(235): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614950 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(241) " "VHDL Process Statement warning at dataHazard.vhd(241): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614950 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(252) " "VHDL Process Statement warning at dataHazard.vhd(252): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614950 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(259) " "VHDL Process Statement warning at dataHazard.vhd(259): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614951 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(266) " "VHDL Process Statement warning at dataHazard.vhd(266): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614951 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(273) " "VHDL Process Statement warning at dataHazard.vhd(273): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614951 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(280) " "VHDL Process Statement warning at dataHazard.vhd(280): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614951 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(287) " "VHDL Process Statement warning at dataHazard.vhd(287): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614952 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(294) " "VHDL Process Statement warning at dataHazard.vhd(294): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614952 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(307) " "VHDL Process Statement warning at dataHazard.vhd(307): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614952 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(314) " "VHDL Process Statement warning at dataHazard.vhd(314): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614952 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(321) " "VHDL Process Statement warning at dataHazard.vhd(321): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614953 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(328) " "VHDL Process Statement warning at dataHazard.vhd(328): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614953 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(335) " "VHDL Process Statement warning at dataHazard.vhd(335): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614953 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(345) " "VHDL Process Statement warning at dataHazard.vhd(345): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614954 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(352) " "VHDL Process Statement warning at dataHazard.vhd(352): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614954 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(359) " "VHDL Process Statement warning at dataHazard.vhd(359): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614954 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(366) " "VHDL Process Statement warning at dataHazard.vhd(366): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614954 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(373) " "VHDL Process Statement warning at dataHazard.vhd(373): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614955 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(380) " "VHDL Process Statement warning at dataHazard.vhd(380): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614955 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(387) " "VHDL Process Statement warning at dataHazard.vhd(387): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614955 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(400) " "VHDL Process Statement warning at dataHazard.vhd(400): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614955 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(407) " "VHDL Process Statement warning at dataHazard.vhd(407): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614956 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(414) " "VHDL Process Statement warning at dataHazard.vhd(414): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614956 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(421) " "VHDL Process Statement warning at dataHazard.vhd(421): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614956 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(428) " "VHDL Process Statement warning at dataHazard.vhd(428): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614956 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(438) " "VHDL Process Statement warning at dataHazard.vhd(438): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614957 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(443) " "VHDL Process Statement warning at dataHazard.vhd(443): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614957 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(450) " "VHDL Process Statement warning at dataHazard.vhd(450): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614957 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(455) " "VHDL Process Statement warning at dataHazard.vhd(455): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 455 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614958 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(462) " "VHDL Process Statement warning at dataHazard.vhd(462): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614958 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(467) " "VHDL Process Statement warning at dataHazard.vhd(467): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614958 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(474) " "VHDL Process Statement warning at dataHazard.vhd(474): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614958 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(479) " "VHDL Process Statement warning at dataHazard.vhd(479): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614959 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(486) " "VHDL Process Statement warning at dataHazard.vhd(486): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614959 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(491) " "VHDL Process Statement warning at dataHazard.vhd(491): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614959 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(498) " "VHDL Process Statement warning at dataHazard.vhd(498): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614960 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(503) " "VHDL Process Statement warning at dataHazard.vhd(503): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614960 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(510) " "VHDL Process Statement warning at dataHazard.vhd(510): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614960 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(521) " "VHDL Process Statement warning at dataHazard.vhd(521): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614961 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(534) " "VHDL Process Statement warning at dataHazard.vhd(534): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614961 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(539) " "VHDL Process Statement warning at dataHazard.vhd(539): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614961 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(546) " "VHDL Process Statement warning at dataHazard.vhd(546): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614962 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(551) " "VHDL Process Statement warning at dataHazard.vhd(551): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614962 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(558) " "VHDL Process Statement warning at dataHazard.vhd(558): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614962 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(563) " "VHDL Process Statement warning at dataHazard.vhd(563): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614963 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(570) " "VHDL Process Statement warning at dataHazard.vhd(570): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614963 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(575) " "VHDL Process Statement warning at dataHazard.vhd(575): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614963 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(582) " "VHDL Process Statement warning at dataHazard.vhd(582): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614964 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(587) " "VHDL Process Statement warning at dataHazard.vhd(587): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614964 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(597) " "VHDL Process Statement warning at dataHazard.vhd(597): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614965 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(604) " "VHDL Process Statement warning at dataHazard.vhd(604): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614965 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(611) " "VHDL Process Statement warning at dataHazard.vhd(611): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614966 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(618) " "VHDL Process Statement warning at dataHazard.vhd(618): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614966 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(625) " "VHDL Process Statement warning at dataHazard.vhd(625): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614966 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(632) " "VHDL Process Statement warning at dataHazard.vhd(632): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614967 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(639) " "VHDL Process Statement warning at dataHazard.vhd(639): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 639 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614967 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(652) " "VHDL Process Statement warning at dataHazard.vhd(652): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614968 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(659) " "VHDL Process Statement warning at dataHazard.vhd(659): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 659 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614968 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_RE dataHazard.vhd(666) " "VHDL Process Statement warning at dataHazard.vhd(666): signal \"NC_RE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614969 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(673) " "VHDL Process Statement warning at dataHazard.vhd(673): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 673 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614969 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(680) " "VHDL Process Statement warning at dataHazard.vhd(680): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614969 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_A dataHazard.vhd(690) " "VHDL Process Statement warning at dataHazard.vhd(690): signal \"PE2_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614970 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(690) " "VHDL Process Statement warning at dataHazard.vhd(690): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614970 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_A dataHazard.vhd(697) " "VHDL Process Statement warning at dataHazard.vhd(697): signal \"PE2_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614970 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(697) " "VHDL Process Statement warning at dataHazard.vhd(697): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614970 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_A dataHazard.vhd(704) " "VHDL Process Statement warning at dataHazard.vhd(704): signal \"PE2_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 704 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(704) " "VHDL Process Statement warning at dataHazard.vhd(704): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 704 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_A dataHazard.vhd(711) " "VHDL Process Statement warning at dataHazard.vhd(711): signal \"PE2_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 711 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(711) " "VHDL Process Statement warning at dataHazard.vhd(711): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 711 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_A dataHazard.vhd(718) " "VHDL Process Statement warning at dataHazard.vhd(718): signal \"PE2_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(718) " "VHDL Process Statement warning at dataHazard.vhd(718): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_A dataHazard.vhd(725) " "VHDL Process Statement warning at dataHazard.vhd(725): signal \"PE2_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 725 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(725) " "VHDL Process Statement warning at dataHazard.vhd(725): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 725 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_A dataHazard.vhd(732) " "VHDL Process Statement warning at dataHazard.vhd(732): signal \"PE2_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 732 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_EM dataHazard.vhd(732) " "VHDL Process Statement warning at dataHazard.vhd(732): signal \"NC_EM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 732 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE2_A dataHazard.vhd(739) " "VHDL Process Statement warning at dataHazard.vhd(739): signal \"PE2_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614971 "|RISC2|Data_Hazard_Detector:dh"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NC_MW dataHazard.vhd(739) " "VHDL Process Statement warning at dataHazard.vhd(739): signal \"NC_MW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataHazard.vhd" "" { Text "/home/virtualgod/Altera/RISC2/dataHazard.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480432614972 "|RISC2|Data_Hazard_Detector:dh"}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1480432615119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c424 " "Found entity 1: altsyncram_c424" {  } { { "db/altsyncram_c424.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/altsyncram_c424.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432616357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432616357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432616562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432616562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432616619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432616619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ii " "Found entity 1: cntr_7ii" {  } { { "db/cntr_7ii.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/cntr_7ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432616700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432616700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432616744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432616744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432616802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432616802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432616877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432616877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432616921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432616921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432616977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432616977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/virtualgod/Altera/RISC2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432617018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432617018 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432617372 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1480432617453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.11.29.20:47:03 Progress: Loading sld95350957/alt_sld_fab_wrapper_hw.tcl " "2016.11.29.20:47:03 Progress: Loading sld95350957/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432623730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432626826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432627085 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432627846 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432627894 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432627933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432627998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432628002 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432628003 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1480432628686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld95350957/alt_sld_fab.v" "" { Text "/home/virtualgod/Altera/RISC2/db/ip/sld95350957/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432628855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432628855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432628897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432628897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432628898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432628898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432628923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432628923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432628973 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432628973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432628973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/virtualgod/Altera/RISC2/db/ip/sld95350957/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480432628999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432628999 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath_RISC:dp\|dataMemory:data_mem\|ram " "RAM logic \"Datapath_RISC:dp\|dataMemory:data_mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "dataMemory.vhd" "ram" { Text "/home/virtualgod/Altera/RISC2/dataMemory.vhd" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480432630409 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath_RISC:dp\|instrMemory:instr_mem\|ram " "RAM logic \"Datapath_RISC:dp\|instrMemory:instr_mem\|ram\" is uninferred due to asynchronous read logic" {  } { { "instrMemory.vhd" "ram" { Text "/home/virtualgod/Altera/RISC2/instrMemory.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480432630409 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1480432630409 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[6\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[6\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[15\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[15\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[14\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[14\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[13\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[13\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[12\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[12\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[11\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[11\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[10\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[10\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[9\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[9\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[8\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[8\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[7\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[7\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630870 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[5\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[5\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[4\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[4\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[3\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[3\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[2\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[2\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[1\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[1\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630871 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Datapath_RISC:dp\|T2_RE_in\[0\] " "LATCH primitive \"Datapath_RISC:dp\|T2_RE_in\[0\]\" is permanently enabled" {  } { { "DataPath_RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd" 151 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480432630871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432639932 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1480432644896 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1480432644896 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432645636 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1480432647412 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1480432647412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432647553 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 307 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 307 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1480432649185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480432649451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480432649451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11499 " "Implemented 11499 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480432650475 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480432650475 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11354 " "Implemented 11354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480432650475 ""} { "Info" "ICUT_CUT_TM_RAMS" "137 " "Implemented 137 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480432650475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480432650475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1332 " "Peak virtual memory: 1332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480432650549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 20:47:30 2016 " "Processing ended: Tue Nov 29 20:47:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480432650549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480432650549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480432650549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480432650549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1480432666325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480432666326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 20:47:46 2016 " "Processing started: Tue Nov 29 20:47:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480432666326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1480432666326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off RISC2 -c RISC2 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off RISC2 -c RISC2 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1480432666326 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1480432666610 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1480432666767 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1480432666807 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 307 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 307 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1480432666954 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1480432666960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480432667208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1480432667208 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1480432667600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11499 " "Implemented 11499 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480432667812 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480432667812 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11354 " "Implemented 11354 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480432667812 ""} { "Info" "ICUT_CUT_TM_RAMS" "137 " "Implemented 137 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480432667812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1480432667812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1404 " "Peak virtual memory: 1404 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480432668333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 20:47:48 2016 " "Processing ended: Tue Nov 29 20:47:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480432668333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480432668333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480432668333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1480432668333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480432675051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480432675051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 20:47:54 2016 " "Processing started: Tue Nov 29 20:47:54 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480432675051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480432675051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC2 -c RISC2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC2 -c RISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480432675051 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480432675109 ""}
{ "Info" "0" "" "Project  = RISC2" {  } {  } 0 0 "Project  = RISC2" 0 0 "Fitter" 0 0 1480432675110 ""}
{ "Info" "0" "" "Revision = RISC2" {  } {  } 0 0 "Revision = RISC2" 0 0 "Fitter" 0 0 1480432675110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480432675379 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"RISC2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480432675438 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480432675476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480432675476 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480432675767 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480432675774 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480432675979 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480432675979 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480432675979 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480432675979 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 18078 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480432676009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 18080 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480432676009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 18082 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480432676009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 18084 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480432676009 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/virtualgod/Altera/15.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 18086 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480432676009 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480432676009 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480432676015 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480432676569 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1480432678339 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1480432678339 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1480432678339 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1480432678339 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC2.out.sdc " "Reading SDC File: 'RISC2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480432678406 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath_RISC:dp\|dataRegister:irre\|Dout\[15\] clk " "Register Datapath_RISC:dp\|dataRegister:irre\|Dout\[15\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1480432678437 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1480432678437 "|RISC2|clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk1 " "Virtual clock clk1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1480432678534 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1480432678535 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1480432678535 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1480432678535 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1480432678535 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480432678536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480432678536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480432678536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         clk1 " "  20.000         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480432678536 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1480432678536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480432680245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "x~0 " "Destination node x~0" {  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 8017 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480432680245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480432680245 ""}  } { { "RISC2.vhd" "" { Text "/home/virtualgod/Altera/RISC2/RISC2.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 18065 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480432680245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480432680245 ""}  } { { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 9938 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480432680245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480432680245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 13972 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480432680245 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 10629 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480432680245 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480432680245 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 0 { 0 ""} 0 12175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480432680245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480432681986 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480432682011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480432682013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480432682048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480432682102 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480432682151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480432682151 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480432682180 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480432682543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1480432682571 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480432682571 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480432683346 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1480432683368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480432685579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480432689419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480432689935 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480432694356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480432694356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480432696229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "/home/virtualgod/Altera/RISC2/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1480432704498 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480432704498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1480432706058 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1480432706058 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480432706058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480432706059 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.13 " "Total time spent on timing analysis during the Fitter is 3.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480432706474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480432706655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480432708636 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480432708711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480432710646 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480432713326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1507 " "Peak virtual memory: 1507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480432717828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 20:48:37 2016 " "Processing ended: Tue Nov 29 20:48:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480432717828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480432717828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480432717828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480432717828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480432733072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480432733072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 20:48:52 2016 " "Processing started: Tue Nov 29 20:48:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480432733072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480432733072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC2 -c RISC2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC2 -c RISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480432733072 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480432734861 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480432734901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1076 " "Peak virtual memory: 1076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480432735319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 20:48:55 2016 " "Processing ended: Tue Nov 29 20:48:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480432735319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480432735319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480432735319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480432735319 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480432744350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480432750400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480432750401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 20:49:10 2016 " "Processing started: Tue Nov 29 20:49:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480432750401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432750401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC2 -c RISC2 " "Command: quartus_sta RISC2 -c RISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432750401 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1480432750484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432750853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432750892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432750892 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1480432751610 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1480432751610 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1480432751610 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751610 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC2.out.sdc " "Reading SDC File: 'RISC2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751678 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath_RISC:dp\|dataRegister:irre\|Dout\[15\] clk " "Register Datapath_RISC:dp\|dataRegister:irre\|Dout\[15\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1480432751712 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751712 "|RISC2|clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk1 " "Virtual clock clk1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751864 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1480432751865 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1480432751865 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751865 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1480432751866 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480432751875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.179 " "Worst-case setup slack is 43.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.179               0.000 altera_reserved_tck  " "   43.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.516 " "Worst-case recovery slack is 48.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.516               0.000 altera_reserved_tck  " "   48.516               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.121 " "Worst-case removal slack is 1.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 altera_reserved_tck  " "    1.121               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432751928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432751928 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432752724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432752724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432752724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432752724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.991 ns " "Worst Case Available Settling Time: 341.991 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432752724 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432752724 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432752724 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480432752730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432752775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432754713 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath_RISC:dp\|dataRegister:irre\|Dout\[15\] clk " "Register Datapath_RISC:dp\|dataRegister:irre\|Dout\[15\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1480432755152 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432755152 "|RISC2|clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk1 " "Virtual clock clk1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432755167 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1480432755167 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1480432755167 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432755167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.984 " "Worst-case setup slack is 43.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.984               0.000 altera_reserved_tck  " "   43.984               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432755193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432755201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.719 " "Worst-case recovery slack is 48.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.719               0.000 altera_reserved_tck  " "   48.719               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432755209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.019 " "Worst-case removal slack is 1.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019               0.000 altera_reserved_tck  " "    1.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432755214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.546 " "Worst-case minimum pulse width slack is 49.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.546               0.000 altera_reserved_tck  " "   49.546               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432755216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432755216 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432756030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432756030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432756030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432756030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.897 ns " "Worst Case Available Settling Time: 342.897 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432756030 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432756030 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432756030 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480432756037 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Datapath_RISC:dp\|dataRegister:irre\|Dout\[15\] clk " "Register Datapath_RISC:dp\|dataRegister:irre\|Dout\[15\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1480432756358 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432756358 "|RISC2|clk"}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "clk1 " "Virtual clock clk1 is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432756374 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1480432756374 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1480432756374 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432756374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.229 " "Worst-case setup slack is 46.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.229               0.000 altera_reserved_tck  " "   46.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432756384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432756393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.357 " "Worst-case recovery slack is 49.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.357               0.000 altera_reserved_tck  " "   49.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432756399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.612 " "Worst-case removal slack is 0.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 altera_reserved_tck  " "    0.612               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432756407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.464 " "Worst-case minimum pulse width slack is 49.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.464               0.000 altera_reserved_tck  " "   49.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480432756411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432756411 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432757212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432757212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432757212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432757212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.723 ns " "Worst Case Available Settling Time: 345.723 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432757212 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480432757212 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432757212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432757711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432757814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1187 " "Peak virtual memory: 1187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480432757967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 20:49:17 2016 " "Processing ended: Tue Nov 29 20:49:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480432757967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480432757967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480432757967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432757967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480432773773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480432773774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 20:49:33 2016 " "Processing started: Tue Nov 29 20:49:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480432773774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480432773774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC2 -c RISC2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC2 -c RISC2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480432773774 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "EDA Netlist Writer" 0 -1 1480432774044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC2_6_1200mv_85c_slow.vho /home/virtualgod/Altera/RISC2/simulation/modelsim/ simulation " "Generated file RISC2_6_1200mv_85c_slow.vho in folder \"/home/virtualgod/Altera/RISC2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480432776347 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC2_6_1200mv_0c_slow.vho /home/virtualgod/Altera/RISC2/simulation/modelsim/ simulation " "Generated file RISC2_6_1200mv_0c_slow.vho in folder \"/home/virtualgod/Altera/RISC2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480432777382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC2_min_1200mv_0c_fast.vho /home/virtualgod/Altera/RISC2/simulation/modelsim/ simulation " "Generated file RISC2_min_1200mv_0c_fast.vho in folder \"/home/virtualgod/Altera/RISC2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480432778432 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC2.vho /home/virtualgod/Altera/RISC2/simulation/modelsim/ simulation " "Generated file RISC2.vho in folder \"/home/virtualgod/Altera/RISC2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480432779496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC2_6_1200mv_85c_vhd_slow.sdo /home/virtualgod/Altera/RISC2/simulation/modelsim/ simulation " "Generated file RISC2_6_1200mv_85c_vhd_slow.sdo in folder \"/home/virtualgod/Altera/RISC2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480432780397 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC2_6_1200mv_0c_vhd_slow.sdo /home/virtualgod/Altera/RISC2/simulation/modelsim/ simulation " "Generated file RISC2_6_1200mv_0c_vhd_slow.sdo in folder \"/home/virtualgod/Altera/RISC2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480432781267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC2_min_1200mv_0c_vhd_fast.sdo /home/virtualgod/Altera/RISC2/simulation/modelsim/ simulation " "Generated file RISC2_min_1200mv_0c_vhd_fast.sdo in folder \"/home/virtualgod/Altera/RISC2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480432782125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC2_vhd.sdo /home/virtualgod/Altera/RISC2/simulation/modelsim/ simulation " "Generated file RISC2_vhd.sdo in folder \"/home/virtualgod/Altera/RISC2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480432782999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1374 " "Peak virtual memory: 1374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480432783485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 20:49:43 2016 " "Processing ended: Tue Nov 29 20:49:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480432783485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480432783485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480432783485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480432783485 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 209 s " "Quartus Prime Full Compilation was successful. 0 errors, 209 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480432792215 ""}
