###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:28:59 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin8_d_reg[10] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin8_d_reg[10] /D        (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.496
- Setup                         0.196
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.880
- Arrival Time                  5.892
= Slack Time                   -1.012
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -1.012 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |   -0.784 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.218 |   0.446 |   -0.566 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.095 | 0.239 |   0.684 |   -0.327 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1  | 0.224 | 0.265 |   0.950 |   -0.062 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2    | 0.116 | 0.204 |   1.154 |    0.142 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.187 |   1.341 |    0.329 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.197 |   1.537 |    0.526 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR    | 0.087 | 0.311 |   1.849 |    0.837 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1   | 0.120 | 0.118 |   1.966 |    0.954 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1  | 0.099 | 0.100 |   2.066 |    1.054 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2    | 0.069 | 0.075 |   2.141 |    1.129 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1  | 0.068 | 0.070 |   2.210 |    1.199 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1   | 0.127 | 0.103 |   2.313 |    1.302 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1  | 0.089 | 0.083 |   2.397 |    1.385 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1  | 0.190 | 0.184 |   2.581 |    1.569 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1   | 0.165 | 0.192 |   2.773 |    1.761 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1  | 0.084 | 0.110 |   2.883 |    1.872 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1  | 0.112 | 0.053 |   2.937 |    1.925 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4    | 0.106 | 0.178 |   3.115 |    2.104 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1  | 0.115 | 0.126 |   3.241 |    2.229 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1   | 0.130 | 0.151 |   3.392 |    2.380 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1  | 0.406 | 0.322 |   3.714 |    2.702 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1   | 0.342 | 0.380 |   4.093 |    3.081 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1  | 0.182 | 0.188 |   4.281 |    3.269 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2    | 0.094 | 0.164 |   4.445 |    3.433 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC203_n456           | A ^ -> Y ^   | BUFX2    | 0.047 | 0.098 |   4.543 |    3.531 | 
     | tx_core/tx_crc/crcpkt2/U666                     | B ^ -> Y v   | NOR2X1   | 0.073 | 0.055 |   4.598 |    3.586 | 
     | tx_core/tx_crc/crcpkt2/U160                     | A v -> Y ^   | NAND2X1  | 0.262 | 0.217 |   4.815 |    3.803 | 
     | tx_core/tx_crc/crcpkt2/U199                     | B ^ -> Y v   | NOR2X1   | 0.167 | 0.199 |   5.014 |    4.002 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC93_n114           | A v -> Y v   | BUFX4    | 0.494 | 0.429 |   5.442 |    4.431 | 
     | tx_core/tx_crc/crcpkt2/U2508                    | B v -> Y ^   | NAND2X1  | 0.163 | 0.289 |   5.731 |    4.719 | 
     | tx_core/tx_crc/crcpkt2/U2509                    | D ^ -> Y v   | OAI22X1  | 0.163 | 0.083 |   5.815 |    4.803 | 
     | tx_core/tx_crc/crcpkt2/U2510                    | C v -> Y ^   | AOI21X1  | 0.078 | 0.077 |   5.891 |    4.880 | 
     | tx_core/tx_crc/crcpkt2/\crcin8_d_reg[10]        | D ^          | DFFPOSX1 | 0.078 | 0.000 |   5.892 |    4.880 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    1.012 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    1.240 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.467 |    1.479 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.164 |   0.631 |    1.643 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.199 | 0.244 |   0.876 |    1.888 | 
     | FECTS_clks_clk___L5_I32                  | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.209 |   1.085 |    2.097 | 
     | tx_core/tx_crc/crcpkt2/U376              | A ^ -> Y ^   | BUFX2    | 0.133 | 0.180 |   1.265 |    2.277 | 
     | tx_core/tx_crc/crcpkt2/n307__L1_I0       | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.225 |   1.490 |    2.502 | 
     | tx_core/tx_crc/crcpkt2/\crcin8_d_reg[10] | CLK ^        | DFFPOSX1 | 0.148 | 0.006 |   1.496 |    2.508 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\crcin56_d_reg[17] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin56_d_reg[17] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.544
- Setup                         0.112
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.012
- Arrival Time                  6.023
= Slack Time                   -1.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.011 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.783 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.565 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.326 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.061 | 
     | tx_core/axi_master/U244                          | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.143 | 
     | tx_core/axi_master/n200__L1_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.330 | 
     | tx_core/axi_master/n200__L2_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.527 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]  | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.833 | 
     | tx_core/axi_master/pkt0_fifo/U24                 | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.953 | 
     | tx_core/axi_master/pkt0_fifo/U42                 | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.128 | 
     | tx_core/axi_master/pkt0_fifo/U43                 | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.202 | 
     | tx_core/axi_master/pkt0_fifo/U46                 | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.328 | 
     | tx_core/axi_master/pkt0_fifo/U28                 | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.440 | 
     | tx_core/axi_master/U258                          | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.567 | 
     | tx_core/axi_master/U261                          | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.679 | 
     | tx_core/axi_master/U154                          | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.791 | 
     | tx_core/axi_master/U540                          | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.843 | 
     | tx_core/axi_master/FE_PSC212_n818                | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.004 | 
     | tx_core/axi_master/U156                          | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.115 | 
     | tx_core/axi_master/U1267                         | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.189 | 
     | tx_core/axi_master/U1268                         | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.277 | 
     | tx_core/axi_master/U1272                         | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.429 | 
     | tx_core/axi_master/U1275                         | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.770 | 
     | tx_core/axi_master/U223                          | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.172 | 
     | tx_core/tx_crc/crcpkt0/U446                      | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.324 | 
     | tx_core/tx_crc/crcpkt0/U171                      | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.428 | 
     | tx_core/tx_crc/crcpkt0/U657                      | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.533 | 
     | tx_core/tx_crc/crcpkt0/U658                      | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.586 | 
     | tx_core/tx_crc/crcpkt0/U662                      | B v -> Y ^   | NAND2X1 | 0.067 | 0.062 |   4.659 |    3.648 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC187_n418            | A ^ -> Y ^   | BUFX4   | 0.077 | 0.131 |   4.790 |    3.779 | 
     | tx_core/tx_crc/crcpkt0/U663                      | A ^ -> Y v   | INVX8   | 0.144 | 0.091 |   4.881 |    3.871 | 
     | tx_core/tx_crc/crcpkt0/FE_OFCC76_n1654           | A v -> Y v   | BUFX4   | 0.636 | 0.439 |   5.321 |    4.310 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC227_FE_OFCN76_n1654 | A v -> Y v   | BUFX4   | 0.086 | 0.585 |   5.905 |    4.894 | 
     | tx_core/tx_crc/crcpkt0/U1199                     | S v -> Y v   | MUX2X1  | 0.132 | 0.117 |   6.022 |    5.011 | 
     | tx_core/tx_crc/crcpkt0/\crcin56_d_reg[17]        | D v          | DFFSR   | 0.132 | 0.000 |   6.023 |    5.012 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.011 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.239 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.457 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.695 | 
     | FECTS_clks_clk___L4_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |    1.960 | 
     | tx_core/tx_crc/crcpkt0/U384               | A ^ -> Y ^   | BUFX2   | 0.152 | 0.207 |   1.157 |    2.168 | 
     | tx_core/tx_crc/crcpkt0/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.065 | 0.176 |   1.333 |    2.344 | 
     | tx_core/tx_crc/crcpkt0/n320__L2_I1        | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.198 |   1.531 |    2.542 | 
     | tx_core/tx_crc/crcpkt0/\crcin56_d_reg[17] | CLK ^        | DFFSR   | 0.131 | 0.013 |   1.544 |    2.555 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt1/\crcin48_d_reg[24] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin48_d_reg[24] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.547
- Setup                         0.110
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.016
- Arrival Time                  6.026
= Slack Time                   -1.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.010 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.782 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.564 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.325 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.060 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.144 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.331 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.528 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.839 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.957 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.056 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.131 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.201 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.304 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.387 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.572 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v   | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.689 | 
     | tx_core/axi_master/U262                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.815 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v   | INVX2   | 0.077 | 0.081 |   2.905 |    1.895 | 
     | tx_core/axi_master/U408                         | B v -> Y ^   | NAND2X1 | 0.158 | 0.139 |   3.045 |    2.035 | 
     | tx_core/axi_master/U1053                        | C ^ -> Y v   | OAI21X1 | 0.115 | 0.071 |   3.115 |    2.106 | 
     | tx_core/axi_master/FE_PSC219_n669               | A v -> Y v   | BUFX4   | 0.107 | 0.180 |   3.296 |    2.286 | 
     | tx_core/axi_master/U1059                        | A v -> Y ^   | OAI21X1 | 0.120 | 0.134 |   3.430 |    2.420 | 
     | tx_core/axi_master/U1080                        | A ^ -> Y v   | NOR3X1  | 0.145 | 0.165 |   3.594 |    2.585 | 
     | tx_core/axi_master/U1081                        | C v -> Y ^   | NAND3X1 | 0.263 | 0.233 |   3.827 |    2.818 | 
     | tx_core/axi_master/U222                         | B ^ -> Y v   | NOR2X1  | 0.197 | 0.225 |   4.053 |    3.043 | 
     | tx_core/tx_crc/crcpkt1/U458                     | C v -> Y ^   | NAND3X1 | 0.127 | 0.138 |   4.191 |    3.181 | 
     | tx_core/tx_crc/crcpkt1/U267                     | B ^ -> Y v   | NOR2X1  | 0.146 | 0.150 |   4.341 |    3.331 | 
     | tx_core/tx_crc/crcpkt1/U667                     | B v -> Y ^   | NAND3X1 | 0.097 | 0.125 |   4.466 |    3.456 | 
     | tx_core/tx_crc/crcpkt1/U668                     | A ^ -> Y v   | INVX2   | 0.067 | 0.072 |   4.538 |    3.528 | 
     | tx_core/tx_crc/crcpkt1/U670                     | B v -> Y ^   | NAND3X1 | 0.270 | 0.195 |   4.733 |    3.723 | 
     | tx_core/tx_crc/crcpkt1/U671                     | A ^ -> Y v   | INVX8   | 0.192 | 0.136 |   4.869 |    3.859 | 
     | tx_core/tx_crc/crcpkt1/FE_OFCC85_n2515          | A v -> Y v   | BUFX4   | 0.683 | 0.580 |   5.449 |    4.439 | 
     | tx_core/tx_crc/crcpkt1/U1328                    | S v -> Y v   | MUX2X1  | 0.118 | 0.577 |   6.026 |    5.016 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[24]       | D v          | DFFSR   | 0.118 | 0.000 |   6.026 |    5.016 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.010 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.238 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.455 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.694 | 
     | FECTS_clks_clk___L4_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.942 | 
     | tx_core/tx_crc/crcpkt1/U394               | A ^ -> Y ^   | BUFX2   | 0.163 | 0.212 |   1.144 |    2.154 | 
     | tx_core/tx_crc/crcpkt1/n319__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.061 | 0.176 |   1.320 |    2.330 | 
     | tx_core/tx_crc/crcpkt1/n319__L2_I3        | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.206 |   1.526 |    2.536 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[24] | CLK ^        | DFFSR   | 0.148 | 0.020 |   1.547 |    2.556 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_reg[5] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[5] /D        (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.588
- Setup                         0.108
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.061
- Arrival Time                  6.068
= Slack Time                   -1.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.008 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.780 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.562 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.323 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.058 | 
     | tx_core/axi_master/U244                          | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.146 | 
     | tx_core/axi_master/n200__L1_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.333 | 
     | tx_core/axi_master/n200__L2_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.530 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]  | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.841 | 
     | tx_core/axi_master/pkt0_fifo/U24                 | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.959 | 
     | tx_core/axi_master/pkt0_fifo/U42                 | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.058 | 
     | tx_core/axi_master/pkt0_fifo/U43                 | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.133 | 
     | tx_core/axi_master/pkt0_fifo/U46                 | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.203 | 
     | tx_core/axi_master/pkt0_fifo/U28                 | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.306 | 
     | tx_core/axi_master/U258                          | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.389 | 
     | tx_core/axi_master/U261                          | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.574 | 
     | tx_core/axi_master/U154                          | B ^ -> Y v   | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.691 | 
     | tx_core/axi_master/U262                          | B v -> Y ^   | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.817 | 
     | tx_core/axi_master/U236                          | A ^ -> Y v   | INVX2   | 0.077 | 0.081 |   2.905 |    1.897 | 
     | tx_core/axi_master/U408                          | B v -> Y ^   | NAND2X1 | 0.158 | 0.139 |   3.045 |    2.037 | 
     | tx_core/axi_master/U1053                         | C ^ -> Y v   | OAI21X1 | 0.115 | 0.071 |   3.115 |    2.108 | 
     | tx_core/axi_master/FE_PSC219_n669                | A v -> Y v   | BUFX4   | 0.107 | 0.180 |   3.296 |    2.288 | 
     | tx_core/axi_master/U1059                         | A v -> Y ^   | OAI21X1 | 0.120 | 0.134 |   3.430 |    2.422 | 
     | tx_core/axi_master/U1080                         | A ^ -> Y v   | NOR3X1  | 0.145 | 0.165 |   3.594 |    2.587 | 
     | tx_core/axi_master/U1081                         | C v -> Y ^   | NAND3X1 | 0.263 | 0.233 |   3.827 |    2.820 | 
     | tx_core/axi_master/U222                          | B ^ -> Y v   | NOR2X1  | 0.197 | 0.225 |   4.053 |    3.045 | 
     | tx_core/tx_crc/crcpkt1/U458                      | C v -> Y ^   | NAND3X1 | 0.127 | 0.138 |   4.191 |    3.183 | 
     | tx_core/tx_crc/crcpkt1/U267                      | B ^ -> Y v   | NOR2X1  | 0.146 | 0.150 |   4.341 |    3.333 | 
     | tx_core/tx_crc/crcpkt1/U667                      | B v -> Y ^   | NAND3X1 | 0.097 | 0.125 |   4.466 |    3.458 | 
     | tx_core/tx_crc/crcpkt1/U668                      | A ^ -> Y v   | INVX2   | 0.067 | 0.072 |   4.538 |    3.530 | 
     | tx_core/tx_crc/crcpkt1/U672                      | B v -> Y ^   | NAND2X1 | 0.202 | 0.169 |   4.707 |    3.699 | 
     | tx_core/tx_crc/crcpkt1/U673                      | A ^ -> Y v   | INVX8   | 0.168 | 0.135 |   4.842 |    3.834 | 
     | tx_core/tx_crc/crcpkt1/FE_OFCC84_n2514           | A v -> Y v   | BUFX4   | 0.694 | 0.498 |   5.340 |    4.332 | 
     | tx_core/tx_crc/crcpkt1/FE_PSC224_FE_OFCN84_n2514 | A v -> Y v   | BUFX2   | 0.089 | 0.607 |   5.948 |    4.940 | 
     | tx_core/tx_crc/crcpkt1/U1214                     | S v -> Y ^   | MUX2X1  | 0.087 | 0.121 |   6.068 |    5.060 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[5]         | D ^          | DFFSR   | 0.087 | 0.000 |   6.068 |    5.061 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.008 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.236 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.533 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |    1.772 | 
     | FECTS_clks_clk___L4_I3                   | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.156 |   0.921 |    1.929 | 
     | FECTS_clks_clk___L5_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.187 |   1.108 |    2.115 | 
     | tx_core/tx_crc/crcpkt1/U405              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.191 |   1.298 |    2.306 | 
     | tx_core/tx_crc/crcpkt1/n323__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.213 | 0.262 |   1.561 |    2.569 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[5] | CLK ^        | DFFSR   | 0.223 | 0.028 |   1.588 |    2.596 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt1/\data56_d_reg[35] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\data56_d_reg[35] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.532
- Setup                         0.109
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.003
- Arrival Time                  6.010
= Slack Time                   -1.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.007 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.779 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.561 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.323 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.058 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.147 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.333 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.530 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.842 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.959 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.059 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.133 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.203 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.306 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.390 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.574 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v   | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.692 | 
     | tx_core/axi_master/U262                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.817 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v   | INVX2   | 0.077 | 0.081 |   2.905 |    1.898 | 
     | tx_core/axi_master/U408                         | B v -> Y ^   | NAND2X1 | 0.158 | 0.139 |   3.045 |    2.037 | 
     | tx_core/axi_master/U1053                        | C ^ -> Y v   | OAI21X1 | 0.115 | 0.071 |   3.115 |    2.108 | 
     | tx_core/axi_master/FE_PSC219_n669               | A v -> Y v   | BUFX4   | 0.107 | 0.180 |   3.296 |    2.289 | 
     | tx_core/axi_master/U1059                        | A v -> Y ^   | OAI21X1 | 0.120 | 0.134 |   3.430 |    2.423 | 
     | tx_core/axi_master/U1080                        | A ^ -> Y v   | NOR3X1  | 0.145 | 0.165 |   3.594 |    2.587 | 
     | tx_core/axi_master/U1081                        | C v -> Y ^   | NAND3X1 | 0.263 | 0.233 |   3.827 |    2.820 | 
     | tx_core/axi_master/U222                         | B ^ -> Y v   | NOR2X1  | 0.197 | 0.225 |   4.053 |    3.045 | 
     | tx_core/tx_crc/crcpkt1/U458                     | C v -> Y ^   | NAND3X1 | 0.127 | 0.138 |   4.191 |    3.183 | 
     | tx_core/tx_crc/crcpkt1/U267                     | B ^ -> Y v   | NOR2X1  | 0.146 | 0.150 |   4.341 |    3.333 | 
     | tx_core/tx_crc/crcpkt1/U667                     | B v -> Y ^   | NAND3X1 | 0.097 | 0.125 |   4.466 |    3.459 | 
     | tx_core/tx_crc/crcpkt1/U668                     | A ^ -> Y v   | INVX2   | 0.067 | 0.072 |   4.538 |    3.530 | 
     | tx_core/tx_crc/crcpkt1/U672                     | B v -> Y ^   | NAND2X1 | 0.202 | 0.169 |   4.707 |    3.700 | 
     | tx_core/tx_crc/crcpkt1/U673                     | A ^ -> Y v   | INVX8   | 0.168 | 0.135 |   4.842 |    3.835 | 
     | tx_core/tx_crc/crcpkt1/FE_OFCC84_n2514          | A v -> Y v   | BUFX4   | 0.694 | 0.498 |   5.340 |    4.333 | 
     | tx_core/tx_crc/crcpkt1/U1110                    | S v -> Y v   | MUX2X1  | 0.116 | 0.670 |   6.010 |    5.003 | 
     | tx_core/tx_crc/crcpkt1/\data56_d_reg[35]        | D v          | DFFSR   | 0.116 | 0.000 |   6.010 |    5.003 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.007 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.235 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.475 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.712 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.869 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.069 | 
     | tx_core/tx_crc/crcpkt1/U401              | A ^ -> Y ^   | BUFX2   | 0.200 | 0.238 |   1.300 |    2.307 | 
     | tx_core/tx_crc/crcpkt1/n311__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.229 |   1.529 |    2.536 | 
     | tx_core/tx_crc/crcpkt1/\data56_d_reg[35] | CLK ^        | DFFSR   | 0.135 | 0.003 |   1.532 |    2.539 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt1/\data56_d_reg[34] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\data56_d_reg[34] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.532
- Setup                         0.109
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.003
- Arrival Time                  6.010
= Slack Time                   -1.007
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.007 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.779 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.561 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.322 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.057 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.147 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.334 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.531 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.842 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.960 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.059 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.134 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.204 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.307 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.390 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.575 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v   | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.692 | 
     | tx_core/axi_master/U262                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.818 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v   | INVX2   | 0.077 | 0.081 |   2.905 |    1.899 | 
     | tx_core/axi_master/U408                         | B v -> Y ^   | NAND2X1 | 0.158 | 0.139 |   3.045 |    2.038 | 
     | tx_core/axi_master/U1053                        | C ^ -> Y v   | OAI21X1 | 0.115 | 0.071 |   3.115 |    2.109 | 
     | tx_core/axi_master/FE_PSC219_n669               | A v -> Y v   | BUFX4   | 0.107 | 0.180 |   3.296 |    2.289 | 
     | tx_core/axi_master/U1059                        | A v -> Y ^   | OAI21X1 | 0.120 | 0.134 |   3.430 |    2.423 | 
     | tx_core/axi_master/U1080                        | A ^ -> Y v   | NOR3X1  | 0.145 | 0.165 |   3.594 |    2.588 | 
     | tx_core/axi_master/U1081                        | C v -> Y ^   | NAND3X1 | 0.263 | 0.233 |   3.827 |    2.821 | 
     | tx_core/axi_master/U222                         | B ^ -> Y v   | NOR2X1  | 0.197 | 0.225 |   4.053 |    3.046 | 
     | tx_core/tx_crc/crcpkt1/U458                     | C v -> Y ^   | NAND3X1 | 0.127 | 0.138 |   4.191 |    3.184 | 
     | tx_core/tx_crc/crcpkt1/U267                     | B ^ -> Y v   | NOR2X1  | 0.146 | 0.150 |   4.341 |    3.334 | 
     | tx_core/tx_crc/crcpkt1/U667                     | B v -> Y ^   | NAND3X1 | 0.097 | 0.125 |   4.466 |    3.459 | 
     | tx_core/tx_crc/crcpkt1/U668                     | A ^ -> Y v   | INVX2   | 0.067 | 0.072 |   4.538 |    3.531 | 
     | tx_core/tx_crc/crcpkt1/U672                     | B v -> Y ^   | NAND2X1 | 0.202 | 0.169 |   4.707 |    3.700 | 
     | tx_core/tx_crc/crcpkt1/U673                     | A ^ -> Y v   | INVX8   | 0.168 | 0.135 |   4.842 |    3.835 | 
     | tx_core/tx_crc/crcpkt1/FE_OFCC84_n2514          | A v -> Y v   | BUFX4   | 0.694 | 0.498 |   5.340 |    4.334 | 
     | tx_core/tx_crc/crcpkt1/U1111                    | S v -> Y v   | MUX2X1  | 0.115 | 0.669 |   6.010 |    5.003 | 
     | tx_core/tx_crc/crcpkt1/\data56_d_reg[34]        | D v          | DFFSR   | 0.115 | 0.000 |   6.010 |    5.003 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.007 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.235 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.474 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.712 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.868 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.069 | 
     | tx_core/tx_crc/crcpkt1/U401              | A ^ -> Y ^   | BUFX2   | 0.200 | 0.238 |   1.300 |    2.306 | 
     | tx_core/tx_crc/crcpkt1/n311__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.229 |   1.529 |    2.536 | 
     | tx_core/tx_crc/crcpkt1/\data56_d_reg[34] | CLK ^        | DFFSR   | 0.135 | 0.003 |   1.532 |    2.539 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt1/\crcin48_d_reg[26] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin48_d_reg[26] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.546
- Setup                         0.102
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.024
- Arrival Time                  6.028
= Slack Time                   -1.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.004 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.776 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.558 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.320 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.054 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.150 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.337 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.533 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.845 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.962 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.062 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.136 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.206 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.309 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.393 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.577 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v   | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.695 | 
     | tx_core/axi_master/U262                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.820 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v   | INVX2   | 0.077 | 0.081 |   2.905 |    1.901 | 
     | tx_core/axi_master/U408                         | B v -> Y ^   | NAND2X1 | 0.158 | 0.139 |   3.045 |    2.041 | 
     | tx_core/axi_master/U1053                        | C ^ -> Y v   | OAI21X1 | 0.115 | 0.071 |   3.115 |    2.111 | 
     | tx_core/axi_master/FE_PSC219_n669               | A v -> Y v   | BUFX4   | 0.107 | 0.180 |   3.296 |    2.292 | 
     | tx_core/axi_master/U1059                        | A v -> Y ^   | OAI21X1 | 0.120 | 0.134 |   3.430 |    2.426 | 
     | tx_core/axi_master/U1080                        | A ^ -> Y v   | NOR3X1  | 0.145 | 0.165 |   3.594 |    2.590 | 
     | tx_core/axi_master/U1081                        | C v -> Y ^   | NAND3X1 | 0.263 | 0.233 |   3.827 |    2.823 | 
     | tx_core/axi_master/U222                         | B ^ -> Y v   | NOR2X1  | 0.197 | 0.225 |   4.053 |    3.049 | 
     | tx_core/tx_crc/crcpkt1/U458                     | C v -> Y ^   | NAND3X1 | 0.127 | 0.138 |   4.191 |    3.187 | 
     | tx_core/tx_crc/crcpkt1/U267                     | B ^ -> Y v   | NOR2X1  | 0.146 | 0.150 |   4.341 |    3.337 | 
     | tx_core/tx_crc/crcpkt1/U667                     | B v -> Y ^   | NAND3X1 | 0.097 | 0.125 |   4.466 |    3.462 | 
     | tx_core/tx_crc/crcpkt1/U668                     | A ^ -> Y v   | INVX2   | 0.067 | 0.072 |   4.538 |    3.534 | 
     | tx_core/tx_crc/crcpkt1/U670                     | B v -> Y ^   | NAND3X1 | 0.270 | 0.195 |   4.733 |    3.729 | 
     | tx_core/tx_crc/crcpkt1/U671                     | A ^ -> Y v   | INVX8   | 0.192 | 0.136 |   4.869 |    3.865 | 
     | tx_core/tx_crc/crcpkt1/FE_OFCC85_n2515          | A v -> Y v   | BUFX4   | 0.683 | 0.580 |   5.449 |    4.445 | 
     | tx_core/tx_crc/crcpkt1/U1324                    | S v -> Y v   | MUX2X1  | 0.077 | 0.579 |   6.028 |    5.024 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[26]       | D v          | DFFSR   | 0.077 | 0.000 |   6.028 |    5.024 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.004 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.232 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.450 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.685 |    1.689 | 
     | FECTS_clks_clk___L4_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.936 | 
     | tx_core/tx_crc/crcpkt1/U394               | A ^ -> Y ^   | BUFX2   | 0.163 | 0.212 |   1.144 |    2.148 | 
     | tx_core/tx_crc/crcpkt1/n319__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.061 | 0.176 |   1.320 |    2.324 | 
     | tx_core/tx_crc/crcpkt1/n319__L2_I3        | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.206 |   1.526 |    2.530 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[26] | CLK ^        | DFFSR   | 0.149 | 0.020 |   1.546 |    2.550 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_reg[11] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[11] /D       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.591
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.060
- Arrival Time                  6.063
= Slack Time                   -1.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.003 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.775 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.557 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.319 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.054 | 
     | tx_core/axi_master/U244                          | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.151 | 
     | tx_core/axi_master/n200__L1_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.337 | 
     | tx_core/axi_master/n200__L2_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.534 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]  | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.845 | 
     | tx_core/axi_master/pkt0_fifo/U24                 | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.963 | 
     | tx_core/axi_master/pkt0_fifo/U42                 | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.062 | 
     | tx_core/axi_master/pkt0_fifo/U43                 | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.137 | 
     | tx_core/axi_master/pkt0_fifo/U46                 | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.207 | 
     | tx_core/axi_master/pkt0_fifo/U28                 | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.310 | 
     | tx_core/axi_master/U258                          | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.393 | 
     | tx_core/axi_master/U261                          | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.578 | 
     | tx_core/axi_master/U118                          | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.770 | 
     | tx_core/axi_master/U119                          | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.880 | 
     | tx_core/axi_master/U850                          | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.934 | 
     | tx_core/axi_master/FE_PSC149_n530                | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.112 | 
     | tx_core/axi_master/U856                          | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.238 | 
     | tx_core/axi_master/U884                          | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.388 | 
     | tx_core/axi_master/U885                          | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.710 | 
     | tx_core/axi_master/U224                          | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.090 | 
     | tx_core/tx_crc/crcpkt2/U447                      | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.278 | 
     | tx_core/tx_crc/crcpkt2/U186                      | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.442 | 
     | tx_core/tx_crc/crcpkt2/U171                      | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.503 | 
     | tx_core/tx_crc/crcpkt2/U655                      | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.602 | 
     | tx_core/tx_crc/crcpkt2/U656                      | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.680 | 
     | tx_core/tx_crc/crcpkt2/U660                      | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.852 | 
     | tx_core/tx_crc/crcpkt2/U661                      | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.958 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517           | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.450 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC232_FE_OFCN97_n2517 | A v -> Y v   | BUFX4   | 0.092 | 0.491 |   5.944 |    4.941 | 
     | tx_core/tx_crc/crcpkt2/U1200                     | S v -> Y ^   | MUX2X1  | 0.105 | 0.118 |   6.063 |    5.059 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[11]        | D ^          | DFFSR   | 0.105 | 0.000 |   6.063 |    5.060 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.003 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.231 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.471 | 
     | FECTS_clks_clk___L3_I6                    | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.252 |   0.720 |    1.723 | 
     | FECTS_clks_clk___L4_I14                   | A ^ -> Y ^   | CLKBUF1 | 0.136 | 0.251 |   0.971 |    1.974 | 
     | FECTS_clks_clk___L5_I18                   | A ^ -> Y ^   | CLKBUF1 | 0.021 | 0.143 |   1.113 |    2.117 | 
     | tx_core/tx_crc/crcpkt2/U381               | A ^ -> Y ^   | BUFX2   | 0.191 | 0.191 |   1.305 |    2.308 | 
     | tx_core/tx_crc/crcpkt2/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.207 | 0.273 |   1.577 |    2.580 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[11] | CLK ^        | DFFSR   | 0.211 | 0.013 |   1.591 |    2.594 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_reg[4] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[4] /D        (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.589
- Setup                         0.107
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.062
- Arrival Time                  6.065
= Slack Time                   -1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.002 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.774 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.557 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.318 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.053 | 
     | tx_core/axi_master/U244                          | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.152 | 
     | tx_core/axi_master/n200__L1_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.338 | 
     | tx_core/axi_master/n200__L2_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.535 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]  | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.846 | 
     | tx_core/axi_master/pkt0_fifo/U24                 | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.964 | 
     | tx_core/axi_master/pkt0_fifo/U42                 | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.063 | 
     | tx_core/axi_master/pkt0_fifo/U43                 | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.138 | 
     | tx_core/axi_master/pkt0_fifo/U46                 | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.208 | 
     | tx_core/axi_master/pkt0_fifo/U28                 | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.311 | 
     | tx_core/axi_master/U258                          | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.394 | 
     | tx_core/axi_master/U261                          | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.579 | 
     | tx_core/axi_master/U154                          | B ^ -> Y v   | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.697 | 
     | tx_core/axi_master/U262                          | B v -> Y ^   | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.822 | 
     | tx_core/axi_master/U236                          | A ^ -> Y v   | INVX2   | 0.077 | 0.081 |   2.905 |    1.903 | 
     | tx_core/axi_master/U408                          | B v -> Y ^   | NAND2X1 | 0.158 | 0.139 |   3.045 |    2.042 | 
     | tx_core/axi_master/U1053                         | C ^ -> Y v   | OAI21X1 | 0.115 | 0.071 |   3.115 |    2.113 | 
     | tx_core/axi_master/FE_PSC219_n669                | A v -> Y v   | BUFX4   | 0.107 | 0.180 |   3.296 |    2.294 | 
     | tx_core/axi_master/U1059                         | A v -> Y ^   | OAI21X1 | 0.120 | 0.134 |   3.430 |    2.427 | 
     | tx_core/axi_master/U1080                         | A ^ -> Y v   | NOR3X1  | 0.145 | 0.165 |   3.594 |    2.592 | 
     | tx_core/axi_master/U1081                         | C v -> Y ^   | NAND3X1 | 0.263 | 0.233 |   3.827 |    2.825 | 
     | tx_core/axi_master/U222                          | B ^ -> Y v   | NOR2X1  | 0.197 | 0.225 |   4.053 |    3.050 | 
     | tx_core/tx_crc/crcpkt1/U458                      | C v -> Y ^   | NAND3X1 | 0.127 | 0.138 |   4.191 |    3.188 | 
     | tx_core/tx_crc/crcpkt1/U267                      | B ^ -> Y v   | NOR2X1  | 0.146 | 0.150 |   4.341 |    3.338 | 
     | tx_core/tx_crc/crcpkt1/U667                      | B v -> Y ^   | NAND3X1 | 0.097 | 0.125 |   4.466 |    3.463 | 
     | tx_core/tx_crc/crcpkt1/U668                      | A ^ -> Y v   | INVX2   | 0.067 | 0.072 |   4.538 |    3.535 | 
     | tx_core/tx_crc/crcpkt1/U672                      | B v -> Y ^   | NAND2X1 | 0.202 | 0.169 |   4.707 |    3.705 | 
     | tx_core/tx_crc/crcpkt1/U673                      | A ^ -> Y v   | INVX8   | 0.168 | 0.135 |   4.842 |    3.840 | 
     | tx_core/tx_crc/crcpkt1/FE_OFCC84_n2514           | A v -> Y v   | BUFX4   | 0.694 | 0.498 |   5.340 |    4.338 | 
     | tx_core/tx_crc/crcpkt1/FE_PSC224_FE_OFCN84_n2514 | A v -> Y v   | BUFX2   | 0.089 | 0.607 |   5.948 |    4.945 | 
     | tx_core/tx_crc/crcpkt1/U1216                     | S v -> Y ^   | MUX2X1  | 0.082 | 0.117 |   6.065 |    5.062 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[4]         | D ^          | DFFSR   | 0.082 | 0.000 |   6.065 |    5.062 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.002 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.230 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.527 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.240 |   0.764 |    1.767 | 
     | FECTS_clks_clk___L4_I3                   | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.156 |   0.921 |    1.923 | 
     | FECTS_clks_clk___L5_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.187 |   1.108 |    2.110 | 
     | tx_core/tx_crc/crcpkt1/U392              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.191 |   1.298 |    2.301 | 
     | tx_core/tx_crc/crcpkt1/n322__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.274 |   1.572 |    2.575 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[4] | CLK ^        | DFFSR   | 0.221 | 0.016 |   1.589 |    2.591 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data56_d_reg[43] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data56_d_reg[43] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.538
- Setup                         0.115
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.003
- Arrival Time                  6.005
= Slack Time                   -1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.002 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.774 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.556 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.318 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.053 | 
     | tx_core/axi_master/U244                          | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.152 | 
     | tx_core/axi_master/n200__L1_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.338 | 
     | tx_core/axi_master/n200__L2_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.535 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]  | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.842 | 
     | tx_core/axi_master/pkt0_fifo/U24                 | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.962 | 
     | tx_core/axi_master/pkt0_fifo/U42                 | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.136 | 
     | tx_core/axi_master/pkt0_fifo/U43                 | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.211 | 
     | tx_core/axi_master/pkt0_fifo/U46                 | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.337 | 
     | tx_core/axi_master/pkt0_fifo/U28                 | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.448 | 
     | tx_core/axi_master/U258                          | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.575 | 
     | tx_core/axi_master/U261                          | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.688 | 
     | tx_core/axi_master/U154                          | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.800 | 
     | tx_core/axi_master/U540                          | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.851 | 
     | tx_core/axi_master/FE_PSC212_n818                | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.013 | 
     | tx_core/axi_master/U156                          | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.123 | 
     | tx_core/axi_master/U1267                         | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.197 | 
     | tx_core/axi_master/U1268                         | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.286 | 
     | tx_core/axi_master/U1272                         | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.437 | 
     | tx_core/axi_master/U1275                         | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.778 | 
     | tx_core/axi_master/U223                          | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.181 | 
     | tx_core/tx_crc/crcpkt0/U446                      | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.333 | 
     | tx_core/tx_crc/crcpkt0/U171                      | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.437 | 
     | tx_core/tx_crc/crcpkt0/U657                      | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.541 | 
     | tx_core/tx_crc/crcpkt0/U658                      | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.595 | 
     | tx_core/tx_crc/crcpkt0/U662                      | B v -> Y ^   | NAND2X1 | 0.067 | 0.062 |   4.659 |    3.657 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC187_n418            | A ^ -> Y ^   | BUFX4   | 0.077 | 0.131 |   4.790 |    3.788 | 
     | tx_core/tx_crc/crcpkt0/U663                      | A ^ -> Y v   | INVX8   | 0.144 | 0.091 |   4.881 |    3.879 | 
     | tx_core/tx_crc/crcpkt0/FE_OFCC76_n1654           | A v -> Y v   | BUFX4   | 0.636 | 0.439 |   5.321 |    4.318 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC213_FE_OFCN76_n1654 | A v -> Y v   | BUFX4   | 0.089 | 0.568 |   5.889 |    4.887 | 
     | tx_core/tx_crc/crcpkt0/U1104                     | S v -> Y v   | MUX2X1  | 0.145 | 0.116 |   6.005 |    5.003 | 
     | tx_core/tx_crc/crcpkt0/\data56_d_reg[43]         | D v          | DFFSR   | 0.145 | 0.000 |   6.005 |    5.003 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.002 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.230 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.470 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.707 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.864 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.064 | 
     | tx_core/tx_crc/crcpkt0/U389              | A ^ -> Y ^   | BUFX2   | 0.217 | 0.251 |   1.313 |    2.315 | 
     | tx_core/tx_crc/crcpkt0/n313__L1_I2       | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.222 |   1.535 |    2.537 | 
     | tx_core/tx_crc/crcpkt0/\data56_d_reg[43] | CLK ^        | DFFSR   | 0.130 | 0.003 |   1.538 |    2.541 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_
reg[19] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[19] /D       (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.106
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.033
- Arrival Time                  6.034
= Slack Time                   -1.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.001 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.773 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.555 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.316 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.051 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.153 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.340 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.537 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.848 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.965 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.065 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.140 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.209 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.312 | 
     | tx_core/axi_master/U258                           | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.396 | 
     | tx_core/axi_master/U261                           | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.580 | 
     | tx_core/axi_master/U118                           | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.772 | 
     | tx_core/axi_master/U119                           | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.883 | 
     | tx_core/axi_master/U850                           | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.936 | 
     | tx_core/axi_master/FE_PSC149_n530                 | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.115 | 
     | tx_core/axi_master/U856                           | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.240 | 
     | tx_core/axi_master/U884                           | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.391 | 
     | tx_core/axi_master/U885                           | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.713 | 
     | tx_core/axi_master/U224                           | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.092 | 
     | tx_core/tx_crc/crcpkt2/U447                       | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.280 | 
     | tx_core/tx_crc/crcpkt2/U186                       | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.444 | 
     | tx_core/tx_crc/crcpkt2/U171                       | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.506 | 
     | tx_core/tx_crc/crcpkt2/U655                       | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.604 | 
     | tx_core/tx_crc/crcpkt2/U656                       | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.682 | 
     | tx_core/tx_crc/crcpkt2/U660                       | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.854 | 
     | tx_core/tx_crc/crcpkt2/U661                       | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.961 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517            | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.452 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC2835_FE_OFCN97_n2517 | A v -> Y v   | BUFX2   | 0.086 | 0.464 |   5.917 |    4.916 | 
     | tx_core/tx_crc/crcpkt2/U1187                      | S v -> Y ^   | MUX2X1  | 0.098 | 0.117 |   6.034 |    5.033 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[19]         | D ^          | DFFSR   | 0.098 | 0.000 |   6.034 |    5.033 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.001 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.229 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.447 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.685 | 
     | FECTS_clks_clk___L4_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.933 | 
     | tx_core/tx_crc/crcpkt2/U382               | A ^ -> Y ^   | BUFX2   | 0.180 | 0.230 |   1.163 |    2.164 | 
     | tx_core/tx_crc/crcpkt2/n318__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.065 | 0.185 |   1.348 |    2.349 | 
     | tx_core/tx_crc/crcpkt2/n318__L2_I0        | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.195 |   1.543 |    2.543 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[19] | CLK ^        | DFFSR   | 0.139 | 0.016 |   1.559 |    2.560 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_
reg[31] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[31] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.563
- Setup                         0.102
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.041
- Arrival Time                  6.040
= Slack Time                   -0.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.999 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.771 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.553 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.315 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.050 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.155 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.341 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.538 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.850 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.967 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.067 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.141 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.211 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.314 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.398 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.582 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.774 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.884 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.938 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.116 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.242 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.392 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.714 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.094 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.282 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.446 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.508 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.606 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.684 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.856 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.962 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.454 | 
     | tx_core/tx_crc/crcpkt2/U1170                    | S v -> Y v   | MUX2X1  | 0.090 | 0.587 |   6.040 |    5.041 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[31]       | D v          | DFFSR   | 0.090 | 0.000 |   6.040 |    5.041 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.999 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.227 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.467 | 
     | FECTS_clks_clk___L3_I7                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.704 | 
     | FECTS_clks_clk___L4_I17                   | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |    1.954 | 
     | tx_core/tx_crc/crcpkt2/U384               | A ^ -> Y ^   | BUFX2   | 0.107 | 0.160 |   1.115 |    2.114 | 
     | tx_core/tx_crc/crcpkt2/n321__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.192 | 0.241 |   1.356 |    2.355 | 
     | tx_core/tx_crc/crcpkt2/n321__L2_I2        | A ^ -> Y ^   | CLKBUF1 | 0.096 | 0.197 |   1.553 |    2.552 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[31] | CLK ^        | DFFSR   | 0.100 | 0.010 |   1.563 |    2.562 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[24] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.532
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.007
- Arrival Time                  6.005
= Slack Time                   -0.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.998 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.770 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.552 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.313 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.048 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.156 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.343 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.540 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.851 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.969 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.068 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.143 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.213 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.316 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.399 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.584 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v   | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.701 | 
     | tx_core/axi_master/U262                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.827 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v   | INVX2   | 0.077 | 0.081 |   2.905 |    1.907 | 
     | tx_core/axi_master/U408                         | B v -> Y ^   | NAND2X1 | 0.158 | 0.139 |   3.045 |    2.047 | 
     | tx_core/axi_master/U1053                        | C ^ -> Y v   | OAI21X1 | 0.115 | 0.071 |   3.115 |    2.118 | 
     | tx_core/axi_master/FE_PSC219_n669               | A v -> Y v   | BUFX4   | 0.107 | 0.180 |   3.296 |    2.298 | 
     | tx_core/axi_master/U1059                        | A v -> Y ^   | OAI21X1 | 0.120 | 0.134 |   3.430 |    2.432 | 
     | tx_core/axi_master/U1080                        | A ^ -> Y v   | NOR3X1  | 0.145 | 0.165 |   3.594 |    2.597 | 
     | tx_core/axi_master/U1081                        | C v -> Y ^   | NAND3X1 | 0.263 | 0.233 |   3.827 |    2.830 | 
     | tx_core/axi_master/U222                         | B ^ -> Y v   | NOR2X1  | 0.197 | 0.225 |   4.053 |    3.055 | 
     | tx_core/tx_crc/crcpkt1/U458                     | C v -> Y ^   | NAND3X1 | 0.127 | 0.138 |   4.191 |    3.193 | 
     | tx_core/tx_crc/crcpkt1/U267                     | B ^ -> Y v   | NOR2X1  | 0.146 | 0.150 |   4.341 |    3.343 | 
     | tx_core/tx_crc/crcpkt1/U667                     | B v -> Y ^   | NAND3X1 | 0.097 | 0.125 |   4.466 |    3.468 | 
     | tx_core/tx_crc/crcpkt1/U668                     | A ^ -> Y v   | INVX2   | 0.067 | 0.072 |   4.538 |    3.540 | 
     | tx_core/tx_crc/crcpkt1/U672                     | B v -> Y ^   | NAND2X1 | 0.202 | 0.169 |   4.707 |    3.709 | 
     | tx_core/tx_crc/crcpkt1/U673                     | A ^ -> Y v   | INVX8   | 0.168 | 0.135 |   4.842 |    3.844 | 
     | tx_core/tx_crc/crcpkt1/FE_OFCC84_n2514          | A v -> Y v   | BUFX4   | 0.694 | 0.498 |   5.340 |    4.342 | 
     | tx_core/tx_crc/crcpkt1/U1184                    | S v -> Y v   | MUX2X1  | 0.097 | 0.665 |   6.005 |    5.007 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[24]       | D v          | DFFSR   | 0.097 | 0.000 |   6.005 |    5.007 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.998 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.226 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.443 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.682 | 
     | FECTS_clks_clk___L4_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.930 | 
     | tx_core/tx_crc/crcpkt1/U394               | A ^ -> Y ^   | BUFX2   | 0.163 | 0.212 |   1.144 |    2.142 | 
     | tx_core/tx_crc/crcpkt1/n319__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.065 | 0.179 |   1.323 |    2.321 | 
     | tx_core/tx_crc/crcpkt1/n319__L2_I0        | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.203 |   1.526 |    2.524 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[24] | CLK ^        | DFFSR   | 0.126 | 0.006 |   1.532 |    2.530 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_
reg[18] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[18] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.122
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.016
- Arrival Time                  6.011
= Slack Time                   -0.994
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.994 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.766 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.548 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.310 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.045 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.160 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.346 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.543 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.854 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.972 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.071 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.146 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.216 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.319 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.402 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.587 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.779 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.889 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.943 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.121 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.247 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.397 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.719 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.099 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.287 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.451 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.512 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.611 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.689 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.861 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.967 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.459 | 
     | tx_core/tx_crc/crcpkt2/U1189                    | S v -> Y v   | MUX2X1  | 0.177 | 0.557 |   6.010 |    5.016 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[18]       | D v          | DFFSR   | 0.177 | 0.000 |   6.011 |    5.016 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.994 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.222 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.440 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.679 | 
     | FECTS_clks_clk___L4_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.927 | 
     | tx_core/tx_crc/crcpkt2/U382               | A ^ -> Y ^   | BUFX2   | 0.180 | 0.230 |   1.163 |    2.157 | 
     | tx_core/tx_crc/crcpkt2/n318__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.065 | 0.185 |   1.348 |    2.342 | 
     | tx_core/tx_crc/crcpkt2/n318__L2_I0        | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.195 |   1.543 |    2.537 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[18] | CLK ^        | DFFSR   | 0.139 | 0.016 |   1.559 |    2.553 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin40_d_reg[9] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin40_d_reg[9] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.533
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.016
- Arrival Time                  6.008
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.992 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.764 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.546 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.308 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.043 | 
     | tx_core/axi_master/U244                          | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.162 | 
     | tx_core/axi_master/n200__L1_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.348 | 
     | tx_core/axi_master/n200__L2_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.545 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]  | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.856 | 
     | tx_core/axi_master/pkt0_fifo/U24                 | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.974 | 
     | tx_core/axi_master/pkt0_fifo/U42                 | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.073 | 
     | tx_core/axi_master/pkt0_fifo/U43                 | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.148 | 
     | tx_core/axi_master/pkt0_fifo/U46                 | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.218 | 
     | tx_core/axi_master/pkt0_fifo/U28                 | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.321 | 
     | tx_core/axi_master/U258                          | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.404 | 
     | tx_core/axi_master/U261                          | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.589 | 
     | tx_core/axi_master/U118                          | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.781 | 
     | tx_core/axi_master/U119                          | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.891 | 
     | tx_core/axi_master/U850                          | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.945 | 
     | tx_core/axi_master/FE_PSC149_n530                | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.123 | 
     | tx_core/axi_master/U856                          | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.249 | 
     | tx_core/axi_master/U884                          | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.399 | 
     | tx_core/axi_master/U885                          | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.721 | 
     | tx_core/axi_master/U224                          | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.101 | 
     | tx_core/tx_crc/crcpkt2/U447                      | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.289 | 
     | tx_core/tx_crc/crcpkt2/U186                      | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.453 | 
     | tx_core/tx_crc/crcpkt2/U171                      | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.514 | 
     | tx_core/tx_crc/crcpkt2/U655                      | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.613 | 
     | tx_core/tx_crc/crcpkt2/U656                      | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.691 | 
     | tx_core/tx_crc/crcpkt2/U662                      | A v -> Y ^   | NAND3X1 | 0.086 | 0.099 |   4.782 |    3.790 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC228_n420            | A ^ -> Y ^   | BUFX4   | 0.086 | 0.139 |   4.921 |    3.928 | 
     | tx_core/tx_crc/crcpkt2/U663                      | A ^ -> Y v   | INVX8   | 0.493 | 0.103 |   5.024 |    4.031 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC200_FE_OFCN91_n2259 | A v -> Y v   | BUFX4   | 0.151 | 0.843 |   5.867 |    4.875 | 
     | tx_core/tx_crc/crcpkt2/U1495                     | S v -> Y v   | MUX2X1  | 0.065 | 0.141 |   6.008 |    5.016 | 
     | tx_core/tx_crc/crcpkt2/\crcin40_d_reg[9]         | D v          | DFFSR   | 0.065 | 0.000 |   6.008 |    5.016 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.220 | 
     | FECTS_clks_clk___L2_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.438 | 
     | FECTS_clks_clk___L3_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.677 | 
     | FECTS_clks_clk___L4_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.925 | 
     | tx_core/tx_crc/crcpkt2/U394              | A ^ -> Y ^   | BUFX2   | 0.153 | 0.203 |   1.135 |    2.127 | 
     | tx_core/tx_crc/crcpkt2/n316__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.198 |   1.333 |    2.325 | 
     | tx_core/tx_crc/crcpkt2/n316__L2_I0       | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.193 |   1.526 |    2.518 | 
     | tx_core/tx_crc/crcpkt2/\crcin40_d_reg[9] | CLK ^        | DFFSR   | 0.099 | 0.007 |   1.533 |    2.525 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\crcin56_d_
reg[28] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin56_d_reg[28] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.561
- Setup                         0.112
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.029
- Arrival Time                  6.021
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.992 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.764 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.546 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.307 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.042 | 
     | tx_core/axi_master/U244                          | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.162 | 
     | tx_core/axi_master/n200__L1_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.349 | 
     | tx_core/axi_master/n200__L2_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.545 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]  | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.852 | 
     | tx_core/axi_master/pkt0_fifo/U24                 | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.972 | 
     | tx_core/axi_master/pkt0_fifo/U42                 | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.146 | 
     | tx_core/axi_master/pkt0_fifo/U43                 | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.221 | 
     | tx_core/axi_master/pkt0_fifo/U46                 | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.347 | 
     | tx_core/axi_master/pkt0_fifo/U28                 | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.459 | 
     | tx_core/axi_master/U258                          | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.586 | 
     | tx_core/axi_master/U261                          | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.698 | 
     | tx_core/axi_master/U154                          | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.810 | 
     | tx_core/axi_master/U540                          | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.862 | 
     | tx_core/axi_master/FE_PSC212_n818                | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.023 | 
     | tx_core/axi_master/U156                          | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.134 | 
     | tx_core/axi_master/U1267                         | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.208 | 
     | tx_core/axi_master/U1268                         | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.296 | 
     | tx_core/axi_master/U1272                         | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.448 | 
     | tx_core/axi_master/U1275                         | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.789 | 
     | tx_core/axi_master/U223                          | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.191 | 
     | tx_core/tx_crc/crcpkt0/U446                      | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.343 | 
     | tx_core/tx_crc/crcpkt0/U171                      | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.447 | 
     | tx_core/tx_crc/crcpkt0/U657                      | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.551 | 
     | tx_core/tx_crc/crcpkt0/U658                      | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.605 | 
     | tx_core/tx_crc/crcpkt0/U662                      | B v -> Y ^   | NAND2X1 | 0.067 | 0.062 |   4.659 |    3.667 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC187_n418            | A ^ -> Y ^   | BUFX4   | 0.077 | 0.131 |   4.790 |    3.798 | 
     | tx_core/tx_crc/crcpkt0/U663                      | A ^ -> Y v   | INVX8   | 0.144 | 0.091 |   4.881 |    3.890 | 
     | tx_core/tx_crc/crcpkt0/FE_OFCC76_n1654           | A v -> Y v   | BUFX4   | 0.636 | 0.439 |   5.321 |    4.329 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC227_FE_OFCN76_n1654 | A v -> Y v   | BUFX4   | 0.086 | 0.585 |   5.905 |    4.913 | 
     | tx_core/tx_crc/crcpkt0/U1185                     | S v -> Y v   | MUX2X1  | 0.127 | 0.116 |   6.021 |    5.029 | 
     | tx_core/tx_crc/crcpkt0/\crcin56_d_reg[28]        | D v          | DFFSR   | 0.127 | 0.000 |   6.021 |    5.029 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.220 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.438 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.676 | 
     | FECTS_clks_clk___L4_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.924 | 
     | tx_core/tx_crc/crcpkt0/U388               | A ^ -> Y ^   | BUFX2   | 0.174 | 0.221 |   1.154 |    2.146 | 
     | tx_core/tx_crc/crcpkt0/n324__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.067 | 0.186 |   1.340 |    2.332 | 
     | tx_core/tx_crc/crcpkt0/n324__L2_I1        | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.201 |   1.540 |    2.532 | 
     | tx_core/tx_crc/crcpkt0/\crcin56_d_reg[28] | CLK ^        | DFFSR   | 0.139 | 0.021 |   1.561 |    2.553 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin8_d_reg[9] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin8_d_reg[9] /D         (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.498
- Setup                         0.194
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.884
- Arrival Time                  5.876
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.992 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |   -0.764 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.218 |   0.446 |   -0.546 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.095 | 0.239 |   0.684 |   -0.307 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1  | 0.224 | 0.265 |   0.950 |   -0.042 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2    | 0.116 | 0.204 |   1.154 |    0.162 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.187 |   1.341 |    0.349 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.197 |   1.537 |    0.545 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR    | 0.087 | 0.311 |   1.849 |    0.857 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1   | 0.120 | 0.118 |   1.966 |    0.974 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1  | 0.099 | 0.100 |   2.066 |    1.074 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2    | 0.069 | 0.075 |   2.141 |    1.149 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1  | 0.068 | 0.070 |   2.210 |    1.218 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1   | 0.127 | 0.103 |   2.313 |    1.321 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1  | 0.089 | 0.083 |   2.397 |    1.405 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1  | 0.190 | 0.184 |   2.581 |    1.589 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1   | 0.165 | 0.192 |   2.773 |    1.781 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1  | 0.084 | 0.110 |   2.883 |    1.891 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1  | 0.112 | 0.053 |   2.937 |    1.945 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4    | 0.106 | 0.178 |   3.115 |    2.123 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1  | 0.115 | 0.126 |   3.241 |    2.249 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1   | 0.130 | 0.151 |   3.392 |    2.400 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1  | 0.406 | 0.322 |   3.714 |    2.722 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1   | 0.342 | 0.380 |   4.093 |    3.101 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1  | 0.182 | 0.188 |   4.281 |    3.289 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2    | 0.094 | 0.164 |   4.445 |    3.453 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC203_n456           | A ^ -> Y ^   | BUFX2    | 0.047 | 0.098 |   4.543 |    3.551 | 
     | tx_core/tx_crc/crcpkt2/U666                     | B ^ -> Y v   | NOR2X1   | 0.073 | 0.055 |   4.598 |    3.606 | 
     | tx_core/tx_crc/crcpkt2/U160                     | A v -> Y ^   | NAND2X1  | 0.262 | 0.217 |   4.815 |    3.823 | 
     | tx_core/tx_crc/crcpkt2/U199                     | B ^ -> Y v   | NOR2X1   | 0.167 | 0.199 |   5.014 |    4.022 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC93_n114           | A v -> Y v   | BUFX4    | 0.494 | 0.429 |   5.442 |    4.451 | 
     | tx_core/tx_crc/crcpkt2/U2512                    | B v -> Y ^   | NAND3X1  | 0.165 | 0.294 |   5.737 |    4.745 | 
     | tx_core/tx_crc/crcpkt2/U2513                    | C ^ -> Y v   | OAI21X1  | 0.129 | 0.070 |   5.807 |    4.815 | 
     | tx_core/tx_crc/crcpkt2/U2514                    | C v -> Y ^   | AOI21X1  | 0.068 | 0.069 |   5.876 |    4.884 | 
     | tx_core/tx_crc/crcpkt2/\crcin8_d_reg[9]         | D ^          | DFFPOSX1 | 0.068 | 0.000 |   5.876 |    4.884 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    1.220 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.467 |    1.459 | 
     | FECTS_clks_clk___L3_I8                  | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.164 |   0.631 |    1.623 | 
     | FECTS_clks_clk___L4_I20                 | A ^ -> Y ^   | CLKBUF1  | 0.199 | 0.244 |   0.876 |    1.868 | 
     | FECTS_clks_clk___L5_I32                 | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.209 |   1.085 |    2.077 | 
     | tx_core/tx_crc/crcpkt2/U376             | A ^ -> Y ^   | BUFX2    | 0.133 | 0.180 |   1.265 |    2.257 | 
     | tx_core/tx_crc/crcpkt2/n307__L1_I0      | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.225 |   1.490 |    2.482 | 
     | tx_core/tx_crc/crcpkt2/\crcin8_d_reg[9] | CLK ^        | DFFPOSX1 | 0.148 | 0.008 |   1.498 |    2.490 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin40_d_
reg[23] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin40_d_reg[23] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.551
- Setup                         0.116
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.015
- Arrival Time                  6.007
= Slack Time                   -0.992
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.992 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.764 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.546 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.307 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.042 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.162 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.349 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.545 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.857 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.974 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.074 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.149 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.218 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.321 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.405 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.589 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.781 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.891 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.945 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.123 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.249 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.400 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.722 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.101 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.289 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.453 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.515 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.613 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.691 | 
     | tx_core/tx_crc/crcpkt2/U662                     | A v -> Y ^   | NAND3X1 | 0.086 | 0.099 |   4.782 |    3.790 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC228_n420           | A ^ -> Y ^   | BUFX4   | 0.086 | 0.139 |   4.921 |    3.929 | 
     | tx_core/tx_crc/crcpkt2/U663                     | A ^ -> Y v   | INVX8   | 0.493 | 0.103 |   5.024 |    4.032 | 
     | tx_core/tx_crc/crcpkt2/U1467                    | S v -> Y v   | MUX2X1  | 0.149 | 0.983 |   6.007 |    5.015 | 
     | tx_core/tx_crc/crcpkt2/\crcin40_d_reg[23]       | D v          | DFFSR   | 0.149 | 0.000 |   6.007 |    5.015 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.220 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.438 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.676 | 
     | FECTS_clks_clk___L4_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.924 | 
     | tx_core/tx_crc/crcpkt2/U380               | A ^ -> Y ^   | BUFX2   | 0.174 | 0.226 |   1.159 |    2.151 | 
     | tx_core/tx_crc/crcpkt2/n319__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.066 | 0.183 |   1.342 |    2.334 | 
     | tx_core/tx_crc/crcpkt2/n319__L2_I3        | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.193 |   1.534 |    2.526 | 
     | tx_core/tx_crc/crcpkt2/\crcin40_d_reg[23] | CLK ^        | DFFSR   | 0.137 | 0.017 |   1.551 |    2.543 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin tx_core/QOS_selector/qos/\srv_cnt2_d_
reg[6] /CLK 
Endpoint:   tx_core/QOS_selector/qos/\srv_cnt2_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\depth_left_reg[0] /Q  (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.593
- Setup                         0.102
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.071
- Arrival Time                  6.063
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.991 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.763 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.467 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.220 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.044 | 
     | FECTS_clks_clk___L5_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    0.166 | 
     | FECTS_clks_clk___L6_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.207 |   1.365 |    0.373 | 
     | FECTS_clks_clk___L7_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.220 |   1.585 |    0.593 | 
     | tx_core/tx_crc/crcfifo2/\depth_left_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.174 | 0.379 |   1.964 |    0.972 | 
     | tx_core/tx_crc/crcfifo2/U21                        | A v -> Y ^   | INVX1   | 0.082 | 0.090 |   2.054 |    1.063 | 
     | tx_core/tx_crc/crcfifo2/U47                        | A ^ -> Y v   | NAND2X1 | 0.094 | 0.090 |   2.145 |    1.153 | 
     | tx_core/tx_crc/crcfifo2/U16                        | A v -> Y v   | OR2X2   | 0.062 | 0.129 |   2.273 |    1.282 | 
     | tx_core/tx_crc/crcfifo2/U46                        | A v -> Y v   | OR2X2   | 0.062 | 0.120 |   2.393 |    1.402 | 
     | tx_core/tx_crc/crcfifo2/U26                        | B v -> Y ^   | NOR2X1  | 0.142 | 0.127 |   2.520 |    1.529 | 
     | tx_core/QOS_selector/U36                           | C ^ -> Y v   | NAND3X1 | 0.096 | 0.089 |   2.610 |    1.618 | 
     | tx_core/U2                                         | A v -> Y ^   | INVX2   | 0.157 | 0.143 |   2.752 |    1.761 | 
     | tx_core/tx_rs/U163                                 | A ^ -> Y v   | INVX1   | 0.102 | 0.116 |   2.868 |    1.877 | 
     | tx_core/tx_rs/U69                                  | A v -> Y ^   | INVX2   | 0.090 | 0.095 |   2.963 |    1.972 | 
     | tx_core/tx_rs/U369                                 | D ^ -> Y v   | AOI22X1 | 0.101 | 0.068 |   3.031 |    2.040 | 
     | tx_core/tx_rs/U370                                 | C v -> Y ^   | NAND3X1 | 0.113 | 0.107 |   3.139 |    2.147 | 
     | tx_core/tx_rs/U160                                 | A ^ -> Y v   | INVX1   | 0.053 | 0.052 |   3.190 |    2.199 | 
     | tx_core/tx_rs/U58                                  | B v -> Y ^   | NAND2X1 | 0.066 | 0.060 |   3.251 |    2.259 | 
     | tx_core/tx_rs/U57                                  | A ^ -> Y v   | NOR2X1  | 0.365 | 0.306 |   3.557 |    2.565 | 
     | tx_core/QOS_selector/qos/U72                       | A v -> Y ^   | NAND2X1 | 0.121 | 0.183 |   3.740 |    2.749 | 
     | tx_core/QOS_selector/qos/U47                       | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   3.834 |    2.843 | 
     | tx_core/QOS_selector/qos/U155                      | B v -> Y ^   | OAI21X1 | 0.129 | 0.131 |   3.965 |    2.974 | 
     | tx_core/QOS_selector/qos/U62                       | B ^ -> Y ^   | AND2X2  | 0.148 | 0.174 |   4.139 |    3.148 | 
     | tx_core/QOS_selector/qos/U162                      | S ^ -> Y ^   | MUX2X1  | 0.102 | 0.138 |   4.278 |    3.286 | 
     | tx_core/QOS_selector/qos/U163                      | A ^ -> Y v   | INVX2   | 0.080 | 0.084 |   4.361 |    3.370 | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A v -> Y ^   | NOR2X1  | 0.100 | 0.098 |   4.460 |    3.468 | 
     | _55_2/U51                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y v   | INVX1   | 0.050 | 0.052 |   4.512 |    3.520 | 
     | _55_2/U77                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | B v -> Y ^   | NAND2X1 | 0.101 | 0.088 |   4.600 |    3.608 | 
     | _55_2/U49                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.112 | 0.132 |   4.732 |    3.740 | 
     | _55_2/U68                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B ^ -> Y v   | NAND2X1 | 0.083 | 0.081 |   4.812 |    3.821 | 
     | _55_2/U50                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A v -> Y ^   | INVX2   | 0.044 | 0.048 |   4.861 |    3.869 | 
     | _55_2/U86                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | C ^ -> Y v   | AOI21X1 | 0.123 | 0.117 |   4.978 |    3.986 | 
     | _55_2/U44                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.183 | 0.179 |   5.157 |    4.165 | 
     | _55_2/U38                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y v   | INVX2   | 0.098 | 0.101 |   5.258 |    4.267 | 
     | _55_2/U87                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.114 | 0.121 |   5.379 |    4.388 | 
     | _55_2/U31                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.086 | 0.116 |   5.495 |    4.504 | 
     | _55_2/U22                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/U130                      | B ^ -> Y v   | NOR2X1  | 0.067 | 0.067 |   5.562 |    4.571 | 
     | tx_core/QOS_selector/qos/U133                      | A v -> Y ^   | NAND3X1 | 0.326 | 0.274 |   5.836 |    4.844 | 
     | tx_core/QOS_selector/qos/U79                       | A ^ -> Y v   | INVX4   | 0.140 | 0.140 |   5.976 |    4.984 | 
     | tx_core/QOS_selector/qos/U182                      | A v -> Y ^   | NOR2X1  | 0.079 | 0.086 |   6.062 |    5.071 | 
     | tx_core/QOS_selector/qos/\srv_cnt2_d_reg[6]        | D ^          | DFFSR   | 0.079 | 0.000 |   6.063 |    5.071 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.991 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.219 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.516 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.763 | 
     | FECTS_clks_clk___L4_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.939 | 
     | FECTS_clks_clk___L5_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    2.149 | 
     | FECTS_clks_clk___L6_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.109 | 0.206 |   1.364 |    2.355 | 
     | FECTS_clks_clk___L7_I10                     | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.227 |   1.591 |    2.582 | 
     | tx_core/QOS_selector/qos/\srv_cnt2_d_reg[6] | CLK ^        | DFFSR   | 0.146 | 0.002 |   1.593 |    2.585 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data48_d_reg[18] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data48_d_reg[18] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.542
- Setup                         0.109
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.013
- Arrival Time                  6.004
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.991 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.763 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.545 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.306 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.041 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.163 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.350 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.547 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.853 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.973 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.148 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.222 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.348 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.460 | 
     | tx_core/axi_master/U258                           | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.587 | 
     | tx_core/axi_master/U261                           | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.699 | 
     | tx_core/axi_master/U154                           | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.811 | 
     | tx_core/axi_master/U540                           | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.863 | 
     | tx_core/axi_master/FE_PSC212_n818                 | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.024 | 
     | tx_core/axi_master/U156                           | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.135 | 
     | tx_core/axi_master/U1267                          | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.209 | 
     | tx_core/axi_master/U1268                          | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.297 | 
     | tx_core/axi_master/U1272                          | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.449 | 
     | tx_core/axi_master/U1275                          | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.790 | 
     | tx_core/axi_master/U223                           | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.192 | 
     | tx_core/tx_crc/crcpkt0/U446                       | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.344 | 
     | tx_core/tx_crc/crcpkt0/U171                       | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.448 | 
     | tx_core/tx_crc/crcpkt0/U657                       | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.553 | 
     | tx_core/tx_crc/crcpkt0/U658                       | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.606 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2824_n421            | A v -> Y v   | BUFX2   | 0.060 | 0.114 |   4.711 |    3.720 | 
     | tx_core/tx_crc/crcpkt0/U660                       | B v -> Y ^   | NAND3X1 | 0.106 | 0.089 |   4.800 |    3.809 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC220_n417             | A ^ -> Y ^   | BUFX4   | 0.086 | 0.143 |   4.944 |    3.953 | 
     | tx_core/tx_crc/crcpkt0/U661                       | A ^ -> Y v   | INVX8   | 0.476 | 0.109 |   5.053 |    4.062 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2817_FE_OFCN77_n1653 | A v -> Y v   | CLKBUF1 | 0.279 | 0.769 |   5.822 |    4.831 | 
     | tx_core/tx_crc/crcpkt0/U1288                      | S v -> Y v   | MUX2X1  | 0.095 | 0.182 |   6.004 |    5.013 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[18]          | D v          | DFFSR   | 0.095 | 0.000 |   6.004 |    5.013 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.991 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.219 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.458 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.696 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.853 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.053 | 
     | tx_core/tx_crc/crcpkt0/U391              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.198 |   1.260 |    2.251 | 
     | tx_core/tx_crc/crcpkt0/n311__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.269 |   1.530 |    2.521 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[18] | CLK ^        | DFFSR   | 0.215 | 0.013 |   1.542 |    2.533 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data48_d_reg[20] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data48_d_reg[20] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.541
- Setup                         0.110
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.011
- Arrival Time                  6.002
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.991 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.763 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.545 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.306 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.041 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.163 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.350 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.547 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.853 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.973 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.148 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.223 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.348 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.460 | 
     | tx_core/axi_master/U258                           | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.587 | 
     | tx_core/axi_master/U261                           | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.699 | 
     | tx_core/axi_master/U154                           | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.811 | 
     | tx_core/axi_master/U540                           | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.863 | 
     | tx_core/axi_master/FE_PSC212_n818                 | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.024 | 
     | tx_core/axi_master/U156                           | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.135 | 
     | tx_core/axi_master/U1267                          | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.209 | 
     | tx_core/axi_master/U1268                          | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.298 | 
     | tx_core/axi_master/U1272                          | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.449 | 
     | tx_core/axi_master/U1275                          | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.790 | 
     | tx_core/axi_master/U223                           | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.192 | 
     | tx_core/tx_crc/crcpkt0/U446                       | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.344 | 
     | tx_core/tx_crc/crcpkt0/U171                       | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.448 | 
     | tx_core/tx_crc/crcpkt0/U657                       | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.553 | 
     | tx_core/tx_crc/crcpkt0/U658                       | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.606 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2824_n421            | A v -> Y v   | BUFX2   | 0.060 | 0.114 |   4.711 |    3.720 | 
     | tx_core/tx_crc/crcpkt0/U660                       | B v -> Y ^   | NAND3X1 | 0.106 | 0.089 |   4.800 |    3.810 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC220_n417             | A ^ -> Y ^   | BUFX4   | 0.086 | 0.143 |   4.944 |    3.953 | 
     | tx_core/tx_crc/crcpkt0/U661                       | A ^ -> Y v   | INVX8   | 0.476 | 0.109 |   5.053 |    4.062 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2817_FE_OFCN77_n1653 | A v -> Y v   | CLKBUF1 | 0.279 | 0.769 |   5.822 |    4.831 | 
     | tx_core/tx_crc/crcpkt0/U1284                      | S v -> Y v   | MUX2X1  | 0.101 | 0.179 |   6.002 |    5.011 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[20]          | D v          | DFFSR   | 0.101 | 0.000 |   6.002 |    5.011 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.991 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.219 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.458 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.696 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.852 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.053 | 
     | tx_core/tx_crc/crcpkt0/U391              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.198 |   1.260 |    2.251 | 
     | tx_core/tx_crc/crcpkt0/n311__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.269 |   1.530 |    2.521 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[20] | CLK ^        | DFFSR   | 0.214 | 0.012 |   1.541 |    2.532 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin tx_core/QOS_selector/qos/\srv_cnt1_d_
reg[0] /CLK 
Endpoint:   tx_core/QOS_selector/qos/\srv_cnt1_d_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\depth_left_reg[0] /Q  (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
- Setup                         0.101
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.073
- Arrival Time                  6.064
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.991 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.763 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.466 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.219 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.043 | 
     | FECTS_clks_clk___L5_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    0.167 | 
     | FECTS_clks_clk___L6_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.207 |   1.365 |    0.374 | 
     | FECTS_clks_clk___L7_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.220 |   1.585 |    0.594 | 
     | tx_core/tx_crc/crcfifo2/\depth_left_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.174 | 0.379 |   1.964 |    0.973 | 
     | tx_core/tx_crc/crcfifo2/U21                        | A v -> Y ^   | INVX1   | 0.082 | 0.090 |   2.054 |    1.064 | 
     | tx_core/tx_crc/crcfifo2/U47                        | A ^ -> Y v   | NAND2X1 | 0.094 | 0.090 |   2.145 |    1.154 | 
     | tx_core/tx_crc/crcfifo2/U16                        | A v -> Y v   | OR2X2   | 0.062 | 0.129 |   2.273 |    1.283 | 
     | tx_core/tx_crc/crcfifo2/U46                        | A v -> Y v   | OR2X2   | 0.062 | 0.120 |   2.393 |    1.402 | 
     | tx_core/tx_crc/crcfifo2/U26                        | B v -> Y ^   | NOR2X1  | 0.142 | 0.127 |   2.520 |    1.530 | 
     | tx_core/QOS_selector/U36                           | C ^ -> Y v   | NAND3X1 | 0.096 | 0.089 |   2.610 |    1.619 | 
     | tx_core/U2                                         | A v -> Y ^   | INVX2   | 0.157 | 0.143 |   2.752 |    1.762 | 
     | tx_core/tx_rs/U163                                 | A ^ -> Y v   | INVX1   | 0.102 | 0.116 |   2.868 |    1.877 | 
     | tx_core/tx_rs/U69                                  | A v -> Y ^   | INVX2   | 0.090 | 0.095 |   2.963 |    1.973 | 
     | tx_core/tx_rs/U369                                 | D ^ -> Y v   | AOI22X1 | 0.101 | 0.068 |   3.031 |    2.040 | 
     | tx_core/tx_rs/U370                                 | C v -> Y ^   | NAND3X1 | 0.113 | 0.107 |   3.139 |    2.148 | 
     | tx_core/tx_rs/U160                                 | A ^ -> Y v   | INVX1   | 0.053 | 0.052 |   3.190 |    2.200 | 
     | tx_core/tx_rs/U58                                  | B v -> Y ^   | NAND2X1 | 0.066 | 0.060 |   3.251 |    2.260 | 
     | tx_core/tx_rs/U57                                  | A ^ -> Y v   | NOR2X1  | 0.365 | 0.306 |   3.557 |    2.566 | 
     | tx_core/QOS_selector/qos/U72                       | A v -> Y ^   | NAND2X1 | 0.121 | 0.183 |   3.740 |    2.749 | 
     | tx_core/QOS_selector/qos/U47                       | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   3.834 |    2.844 | 
     | tx_core/QOS_selector/qos/U155                      | B v -> Y ^   | OAI21X1 | 0.129 | 0.131 |   3.965 |    2.974 | 
     | tx_core/QOS_selector/qos/U62                       | B ^ -> Y ^   | AND2X2  | 0.148 | 0.174 |   4.139 |    3.149 | 
     | tx_core/QOS_selector/qos/U162                      | S ^ -> Y ^   | MUX2X1  | 0.102 | 0.138 |   4.278 |    3.287 | 
     | tx_core/QOS_selector/qos/U163                      | A ^ -> Y v   | INVX2   | 0.080 | 0.084 |   4.361 |    3.371 | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A v -> Y ^   | NOR2X1  | 0.100 | 0.098 |   4.460 |    3.469 | 
     | _55_2/U51                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y v   | INVX1   | 0.050 | 0.052 |   4.512 |    3.521 | 
     | _55_2/U77                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | B v -> Y ^   | NAND2X1 | 0.101 | 0.088 |   4.600 |    3.609 | 
     | _55_2/U49                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.112 | 0.132 |   4.732 |    3.741 | 
     | _55_2/U68                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B ^ -> Y v   | NAND2X1 | 0.083 | 0.081 |   4.812 |    3.822 | 
     | _55_2/U50                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A v -> Y ^   | INVX2   | 0.044 | 0.048 |   4.861 |    3.870 | 
     | _55_2/U86                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | C ^ -> Y v   | AOI21X1 | 0.123 | 0.117 |   4.978 |    3.987 | 
     | _55_2/U44                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.183 | 0.179 |   5.157 |    4.166 | 
     | _55_2/U38                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y v   | INVX2   | 0.098 | 0.101 |   5.258 |    4.268 | 
     | _55_2/U87                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.114 | 0.121 |   5.379 |    4.389 | 
     | _55_2/U31                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.086 | 0.116 |   5.495 |    4.504 | 
     | _55_2/U22                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/U130                      | B ^ -> Y v   | NOR2X1  | 0.067 | 0.067 |   5.562 |    4.571 | 
     | tx_core/QOS_selector/qos/U133                      | A v -> Y ^   | NAND3X1 | 0.326 | 0.274 |   5.836 |    4.845 | 
     | tx_core/QOS_selector/qos/U79                       | A ^ -> Y v   | INVX4   | 0.140 | 0.140 |   5.976 |    4.985 | 
     | tx_core/QOS_selector/qos/U165                      | A v -> Y ^   | NOR2X1  | 0.072 | 0.088 |   6.064 |    5.073 | 
     | tx_core/QOS_selector/qos/\srv_cnt1_d_reg[0]        | D ^          | DFFSR   | 0.072 | 0.000 |   6.064 |    5.073 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.991 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.219 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.515 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.762 | 
     | FECTS_clks_clk___L4_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.938 | 
     | FECTS_clks_clk___L5_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    2.148 | 
     | FECTS_clks_clk___L6_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.109 | 0.206 |   1.364 |    2.354 | 
     | FECTS_clks_clk___L7_I10                     | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.227 |   1.591 |    2.581 | 
     | tx_core/QOS_selector/qos/\srv_cnt1_d_reg[0] | CLK ^        | DFFSR   | 0.146 | 0.004 |   1.594 |    2.585 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data48_d_reg[26] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data48_d_reg[26] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.537
- Setup                         0.118
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.999
- Arrival Time                  5.990
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.990 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.762 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.545 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.306 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.041 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.164 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.350 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.547 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.854 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.974 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.148 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.223 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.349 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.460 | 
     | tx_core/axi_master/U258                           | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.587 | 
     | tx_core/axi_master/U261                           | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.700 | 
     | tx_core/axi_master/U154                           | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.812 | 
     | tx_core/axi_master/U540                           | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.863 | 
     | tx_core/axi_master/FE_PSC212_n818                 | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.024 | 
     | tx_core/axi_master/U156                           | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.135 | 
     | tx_core/axi_master/U1267                          | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.209 | 
     | tx_core/axi_master/U1268                          | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.298 | 
     | tx_core/axi_master/U1272                          | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.449 | 
     | tx_core/axi_master/U1275                          | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.790 | 
     | tx_core/axi_master/U223                           | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.192 | 
     | tx_core/tx_crc/crcpkt0/U446                       | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.344 | 
     | tx_core/tx_crc/crcpkt0/U171                       | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.448 | 
     | tx_core/tx_crc/crcpkt0/U657                       | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.553 | 
     | tx_core/tx_crc/crcpkt0/U658                       | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.607 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2824_n421            | A v -> Y v   | BUFX2   | 0.060 | 0.114 |   4.711 |    3.721 | 
     | tx_core/tx_crc/crcpkt0/U660                       | B v -> Y ^   | NAND3X1 | 0.106 | 0.089 |   4.800 |    3.810 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC220_n417             | A ^ -> Y ^   | BUFX4   | 0.086 | 0.143 |   4.944 |    3.953 | 
     | tx_core/tx_crc/crcpkt0/U661                       | A ^ -> Y v   | INVX8   | 0.476 | 0.109 |   5.053 |    4.063 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2817_FE_OFCN77_n1653 | A v -> Y v   | CLKBUF1 | 0.279 | 0.769 |   5.822 |    4.832 | 
     | tx_core/tx_crc/crcpkt0/U1272                      | S v -> Y v   | MUX2X1  | 0.136 | 0.167 |   5.989 |    4.999 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[26]          | D v          | DFFSR   | 0.136 | 0.000 |   5.990 |    4.999 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.218 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.458 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.696 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.852 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.052 | 
     | tx_core/tx_crc/crcpkt0/U391              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.198 |   1.260 |    2.251 | 
     | tx_core/tx_crc/crcpkt0/n311__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.269 |   1.530 |    2.520 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[26] | CLK ^        | DFFSR   | 0.214 | 0.007 |   1.537 |    2.527 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\data48_d_reg[45] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data48_d_reg[45] /D        (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.592
- Setup                         0.112
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.060
- Arrival Time                  6.050
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.990 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.762 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.544 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.306 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.041 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.164 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.350 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.547 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.858 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.976 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.075 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.150 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.220 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.323 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.406 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.591 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.783 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.893 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.947 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.125 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.251 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.401 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.723 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.103 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.291 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.455 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.516 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.615 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.693 | 
     | tx_core/tx_crc/crcpkt2/U658                     | B v -> Y ^   | NAND3X1 | 0.133 | 0.090 |   4.773 |    3.783 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC233_n415           | A ^ -> Y ^   | BUFX4   | 0.082 | 0.148 |   4.921 |    3.931 | 
     | tx_core/tx_crc/crcpkt2/U659                     | A ^ -> Y v   | INVX8   | 0.434 | 0.108 |   5.029 |    4.038 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC2846_n2518         | A v -> Y v   | CLKBUF1 | 0.059 | 0.909 |   5.938 |    4.948 | 
     | tx_core/tx_crc/crcpkt2/U1225                    | S v -> Y ^   | MUX2X1  | 0.127 | 0.112 |   6.050 |    5.060 | 
     | tx_core/tx_crc/crcpkt2/\data48_d_reg[45]        | D ^          | DFFSR   | 0.127 | 0.000 |   6.050 |    5.060 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.218 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.458 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.695 | 
     | FECTS_clks_clk___L4_I17                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |    1.945 | 
     | tx_core/tx_crc/crcpkt2/U395              | A ^ -> Y ^   | BUFX2   | 0.206 | 0.209 |   1.163 |    2.154 | 
     | tx_core/tx_crc/crcpkt2/n308__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.083 | 0.200 |   1.364 |    2.354 | 
     | tx_core/tx_crc/crcpkt2/n308__L2_I3       | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.207 |   1.570 |    2.561 | 
     | tx_core/tx_crc/crcpkt2/\data48_d_reg[45] | CLK ^        | DFFSR   | 0.141 | 0.021 |   1.592 |    2.582 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data48_d_reg[34] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data48_d_reg[34] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.541
- Setup                         0.119
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.002
- Arrival Time                  5.992
= Slack Time                   -0.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.990 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.762 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.544 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.305 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.040 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.164 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.351 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.547 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.854 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.974 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.148 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.223 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.349 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.461 | 
     | tx_core/axi_master/U258                           | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.587 | 
     | tx_core/axi_master/U261                           | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.700 | 
     | tx_core/axi_master/U154                           | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.812 | 
     | tx_core/axi_master/U540                           | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.864 | 
     | tx_core/axi_master/FE_PSC212_n818                 | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.025 | 
     | tx_core/axi_master/U156                           | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.136 | 
     | tx_core/axi_master/U1267                          | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.210 | 
     | tx_core/axi_master/U1268                          | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.298 | 
     | tx_core/axi_master/U1272                          | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.450 | 
     | tx_core/axi_master/U1275                          | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.790 | 
     | tx_core/axi_master/U223                           | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.193 | 
     | tx_core/tx_crc/crcpkt0/U446                       | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.345 | 
     | tx_core/tx_crc/crcpkt0/U171                       | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.449 | 
     | tx_core/tx_crc/crcpkt0/U657                       | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.553 | 
     | tx_core/tx_crc/crcpkt0/U658                       | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.607 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2824_n421            | A v -> Y v   | BUFX2   | 0.060 | 0.114 |   4.711 |    3.721 | 
     | tx_core/tx_crc/crcpkt0/U660                       | B v -> Y ^   | NAND3X1 | 0.106 | 0.089 |   4.800 |    3.810 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC220_n417             | A ^ -> Y ^   | BUFX4   | 0.086 | 0.143 |   4.944 |    3.954 | 
     | tx_core/tx_crc/crcpkt0/U661                       | A ^ -> Y v   | INVX8   | 0.476 | 0.109 |   5.053 |    4.063 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2817_FE_OFCN77_n1653 | A v -> Y v   | CLKBUF1 | 0.279 | 0.769 |   5.822 |    4.832 | 
     | tx_core/tx_crc/crcpkt0/U1257                      | S v -> Y v   | MUX2X1  | 0.144 | 0.170 |   5.992 |    5.002 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[34]          | D v          | DFFSR   | 0.144 | 0.000 |   5.992 |    5.002 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.218 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.457 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.695 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.852 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.052 | 
     | tx_core/tx_crc/crcpkt0/U391              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.198 |   1.260 |    2.250 | 
     | tx_core/tx_crc/crcpkt0/n311__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.269 |   1.530 |    2.520 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[34] | CLK ^        | DFFSR   | 0.214 | 0.011 |   1.541 |    2.531 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data48_d_reg[17] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data48_d_reg[17] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.542
- Setup                         0.110
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.012
- Arrival Time                  6.002
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.761 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.544 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.305 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.040 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.165 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.351 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.548 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.855 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.975 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.149 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.224 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.350 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.461 | 
     | tx_core/axi_master/U258                           | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.588 | 
     | tx_core/axi_master/U261                           | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.701 | 
     | tx_core/axi_master/U154                           | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.813 | 
     | tx_core/axi_master/U540                           | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.864 | 
     | tx_core/axi_master/FE_PSC212_n818                 | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.025 | 
     | tx_core/axi_master/U156                           | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.136 | 
     | tx_core/axi_master/U1267                          | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.210 | 
     | tx_core/axi_master/U1268                          | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.299 | 
     | tx_core/axi_master/U1272                          | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.450 | 
     | tx_core/axi_master/U1275                          | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.791 | 
     | tx_core/axi_master/U223                           | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.193 | 
     | tx_core/tx_crc/crcpkt0/U446                       | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.345 | 
     | tx_core/tx_crc/crcpkt0/U171                       | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.449 | 
     | tx_core/tx_crc/crcpkt0/U657                       | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.554 | 
     | tx_core/tx_crc/crcpkt0/U658                       | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.608 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2824_n421            | A v -> Y v   | BUFX2   | 0.060 | 0.114 |   4.711 |    3.722 | 
     | tx_core/tx_crc/crcpkt0/U660                       | B v -> Y ^   | NAND3X1 | 0.106 | 0.089 |   4.800 |    3.811 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC220_n417             | A ^ -> Y ^   | BUFX4   | 0.086 | 0.143 |   4.944 |    3.954 | 
     | tx_core/tx_crc/crcpkt0/U661                       | A ^ -> Y v   | INVX8   | 0.476 | 0.109 |   5.053 |    4.064 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2817_FE_OFCN77_n1653 | A v -> Y v   | CLKBUF1 | 0.279 | 0.769 |   5.822 |    4.833 | 
     | tx_core/tx_crc/crcpkt0/U1290                      | S v -> Y v   | MUX2X1  | 0.098 | 0.180 |   6.002 |    5.012 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[17]          | D v          | DFFSR   | 0.098 | 0.000 |   6.002 |    5.012 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.990 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.218 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.457 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.695 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.851 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.052 | 
     | tx_core/tx_crc/crcpkt0/U391              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.198 |   1.260 |    2.250 | 
     | tx_core/tx_crc/crcpkt0/n311__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.269 |   1.530 |    2.519 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[17] | CLK ^        | DFFSR   | 0.215 | 0.012 |   1.542 |    2.531 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\crcin56_d_reg[8] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin56_d_reg[8] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.548
- Setup                         0.113
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.016
- Arrival Time                  6.005
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.761 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.544 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.305 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.040 | 
     | tx_core/axi_master/U244                          | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.165 | 
     | tx_core/axi_master/n200__L1_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.351 | 
     | tx_core/axi_master/n200__L2_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.548 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]  | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.855 | 
     | tx_core/axi_master/pkt0_fifo/U24                 | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.975 | 
     | tx_core/axi_master/pkt0_fifo/U42                 | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.149 | 
     | tx_core/axi_master/pkt0_fifo/U43                 | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.224 | 
     | tx_core/axi_master/pkt0_fifo/U46                 | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.350 | 
     | tx_core/axi_master/pkt0_fifo/U28                 | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.461 | 
     | tx_core/axi_master/U258                          | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.588 | 
     | tx_core/axi_master/U261                          | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.701 | 
     | tx_core/axi_master/U154                          | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.813 | 
     | tx_core/axi_master/U540                          | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.864 | 
     | tx_core/axi_master/FE_PSC212_n818                | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.025 | 
     | tx_core/axi_master/U156                          | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.136 | 
     | tx_core/axi_master/U1267                         | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.210 | 
     | tx_core/axi_master/U1268                         | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.299 | 
     | tx_core/axi_master/U1272                         | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.450 | 
     | tx_core/axi_master/U1275                         | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.791 | 
     | tx_core/axi_master/U223                          | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.193 | 
     | tx_core/tx_crc/crcpkt0/U446                      | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.345 | 
     | tx_core/tx_crc/crcpkt0/U171                      | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.449 | 
     | tx_core/tx_crc/crcpkt0/U657                      | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.554 | 
     | tx_core/tx_crc/crcpkt0/U658                      | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.608 | 
     | tx_core/tx_crc/crcpkt0/U662                      | B v -> Y ^   | NAND2X1 | 0.067 | 0.062 |   4.659 |    3.670 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC187_n418            | A ^ -> Y ^   | BUFX4   | 0.077 | 0.131 |   4.790 |    3.801 | 
     | tx_core/tx_crc/crcpkt0/U663                      | A ^ -> Y v   | INVX8   | 0.144 | 0.091 |   4.881 |    3.892 | 
     | tx_core/tx_crc/crcpkt0/FE_OFCC76_n1654           | A v -> Y v   | BUFX4   | 0.636 | 0.439 |   5.321 |    4.331 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC213_FE_OFCN76_n1654 | A v -> Y v   | BUFX4   | 0.089 | 0.568 |   5.889 |    4.899 | 
     | tx_core/tx_crc/crcpkt0/U1216                     | S v -> Y v   | MUX2X1  | 0.107 | 0.116 |   6.005 |    5.016 | 
     | tx_core/tx_crc/crcpkt0/\crcin56_d_reg[8]         | D v          | DFFSR   | 0.107 | 0.000 |   6.005 |    5.016 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.217 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.457 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.695 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.851 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.051 | 
     | tx_core/tx_crc/crcpkt0/U398              | A ^ -> Y ^   | BUFX2   | 0.153 | 0.203 |   1.265 |    2.254 | 
     | tx_core/tx_crc/crcpkt0/n326__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.260 |   1.525 |    2.515 | 
     | tx_core/tx_crc/crcpkt0/\crcin56_d_reg[8] | CLK ^        | DFFSR   | 0.234 | 0.023 |   1.548 |    2.538 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin tx_core/QOS_selector/qos/\srv_cnt0_d_
reg[2] /CLK 
Endpoint:   tx_core/QOS_selector/qos/\srv_cnt0_d_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\depth_left_reg[0] /Q  (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.587
- Setup                         0.099
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.067
- Arrival Time                  6.056
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.761 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.464 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.218 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.042 | 
     | FECTS_clks_clk___L5_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    0.169 | 
     | FECTS_clks_clk___L6_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.207 |   1.365 |    0.376 | 
     | FECTS_clks_clk___L7_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.220 |   1.585 |    0.595 | 
     | tx_core/tx_crc/crcfifo2/\depth_left_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.174 | 0.379 |   1.964 |    0.975 | 
     | tx_core/tx_crc/crcfifo2/U21                        | A v -> Y ^   | INVX1   | 0.082 | 0.090 |   2.054 |    1.065 | 
     | tx_core/tx_crc/crcfifo2/U47                        | A ^ -> Y v   | NAND2X1 | 0.094 | 0.090 |   2.145 |    1.155 | 
     | tx_core/tx_crc/crcfifo2/U16                        | A v -> Y v   | OR2X2   | 0.062 | 0.129 |   2.273 |    1.284 | 
     | tx_core/tx_crc/crcfifo2/U46                        | A v -> Y v   | OR2X2   | 0.062 | 0.120 |   2.393 |    1.404 | 
     | tx_core/tx_crc/crcfifo2/U26                        | B v -> Y ^   | NOR2X1  | 0.142 | 0.127 |   2.520 |    1.531 | 
     | tx_core/QOS_selector/U36                           | C ^ -> Y v   | NAND3X1 | 0.096 | 0.089 |   2.610 |    1.621 | 
     | tx_core/U2                                         | A v -> Y ^   | INVX2   | 0.157 | 0.143 |   2.752 |    1.763 | 
     | tx_core/tx_rs/U163                                 | A ^ -> Y v   | INVX1   | 0.102 | 0.116 |   2.868 |    1.879 | 
     | tx_core/tx_rs/U69                                  | A v -> Y ^   | INVX2   | 0.090 | 0.095 |   2.963 |    1.974 | 
     | tx_core/tx_rs/U369                                 | D ^ -> Y v   | AOI22X1 | 0.101 | 0.068 |   3.031 |    2.042 | 
     | tx_core/tx_rs/U370                                 | C v -> Y ^   | NAND3X1 | 0.113 | 0.107 |   3.139 |    2.149 | 
     | tx_core/tx_rs/U160                                 | A ^ -> Y v   | INVX1   | 0.053 | 0.052 |   3.190 |    2.201 | 
     | tx_core/tx_rs/U58                                  | B v -> Y ^   | NAND2X1 | 0.066 | 0.060 |   3.251 |    2.261 | 
     | tx_core/tx_rs/U57                                  | A ^ -> Y v   | NOR2X1  | 0.365 | 0.306 |   3.557 |    2.568 | 
     | tx_core/QOS_selector/qos/U72                       | A v -> Y ^   | NAND2X1 | 0.121 | 0.183 |   3.740 |    2.751 | 
     | tx_core/QOS_selector/qos/U47                       | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   3.834 |    2.845 | 
     | tx_core/QOS_selector/qos/U155                      | B v -> Y ^   | OAI21X1 | 0.129 | 0.131 |   3.965 |    2.976 | 
     | tx_core/QOS_selector/qos/U62                       | B ^ -> Y ^   | AND2X2  | 0.148 | 0.174 |   4.139 |    3.150 | 
     | tx_core/QOS_selector/qos/U162                      | S ^ -> Y ^   | MUX2X1  | 0.102 | 0.138 |   4.278 |    3.288 | 
     | tx_core/QOS_selector/qos/U163                      | A ^ -> Y v   | INVX2   | 0.080 | 0.084 |   4.361 |    3.372 | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A v -> Y ^   | NOR2X1  | 0.100 | 0.098 |   4.460 |    3.471 | 
     | _55_2/U51                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y v   | INVX1   | 0.050 | 0.052 |   4.512 |    3.522 | 
     | _55_2/U77                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | B v -> Y ^   | NAND2X1 | 0.101 | 0.088 |   4.600 |    3.611 | 
     | _55_2/U49                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.112 | 0.132 |   4.732 |    3.742 | 
     | _55_2/U68                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B ^ -> Y v   | NAND2X1 | 0.083 | 0.081 |   4.812 |    3.823 | 
     | _55_2/U50                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A v -> Y ^   | INVX2   | 0.044 | 0.048 |   4.861 |    3.871 | 
     | _55_2/U86                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | C ^ -> Y v   | AOI21X1 | 0.123 | 0.117 |   4.978 |    3.989 | 
     | _55_2/U44                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.183 | 0.179 |   5.157 |    4.168 | 
     | _55_2/U38                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y v   | INVX2   | 0.098 | 0.101 |   5.258 |    4.269 | 
     | _55_2/U87                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.114 | 0.121 |   5.379 |    4.390 | 
     | _55_2/U31                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.086 | 0.116 |   5.495 |    4.506 | 
     | _55_2/U22                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/U130                      | B ^ -> Y v   | NOR2X1  | 0.067 | 0.067 |   5.562 |    4.573 | 
     | tx_core/QOS_selector/qos/U133                      | A v -> Y ^   | NAND3X1 | 0.326 | 0.274 |   5.836 |    4.847 | 
     | tx_core/QOS_selector/qos/U79                       | A ^ -> Y v   | INVX4   | 0.140 | 0.140 |   5.976 |    4.987 | 
     | tx_core/QOS_selector/qos/U173                      | A v -> Y ^   | NOR2X1  | 0.066 | 0.080 |   6.056 |    5.067 | 
     | tx_core/QOS_selector/qos/\srv_cnt0_d_reg[2]        | D ^          | DFFSR   | 0.066 | 0.000 |   6.056 |    5.067 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.217 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.514 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.761 | 
     | FECTS_clks_clk___L4_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.936 | 
     | FECTS_clks_clk___L5_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    2.147 | 
     | FECTS_clks_clk___L6_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.109 | 0.206 |   1.363 |    2.353 | 
     | FECTS_clks_clk___L7_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.214 |   1.577 |    2.567 | 
     | tx_core/QOS_selector/qos/\srv_cnt0_d_reg[2] | CLK ^        | DFFSR   | 0.144 | 0.009 |   1.587 |    2.576 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_reg[53] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[53] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
- Setup                         0.116
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.058
- Arrival Time                  6.047
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.761 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.543 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.305 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.040 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.165 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.351 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.548 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.860 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.977 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.077 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.151 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.221 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.324 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.408 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.592 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.784 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.894 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.948 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.126 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.252 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.402 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.724 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.104 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.292 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.456 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.518 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.616 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.694 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.866 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.972 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.464 | 
     | tx_core/tx_crc/crcpkt2/U1082                    | S v -> Y v   | MUX2X1  | 0.137 | 0.594 |   6.047 |    5.057 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[53]        | D v          | DFFSR   | 0.137 | 0.000 |   6.047 |    5.058 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.217 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.457 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.694 | 
     | FECTS_clks_clk___L4_I17                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |    1.944 | 
     | FECTS_clks_clk___L5_I23                  | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    2.151 | 
     | tx_core/tx_crc/crcpkt2/U387              | A ^ -> Y ^   | BUFX2   | 0.151 | 0.184 |   1.346 |    2.335 | 
     | tx_core/tx_crc/crcpkt2/n311__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.243 |   1.589 |    2.578 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[53] | CLK ^        | DFFSR   | 0.185 | 0.005 |   1.594 |    2.583 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data48_d_reg[23] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data48_d_reg[23] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.542
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.011
- Arrival Time                  6.000
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.761 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.543 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.304 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.039 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.165 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.352 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.548 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.855 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.975 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.149 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.224 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.350 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.462 | 
     | tx_core/axi_master/U258                           | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.589 | 
     | tx_core/axi_master/U261                           | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.701 | 
     | tx_core/axi_master/U154                           | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.813 | 
     | tx_core/axi_master/U540                           | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.865 | 
     | tx_core/axi_master/FE_PSC212_n818                 | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.026 | 
     | tx_core/axi_master/U156                           | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.137 | 
     | tx_core/axi_master/U1267                          | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.211 | 
     | tx_core/axi_master/U1268                          | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.299 | 
     | tx_core/axi_master/U1272                          | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.451 | 
     | tx_core/axi_master/U1275                          | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.792 | 
     | tx_core/axi_master/U223                           | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.194 | 
     | tx_core/tx_crc/crcpkt0/U446                       | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.346 | 
     | tx_core/tx_crc/crcpkt0/U171                       | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.450 | 
     | tx_core/tx_crc/crcpkt0/U657                       | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.554 | 
     | tx_core/tx_crc/crcpkt0/U658                       | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.608 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2824_n421            | A v -> Y v   | BUFX2   | 0.060 | 0.114 |   4.711 |    3.722 | 
     | tx_core/tx_crc/crcpkt0/U660                       | B v -> Y ^   | NAND3X1 | 0.106 | 0.089 |   4.800 |    3.811 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC220_n417             | A ^ -> Y ^   | BUFX4   | 0.086 | 0.143 |   4.944 |    3.955 | 
     | tx_core/tx_crc/crcpkt0/U661                       | A ^ -> Y v   | INVX8   | 0.476 | 0.109 |   5.053 |    4.064 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2817_FE_OFCN77_n1653 | A v -> Y v   | CLKBUF1 | 0.279 | 0.769 |   5.822 |    4.833 | 
     | tx_core/tx_crc/crcpkt0/U1278                      | S v -> Y v   | MUX2X1  | 0.104 | 0.178 |   6.000 |    5.011 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[23]          | D v          | DFFSR   | 0.104 | 0.000 |   6.000 |    5.011 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.217 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.456 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.694 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.851 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.051 | 
     | tx_core/tx_crc/crcpkt0/U391              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.198 |   1.260 |    2.249 | 
     | tx_core/tx_crc/crcpkt0/n311__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.269 |   1.530 |    2.519 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[23] | CLK ^        | DFFSR   | 0.214 | 0.012 |   1.542 |    2.531 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\data48_d_reg[46] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data48_d_reg[46] /D        (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
- Setup                         0.112
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.061
- Arrival Time                  6.050
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.761 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.543 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.304 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.039 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.165 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.352 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.548 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.860 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.977 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.077 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.152 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.221 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.324 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.408 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.592 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.784 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.894 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.948 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.126 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.252 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.403 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.725 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.104 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.292 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.456 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.518 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.616 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.694 | 
     | tx_core/tx_crc/crcpkt2/U658                     | B v -> Y ^   | NAND3X1 | 0.133 | 0.090 |   4.773 |    3.784 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC233_n415           | A ^ -> Y ^   | BUFX4   | 0.082 | 0.148 |   4.921 |    3.932 | 
     | tx_core/tx_crc/crcpkt2/U659                     | A ^ -> Y v   | INVX8   | 0.434 | 0.108 |   5.029 |    4.040 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC2846_n2518         | A v -> Y v   | CLKBUF1 | 0.059 | 0.909 |   5.938 |    4.949 | 
     | tx_core/tx_crc/crcpkt2/U1223                    | S v -> Y ^   | MUX2X1  | 0.123 | 0.112 |   6.050 |    5.061 | 
     | tx_core/tx_crc/crcpkt2/\data48_d_reg[46]        | D ^          | DFFSR   | 0.123 | 0.000 |   6.050 |    5.061 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.217 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.456 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.694 | 
     | FECTS_clks_clk___L4_I17                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |    1.944 | 
     | tx_core/tx_crc/crcpkt2/U389              | A ^ -> Y ^   | BUFX2   | 0.130 | 0.174 |   1.128 |    2.117 | 
     | tx_core/tx_crc/crcpkt2/n309__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.213 |   1.341 |    2.330 | 
     | tx_core/tx_crc/crcpkt2/n309__L2_I1       | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.224 |   1.565 |    2.554 | 
     | tx_core/tx_crc/crcpkt2/\data48_d_reg[46] | CLK ^        | DFFSR   | 0.166 | 0.028 |   1.594 |    2.583 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data48_d_reg[22] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data48_d_reg[22] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.542
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.011
- Arrival Time                  6.000
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.761 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.543 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.304 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.039 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.165 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.352 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.549 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.855 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.975 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.150 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.224 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.350 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.462 | 
     | tx_core/axi_master/U258                           | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.589 | 
     | tx_core/axi_master/U261                           | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.701 | 
     | tx_core/axi_master/U154                           | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.813 | 
     | tx_core/axi_master/U540                           | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.865 | 
     | tx_core/axi_master/FE_PSC212_n818                 | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.026 | 
     | tx_core/axi_master/U156                           | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.137 | 
     | tx_core/axi_master/U1267                          | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.211 | 
     | tx_core/axi_master/U1268                          | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.299 | 
     | tx_core/axi_master/U1272                          | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.451 | 
     | tx_core/axi_master/U1275                          | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.792 | 
     | tx_core/axi_master/U223                           | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.194 | 
     | tx_core/tx_crc/crcpkt0/U446                       | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.346 | 
     | tx_core/tx_crc/crcpkt0/U171                       | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.450 | 
     | tx_core/tx_crc/crcpkt0/U657                       | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.555 | 
     | tx_core/tx_crc/crcpkt0/U658                       | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.608 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2824_n421            | A v -> Y v   | BUFX2   | 0.060 | 0.114 |   4.711 |    3.722 | 
     | tx_core/tx_crc/crcpkt0/U660                       | B v -> Y ^   | NAND3X1 | 0.106 | 0.089 |   4.800 |    3.811 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC220_n417             | A ^ -> Y ^   | BUFX4   | 0.086 | 0.143 |   4.944 |    3.955 | 
     | tx_core/tx_crc/crcpkt0/U661                       | A ^ -> Y v   | INVX8   | 0.476 | 0.109 |   5.053 |    4.064 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2817_FE_OFCN77_n1653 | A v -> Y v   | CLKBUF1 | 0.279 | 0.769 |   5.822 |    4.833 | 
     | tx_core/tx_crc/crcpkt0/U1280                      | S v -> Y v   | MUX2X1  | 0.103 | 0.178 |   6.000 |    5.011 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[22]          | D v          | DFFSR   | 0.103 | 0.000 |   6.000 |    5.011 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.217 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.456 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.694 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.851 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.051 | 
     | tx_core/tx_crc/crcpkt0/U391              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.198 |   1.260 |    2.249 | 
     | tx_core/tx_crc/crcpkt0/n311__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.269 |   1.530 |    2.519 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[22] | CLK ^        | DFFSR   | 0.215 | 0.012 |   1.542 |    2.531 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin tx_core/QOS_selector/qos/\srv_cnt1_d_
reg[3] /CLK 
Endpoint:   tx_core/QOS_selector/qos/\srv_cnt1_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\depth_left_reg[0] /Q  (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
- Setup                         0.100
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.074
- Arrival Time                  6.062
= Slack Time                   -0.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.989 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.761 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.464 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.217 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.041 | 
     | FECTS_clks_clk___L5_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    0.169 | 
     | FECTS_clks_clk___L6_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.207 |   1.365 |    0.376 | 
     | FECTS_clks_clk___L7_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.220 |   1.585 |    0.596 | 
     | tx_core/tx_crc/crcfifo2/\depth_left_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.174 | 0.379 |   1.964 |    0.975 | 
     | tx_core/tx_crc/crcfifo2/U21                        | A v -> Y ^   | INVX1   | 0.082 | 0.090 |   2.054 |    1.066 | 
     | tx_core/tx_crc/crcfifo2/U47                        | A ^ -> Y v   | NAND2X1 | 0.094 | 0.090 |   2.145 |    1.156 | 
     | tx_core/tx_crc/crcfifo2/U16                        | A v -> Y v   | OR2X2   | 0.062 | 0.129 |   2.273 |    1.285 | 
     | tx_core/tx_crc/crcfifo2/U46                        | A v -> Y v   | OR2X2   | 0.062 | 0.120 |   2.393 |    1.404 | 
     | tx_core/tx_crc/crcfifo2/U26                        | B v -> Y ^   | NOR2X1  | 0.142 | 0.127 |   2.520 |    1.532 | 
     | tx_core/QOS_selector/U36                           | C ^ -> Y v   | NAND3X1 | 0.096 | 0.089 |   2.610 |    1.621 | 
     | tx_core/U2                                         | A v -> Y ^   | INVX2   | 0.157 | 0.143 |   2.752 |    1.764 | 
     | tx_core/tx_rs/U163                                 | A ^ -> Y v   | INVX1   | 0.102 | 0.116 |   2.868 |    1.879 | 
     | tx_core/tx_rs/U69                                  | A v -> Y ^   | INVX2   | 0.090 | 0.095 |   2.963 |    1.975 | 
     | tx_core/tx_rs/U369                                 | D ^ -> Y v   | AOI22X1 | 0.101 | 0.068 |   3.031 |    2.042 | 
     | tx_core/tx_rs/U370                                 | C v -> Y ^   | NAND3X1 | 0.113 | 0.107 |   3.139 |    2.150 | 
     | tx_core/tx_rs/U160                                 | A ^ -> Y v   | INVX1   | 0.053 | 0.052 |   3.190 |    2.202 | 
     | tx_core/tx_rs/U58                                  | B v -> Y ^   | NAND2X1 | 0.066 | 0.060 |   3.251 |    2.262 | 
     | tx_core/tx_rs/U57                                  | A ^ -> Y v   | NOR2X1  | 0.365 | 0.306 |   3.557 |    2.568 | 
     | tx_core/QOS_selector/qos/U72                       | A v -> Y ^   | NAND2X1 | 0.121 | 0.183 |   3.740 |    2.751 | 
     | tx_core/QOS_selector/qos/U47                       | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   3.834 |    2.846 | 
     | tx_core/QOS_selector/qos/U155                      | B v -> Y ^   | OAI21X1 | 0.129 | 0.131 |   3.965 |    2.976 | 
     | tx_core/QOS_selector/qos/U62                       | B ^ -> Y ^   | AND2X2  | 0.148 | 0.174 |   4.139 |    3.151 | 
     | tx_core/QOS_selector/qos/U162                      | S ^ -> Y ^   | MUX2X1  | 0.102 | 0.138 |   4.278 |    3.289 | 
     | tx_core/QOS_selector/qos/U163                      | A ^ -> Y v   | INVX2   | 0.080 | 0.084 |   4.361 |    3.373 | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A v -> Y ^   | NOR2X1  | 0.100 | 0.098 |   4.460 |    3.471 | 
     | _55_2/U51                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y v   | INVX1   | 0.050 | 0.052 |   4.512 |    3.523 | 
     | _55_2/U77                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | B v -> Y ^   | NAND2X1 | 0.101 | 0.088 |   4.600 |    3.611 | 
     | _55_2/U49                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.112 | 0.132 |   4.732 |    3.743 | 
     | _55_2/U68                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B ^ -> Y v   | NAND2X1 | 0.083 | 0.081 |   4.812 |    3.824 | 
     | _55_2/U50                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A v -> Y ^   | INVX2   | 0.044 | 0.048 |   4.861 |    3.872 | 
     | _55_2/U86                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | C ^ -> Y v   | AOI21X1 | 0.123 | 0.117 |   4.978 |    3.989 | 
     | _55_2/U44                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.183 | 0.179 |   5.157 |    4.168 | 
     | _55_2/U38                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y v   | INVX2   | 0.098 | 0.101 |   5.258 |    4.270 | 
     | _55_2/U87                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.114 | 0.121 |   5.379 |    4.391 | 
     | _55_2/U31                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.086 | 0.116 |   5.495 |    4.506 | 
     | _55_2/U22                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/U130                      | B ^ -> Y v   | NOR2X1  | 0.067 | 0.067 |   5.562 |    4.573 | 
     | tx_core/QOS_selector/qos/U133                      | A v -> Y ^   | NAND3X1 | 0.326 | 0.274 |   5.836 |    4.847 | 
     | tx_core/QOS_selector/qos/U79                       | A ^ -> Y v   | INVX4   | 0.140 | 0.140 |   5.976 |    4.987 | 
     | tx_core/QOS_selector/qos/U160                      | A v -> Y ^   | NOR2X1  | 0.071 | 0.086 |   6.062 |    5.073 | 
     | tx_core/QOS_selector/qos/\srv_cnt1_d_reg[3]        | D ^          | DFFSR   | 0.071 | 0.000 |   6.062 |    5.074 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.989 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.217 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.513 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.760 | 
     | FECTS_clks_clk___L4_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.936 | 
     | FECTS_clks_clk___L5_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    2.146 | 
     | FECTS_clks_clk___L6_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.109 | 0.206 |   1.364 |    2.352 | 
     | FECTS_clks_clk___L7_I10                     | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.227 |   1.591 |    2.579 | 
     | tx_core/QOS_selector/qos/\srv_cnt1_d_reg[3] | CLK ^        | DFFSR   | 0.146 | 0.003 |   1.594 |    2.583 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_reg[48] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[48] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.595
- Setup                         0.117
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.058
- Arrival Time                  6.046
= Slack Time                   -0.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.988 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.760 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.542 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.303 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.038 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.166 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.353 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.549 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.861 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.978 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.078 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.153 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.222 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.325 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.409 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.593 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.785 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.895 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.949 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.127 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.253 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.404 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.726 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.105 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.293 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.457 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.519 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.617 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.695 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.867 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.973 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.465 | 
     | tx_core/tx_crc/crcpkt2/U1088                    | S v -> Y v   | MUX2X1  | 0.140 | 0.593 |   6.046 |    5.058 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[48]        | D v          | DFFSR   | 0.140 | 0.000 |   6.046 |    5.058 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.988 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.216 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.455 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.693 | 
     | FECTS_clks_clk___L4_I17                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |    1.943 | 
     | FECTS_clks_clk___L5_I23                  | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    2.150 | 
     | tx_core/tx_crc/crcpkt2/U387              | A ^ -> Y ^   | BUFX2   | 0.151 | 0.184 |   1.346 |    2.334 | 
     | tx_core/tx_crc/crcpkt2/n311__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.243 |   1.589 |    2.577 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[48] | CLK ^        | DFFSR   | 0.185 | 0.006 |   1.595 |    2.583 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data48_d_reg[25] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data48_d_reg[25] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.539
- Setup                         0.118
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.001
- Arrival Time                  5.989
= Slack Time                   -0.988
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.988 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.760 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.542 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.303 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.038 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.166 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.353 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.550 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.856 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.976 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.151 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.225 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.351 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.463 | 
     | tx_core/axi_master/U258                           | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.590 | 
     | tx_core/axi_master/U261                           | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.702 | 
     | tx_core/axi_master/U154                           | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.814 | 
     | tx_core/axi_master/U540                           | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.866 | 
     | tx_core/axi_master/FE_PSC212_n818                 | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.027 | 
     | tx_core/axi_master/U156                           | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.138 | 
     | tx_core/axi_master/U1267                          | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.212 | 
     | tx_core/axi_master/U1268                          | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.300 | 
     | tx_core/axi_master/U1272                          | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.452 | 
     | tx_core/axi_master/U1275                          | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.793 | 
     | tx_core/axi_master/U223                           | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.195 | 
     | tx_core/tx_crc/crcpkt0/U446                       | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.347 | 
     | tx_core/tx_crc/crcpkt0/U171                       | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.451 | 
     | tx_core/tx_crc/crcpkt0/U657                       | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.556 | 
     | tx_core/tx_crc/crcpkt0/U658                       | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.609 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2824_n421            | A v -> Y v   | BUFX2   | 0.060 | 0.114 |   4.711 |    3.723 | 
     | tx_core/tx_crc/crcpkt0/U660                       | B v -> Y ^   | NAND3X1 | 0.106 | 0.089 |   4.800 |    3.812 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC220_n417             | A ^ -> Y ^   | BUFX4   | 0.086 | 0.143 |   4.944 |    3.956 | 
     | tx_core/tx_crc/crcpkt0/U661                       | A ^ -> Y v   | INVX8   | 0.476 | 0.109 |   5.053 |    4.065 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2817_FE_OFCN77_n1653 | A v -> Y v   | CLKBUF1 | 0.279 | 0.769 |   5.822 |    4.834 | 
     | tx_core/tx_crc/crcpkt0/U1274                      | S v -> Y v   | MUX2X1  | 0.138 | 0.166 |   5.989 |    5.001 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[25]          | D v          | DFFSR   | 0.138 | 0.000 |   5.989 |    5.001 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.988 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.216 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.455 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.693 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.850 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.050 | 
     | tx_core/tx_crc/crcpkt0/U391              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.198 |   1.260 |    2.248 | 
     | tx_core/tx_crc/crcpkt0/n311__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.269 |   1.530 |    2.518 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[25] | CLK ^        | DFFSR   | 0.214 | 0.009 |   1.539 |    2.527 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_reg[42] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[42] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.599
- Setup                         0.117
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.062
- Arrival Time                  6.049
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.987 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.759 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.542 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.303 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.038 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.167 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.353 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.550 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.861 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.979 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.078 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.153 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.223 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.326 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.409 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.594 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.786 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.896 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.949 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.128 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.254 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.404 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.726 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.106 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.293 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.458 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.519 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.617 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.696 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.867 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.974 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.466 | 
     | tx_core/tx_crc/crcpkt2/U1096                    | S v -> Y v   | MUX2X1  | 0.140 | 0.596 |   6.049 |    5.062 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[42]        | D v          | DFFSR   | 0.140 | 0.000 |   6.049 |    5.062 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.987 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.215 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.455 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.693 | 
     | FECTS_clks_clk___L4_I17                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |    1.942 | 
     | FECTS_clks_clk___L5_I23                  | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    2.150 | 
     | tx_core/tx_crc/crcpkt2/U387              | A ^ -> Y ^   | BUFX2   | 0.151 | 0.184 |   1.346 |    2.334 | 
     | tx_core/tx_crc/crcpkt2/n311__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.243 |   1.589 |    2.576 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[42] | CLK ^        | DFFSR   | 0.186 | 0.010 |   1.599 |    2.586 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin tx_core/QOS_selector/qos/\srv_cnt0_d_
reg[6] /CLK 
Endpoint:   tx_core/QOS_selector/qos/\srv_cnt0_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\depth_left_reg[0] /Q  (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.593
- Setup                         0.100
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.073
- Arrival Time                  6.060
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.987 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.759 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.463 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.216 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.040 | 
     | FECTS_clks_clk___L5_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    0.170 | 
     | FECTS_clks_clk___L6_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.207 |   1.365 |    0.378 | 
     | FECTS_clks_clk___L7_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.220 |   1.585 |    0.597 | 
     | tx_core/tx_crc/crcfifo2/\depth_left_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.174 | 0.379 |   1.964 |    0.977 | 
     | tx_core/tx_crc/crcfifo2/U21                        | A v -> Y ^   | INVX1   | 0.082 | 0.090 |   2.054 |    1.067 | 
     | tx_core/tx_crc/crcfifo2/U47                        | A ^ -> Y v   | NAND2X1 | 0.094 | 0.090 |   2.145 |    1.157 | 
     | tx_core/tx_crc/crcfifo2/U16                        | A v -> Y v   | OR2X2   | 0.062 | 0.129 |   2.273 |    1.286 | 
     | tx_core/tx_crc/crcfifo2/U46                        | A v -> Y v   | OR2X2   | 0.062 | 0.120 |   2.393 |    1.406 | 
     | tx_core/tx_crc/crcfifo2/U26                        | B v -> Y ^   | NOR2X1  | 0.142 | 0.127 |   2.520 |    1.533 | 
     | tx_core/QOS_selector/U36                           | C ^ -> Y v   | NAND3X1 | 0.096 | 0.089 |   2.610 |    1.622 | 
     | tx_core/U2                                         | A v -> Y ^   | INVX2   | 0.157 | 0.143 |   2.752 |    1.765 | 
     | tx_core/tx_rs/U163                                 | A ^ -> Y v   | INVX1   | 0.102 | 0.116 |   2.868 |    1.881 | 
     | tx_core/tx_rs/U69                                  | A v -> Y ^   | INVX2   | 0.090 | 0.095 |   2.963 |    1.976 | 
     | tx_core/tx_rs/U369                                 | D ^ -> Y v   | AOI22X1 | 0.101 | 0.068 |   3.031 |    2.044 | 
     | tx_core/tx_rs/U370                                 | C v -> Y ^   | NAND3X1 | 0.113 | 0.107 |   3.139 |    2.151 | 
     | tx_core/tx_rs/U160                                 | A ^ -> Y v   | INVX1   | 0.053 | 0.052 |   3.190 |    2.203 | 
     | tx_core/tx_rs/U58                                  | B v -> Y ^   | NAND2X1 | 0.066 | 0.060 |   3.251 |    2.263 | 
     | tx_core/tx_rs/U57                                  | A ^ -> Y v   | NOR2X1  | 0.365 | 0.306 |   3.557 |    2.569 | 
     | tx_core/QOS_selector/qos/U72                       | A v -> Y ^   | NAND2X1 | 0.121 | 0.183 |   3.740 |    2.753 | 
     | tx_core/QOS_selector/qos/U47                       | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   3.834 |    2.847 | 
     | tx_core/QOS_selector/qos/U155                      | B v -> Y ^   | OAI21X1 | 0.129 | 0.131 |   3.965 |    2.978 | 
     | tx_core/QOS_selector/qos/U62                       | B ^ -> Y ^   | AND2X2  | 0.148 | 0.174 |   4.139 |    3.152 | 
     | tx_core/QOS_selector/qos/U162                      | S ^ -> Y ^   | MUX2X1  | 0.102 | 0.138 |   4.278 |    3.290 | 
     | tx_core/QOS_selector/qos/U163                      | A ^ -> Y v   | INVX2   | 0.080 | 0.084 |   4.361 |    3.374 | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A v -> Y ^   | NOR2X1  | 0.100 | 0.098 |   4.460 |    3.472 | 
     | _55_2/U51                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y v   | INVX1   | 0.050 | 0.052 |   4.512 |    3.524 | 
     | _55_2/U77                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | B v -> Y ^   | NAND2X1 | 0.101 | 0.088 |   4.600 |    3.612 | 
     | _55_2/U49                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.112 | 0.132 |   4.732 |    3.744 | 
     | _55_2/U68                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B ^ -> Y v   | NAND2X1 | 0.083 | 0.081 |   4.812 |    3.825 | 
     | _55_2/U50                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A v -> Y ^   | INVX2   | 0.044 | 0.048 |   4.861 |    3.873 | 
     | _55_2/U86                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | C ^ -> Y v   | AOI21X1 | 0.123 | 0.117 |   4.978 |    3.990 | 
     | _55_2/U44                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.183 | 0.179 |   5.157 |    4.170 | 
     | _55_2/U38                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y v   | INVX2   | 0.098 | 0.101 |   5.258 |    4.271 | 
     | _55_2/U87                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.114 | 0.121 |   5.379 |    4.392 | 
     | _55_2/U31                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.086 | 0.116 |   5.495 |    4.508 | 
     | _55_2/U22                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/U130                      | B ^ -> Y v   | NOR2X1  | 0.067 | 0.067 |   5.562 |    4.575 | 
     | tx_core/QOS_selector/qos/U133                      | A v -> Y ^   | NAND3X1 | 0.326 | 0.274 |   5.836 |    4.848 | 
     | tx_core/QOS_selector/qos/U79                       | A ^ -> Y v   | INVX4   | 0.140 | 0.140 |   5.976 |    4.989 | 
     | tx_core/QOS_selector/qos/U179                      | A v -> Y ^   | NOR2X1  | 0.070 | 0.084 |   6.060 |    5.072 | 
     | tx_core/QOS_selector/qos/\srv_cnt0_d_reg[6]        | D ^          | DFFSR   | 0.070 | 0.000 |   6.060 |    5.073 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.987 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.215 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.512 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.759 | 
     | FECTS_clks_clk___L4_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.935 | 
     | FECTS_clks_clk___L5_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    2.145 | 
     | FECTS_clks_clk___L6_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.109 | 0.206 |   1.364 |    2.351 | 
     | FECTS_clks_clk___L7_I10                     | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.227 |   1.591 |    2.578 | 
     | tx_core/QOS_selector/qos/\srv_cnt0_d_reg[6] | CLK ^        | DFFSR   | 0.146 | 0.002 |   1.593 |    2.580 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_
reg[17] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[17] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.559
- Setup                         0.116
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.023
- Arrival Time                  6.010
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.987 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.759 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.541 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.303 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.038 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.167 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.353 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.550 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.861 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.979 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.078 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.153 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.223 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.326 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.409 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.594 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.786 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.896 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.950 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.128 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.254 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.404 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.726 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.106 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.294 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.458 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.519 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.618 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.696 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.868 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.974 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.466 | 
     | tx_core/tx_crc/crcpkt2/U1190                    | S v -> Y v   | MUX2X1  | 0.147 | 0.557 |   6.010 |    5.023 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[17]       | D v          | DFFSR   | 0.147 | 0.000 |   6.010 |    5.023 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.987 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.215 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.433 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.672 | 
     | FECTS_clks_clk___L4_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.920 | 
     | tx_core/tx_crc/crcpkt2/U382               | A ^ -> Y ^   | BUFX2   | 0.180 | 0.230 |   1.163 |    2.150 | 
     | tx_core/tx_crc/crcpkt2/n318__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.065 | 0.185 |   1.348 |    2.335 | 
     | tx_core/tx_crc/crcpkt2/n318__L2_I0        | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.195 |   1.543 |    2.530 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[17] | CLK ^        | DFFSR   | 0.139 | 0.016 |   1.559 |    2.546 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_reg[0] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[0] /D        (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.575
- Setup                         0.103
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.052
- Arrival Time                  6.039
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.987 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.759 | 
     | FECTS_clks_clk___L2_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.541 | 
     | FECTS_clks_clk___L3_I0                           | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.302 | 
     | FECTS_clks_clk___L4_I1                           | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.037 | 
     | tx_core/axi_master/U244                          | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.167 | 
     | tx_core/axi_master/n200__L1_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.354 | 
     | tx_core/axi_master/n200__L2_I5                   | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.550 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]  | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.862 | 
     | tx_core/axi_master/pkt0_fifo/U24                 | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.979 | 
     | tx_core/axi_master/pkt0_fifo/U42                 | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.079 | 
     | tx_core/axi_master/pkt0_fifo/U43                 | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.154 | 
     | tx_core/axi_master/pkt0_fifo/U46                 | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.223 | 
     | tx_core/axi_master/pkt0_fifo/U28                 | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.326 | 
     | tx_core/axi_master/U258                          | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.410 | 
     | tx_core/axi_master/U261                          | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.594 | 
     | tx_core/axi_master/U154                          | B ^ -> Y v   | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.712 | 
     | tx_core/axi_master/U262                          | B v -> Y ^   | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.837 | 
     | tx_core/axi_master/U236                          | A ^ -> Y v   | INVX2   | 0.077 | 0.081 |   2.905 |    1.918 | 
     | tx_core/axi_master/U408                          | B v -> Y ^   | NAND2X1 | 0.158 | 0.139 |   3.045 |    2.058 | 
     | tx_core/axi_master/U1053                         | C ^ -> Y v   | OAI21X1 | 0.115 | 0.071 |   3.115 |    2.129 | 
     | tx_core/axi_master/FE_PSC219_n669                | A v -> Y v   | BUFX4   | 0.107 | 0.180 |   3.296 |    2.309 | 
     | tx_core/axi_master/U1059                         | A v -> Y ^   | OAI21X1 | 0.120 | 0.134 |   3.430 |    2.443 | 
     | tx_core/axi_master/U1080                         | A ^ -> Y v   | NOR3X1  | 0.145 | 0.165 |   3.594 |    2.608 | 
     | tx_core/axi_master/U1081                         | C v -> Y ^   | NAND3X1 | 0.263 | 0.233 |   3.827 |    2.840 | 
     | tx_core/axi_master/U222                          | B ^ -> Y v   | NOR2X1  | 0.197 | 0.225 |   4.053 |    3.066 | 
     | tx_core/tx_crc/crcpkt1/U458                      | C v -> Y ^   | NAND3X1 | 0.127 | 0.138 |   4.191 |    3.204 | 
     | tx_core/tx_crc/crcpkt1/U267                      | B ^ -> Y v   | NOR2X1  | 0.146 | 0.150 |   4.341 |    3.354 | 
     | tx_core/tx_crc/crcpkt1/U667                      | B v -> Y ^   | NAND3X1 | 0.097 | 0.125 |   4.466 |    3.479 | 
     | tx_core/tx_crc/crcpkt1/U668                      | A ^ -> Y v   | INVX2   | 0.067 | 0.072 |   4.538 |    3.551 | 
     | tx_core/tx_crc/crcpkt1/U672                      | B v -> Y ^   | NAND2X1 | 0.202 | 0.169 |   4.707 |    3.720 | 
     | tx_core/tx_crc/crcpkt1/U673                      | A ^ -> Y v   | INVX8   | 0.168 | 0.135 |   4.842 |    3.855 | 
     | tx_core/tx_crc/crcpkt1/FE_OFCC84_n2514           | A v -> Y v   | BUFX4   | 0.694 | 0.498 |   5.340 |    4.353 | 
     | tx_core/tx_crc/crcpkt1/FE_PSC243_FE_OFCN84_n2514 | A v -> Y v   | BUFX2   | 0.073 | 0.584 |   5.924 |    4.937 | 
     | tx_core/tx_crc/crcpkt1/U1220                     | S v -> Y ^   | MUX2X1  | 0.084 | 0.115 |   6.039 |    5.052 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[0]         | D ^          | DFFSR   | 0.084 | 0.000 |   6.039 |    5.052 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.987 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.215 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.454 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.692 | 
     | FECTS_clks_clk___L4_I18                  | A ^ -> Y ^   | CLKBUF1 | 0.144 | 0.259 |   0.964 |    1.951 | 
     | FECTS_clks_clk___L5_I28                  | A ^ -> Y ^   | CLKBUF1 | 0.030 | 0.147 |   1.111 |    2.098 | 
     | tx_core/tx_crc/crcpkt1/U395              | A ^ -> Y ^   | BUFX2   | 0.233 | 0.223 |   1.334 |    2.321 | 
     | tx_core/tx_crc/crcpkt1/n321__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.227 |   1.561 |    2.548 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[0] | CLK ^        | DFFSR   | 0.141 | 0.014 |   1.575 |    2.562 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt0/\data48_d_reg[19] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\data48_d_reg[19] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.541
- Setup                         0.111
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.010
- Arrival Time                  5.997
= Slack Time                   -0.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.987 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.759 | 
     | FECTS_clks_clk___L2_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.541 | 
     | FECTS_clks_clk___L3_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.302 | 
     | FECTS_clks_clk___L4_I1                            | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.037 | 
     | tx_core/axi_master/U244                           | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.167 | 
     | tx_core/axi_master/n200__L1_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.354 | 
     | tx_core/axi_master/n200__L2_I5                    | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.551 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0]   | CLK ^ -> Q ^ | DFFSR   | 0.107 | 0.307 |   1.844 |    0.857 | 
     | tx_core/axi_master/pkt0_fifo/U24                  | A ^ -> Y v   | NOR2X1  | 0.109 | 0.120 |   1.964 |    0.977 | 
     | tx_core/axi_master/pkt0_fifo/U42                  | A v -> Y ^   | NAND3X1 | 0.168 | 0.174 |   2.138 |    1.152 | 
     | tx_core/axi_master/pkt0_fifo/U43                  | A ^ -> Y v   | INVX2   | 0.079 | 0.075 |   2.213 |    1.227 | 
     | tx_core/axi_master/pkt0_fifo/U46                  | A v -> Y ^   | NAND3X1 | 0.115 | 0.126 |   2.339 |    1.352 | 
     | tx_core/axi_master/pkt0_fifo/U28                  | A ^ -> Y v   | NOR2X1  | 0.115 | 0.112 |   2.451 |    1.464 | 
     | tx_core/axi_master/U258                           | C v -> Y ^   | NAND3X1 | 0.129 | 0.127 |   2.577 |    1.591 | 
     | tx_core/axi_master/U261                           | A ^ -> Y v   | NAND3X1 | 0.119 | 0.113 |   2.690 |    1.703 | 
     | tx_core/axi_master/U154                           | B v -> Y ^   | NOR2X1  | 0.108 | 0.112 |   2.802 |    1.815 | 
     | tx_core/axi_master/U540                           | A ^ -> Y v   | NAND2X1 | 0.051 | 0.052 |   2.854 |    1.867 | 
     | tx_core/axi_master/FE_PSC212_n818                 | A v -> Y v   | BUFX4   | 0.119 | 0.161 |   3.015 |    2.028 | 
     | tx_core/axi_master/U156                           | A v -> Y ^   | INVX8   | 0.089 | 0.111 |   3.126 |    2.139 | 
     | tx_core/axi_master/U1267                          | B ^ -> Y v   | NAND2X1 | 0.072 | 0.074 |   3.200 |    2.213 | 
     | tx_core/axi_master/U1268                          | C v -> Y ^   | OAI21X1 | 0.107 | 0.089 |   3.288 |    2.301 | 
     | tx_core/axi_master/U1272                          | A ^ -> Y v   | NOR3X1  | 0.133 | 0.151 |   3.440 |    2.453 | 
     | tx_core/axi_master/U1275                          | B v -> Y ^   | NAND3X1 | 0.413 | 0.341 |   3.780 |    2.794 | 
     | tx_core/axi_master/U223                           | B ^ -> Y v   | NOR2X1  | 0.351 | 0.402 |   4.183 |    3.196 | 
     | tx_core/tx_crc/crcpkt0/U446                       | C v -> Y ^   | NAND3X1 | 0.146 | 0.152 |   4.335 |    3.348 | 
     | tx_core/tx_crc/crcpkt0/U171                       | B ^ -> Y v   | NOR2X1  | 0.093 | 0.104 |   4.439 |    3.452 | 
     | tx_core/tx_crc/crcpkt0/U657                       | B v -> Y ^   | NAND3X1 | 0.096 | 0.105 |   4.543 |    3.557 | 
     | tx_core/tx_crc/crcpkt0/U658                       | A ^ -> Y v   | INVX2   | 0.050 | 0.054 |   4.597 |    3.610 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2824_n421            | A v -> Y v   | BUFX2   | 0.060 | 0.114 |   4.711 |    3.724 | 
     | tx_core/tx_crc/crcpkt0/U660                       | B v -> Y ^   | NAND3X1 | 0.106 | 0.089 |   4.800 |    3.813 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC220_n417             | A ^ -> Y ^   | BUFX4   | 0.086 | 0.143 |   4.944 |    3.957 | 
     | tx_core/tx_crc/crcpkt0/U661                       | A ^ -> Y v   | INVX8   | 0.476 | 0.109 |   5.053 |    4.066 | 
     | tx_core/tx_crc/crcpkt0/FE_PSC2817_FE_OFCN77_n1653 | A v -> Y v   | CLKBUF1 | 0.279 | 0.769 |   5.822 |    4.835 | 
     | tx_core/tx_crc/crcpkt0/U1286                      | S v -> Y v   | MUX2X1  | 0.104 | 0.174 |   5.997 |    5.010 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[19]          | D v          | DFFSR   | 0.104 | 0.000 |   5.997 |    5.010 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.987 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.215 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.468 |    1.454 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.692 | 
     | FECTS_clks_clk___L4_I19                  | A ^ -> Y ^   | CLKBUF1 | 0.036 | 0.156 |   0.862 |    1.848 | 
     | FECTS_clks_clk___L5_I29                  | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.200 |   1.062 |    2.049 | 
     | tx_core/tx_crc/crcpkt0/U391              | A ^ -> Y ^   | BUFX2   | 0.144 | 0.198 |   1.260 |    2.247 | 
     | tx_core/tx_crc/crcpkt0/n311__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.269 |   1.530 |    2.517 | 
     | tx_core/tx_crc/crcpkt0/\data48_d_reg[19] | CLK ^        | DFFSR   | 0.214 | 0.011 |   1.541 |    2.528 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin tx_core/QOS_selector/qos/\srv_cnt1_d_
reg[5] /CLK 
Endpoint:   tx_core/QOS_selector/qos/\srv_cnt1_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\depth_left_reg[0] /Q  (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.593
- Setup                         0.100
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.073
- Arrival Time                  6.059
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.758 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.462 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.215 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.039 | 
     | FECTS_clks_clk___L5_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    0.171 | 
     | FECTS_clks_clk___L6_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.207 |   1.365 |    0.379 | 
     | FECTS_clks_clk___L7_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.220 |   1.585 |    0.598 | 
     | tx_core/tx_crc/crcfifo2/\depth_left_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.174 | 0.379 |   1.964 |    0.978 | 
     | tx_core/tx_crc/crcfifo2/U21                        | A v -> Y ^   | INVX1   | 0.082 | 0.090 |   2.054 |    1.068 | 
     | tx_core/tx_crc/crcfifo2/U47                        | A ^ -> Y v   | NAND2X1 | 0.094 | 0.090 |   2.145 |    1.158 | 
     | tx_core/tx_crc/crcfifo2/U16                        | A v -> Y v   | OR2X2   | 0.062 | 0.129 |   2.273 |    1.287 | 
     | tx_core/tx_crc/crcfifo2/U46                        | A v -> Y v   | OR2X2   | 0.062 | 0.120 |   2.393 |    1.407 | 
     | tx_core/tx_crc/crcfifo2/U26                        | B v -> Y ^   | NOR2X1  | 0.142 | 0.127 |   2.520 |    1.534 | 
     | tx_core/QOS_selector/U36                           | C ^ -> Y v   | NAND3X1 | 0.096 | 0.089 |   2.610 |    1.623 | 
     | tx_core/U2                                         | A v -> Y ^   | INVX2   | 0.157 | 0.143 |   2.752 |    1.766 | 
     | tx_core/tx_rs/U163                                 | A ^ -> Y v   | INVX1   | 0.102 | 0.116 |   2.868 |    1.882 | 
     | tx_core/tx_rs/U69                                  | A v -> Y ^   | INVX2   | 0.090 | 0.095 |   2.963 |    1.977 | 
     | tx_core/tx_rs/U369                                 | D ^ -> Y v   | AOI22X1 | 0.101 | 0.068 |   3.031 |    2.045 | 
     | tx_core/tx_rs/U370                                 | C v -> Y ^   | NAND3X1 | 0.113 | 0.107 |   3.139 |    2.152 | 
     | tx_core/tx_rs/U160                                 | A ^ -> Y v   | INVX1   | 0.053 | 0.052 |   3.190 |    2.204 | 
     | tx_core/tx_rs/U58                                  | B v -> Y ^   | NAND2X1 | 0.066 | 0.060 |   3.251 |    2.264 | 
     | tx_core/tx_rs/U57                                  | A ^ -> Y v   | NOR2X1  | 0.365 | 0.306 |   3.557 |    2.570 | 
     | tx_core/QOS_selector/qos/U72                       | A v -> Y ^   | NAND2X1 | 0.121 | 0.183 |   3.740 |    2.754 | 
     | tx_core/QOS_selector/qos/U47                       | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   3.834 |    2.848 | 
     | tx_core/QOS_selector/qos/U155                      | B v -> Y ^   | OAI21X1 | 0.129 | 0.131 |   3.965 |    2.979 | 
     | tx_core/QOS_selector/qos/U62                       | B ^ -> Y ^   | AND2X2  | 0.148 | 0.174 |   4.139 |    3.153 | 
     | tx_core/QOS_selector/qos/U162                      | S ^ -> Y ^   | MUX2X1  | 0.102 | 0.138 |   4.278 |    3.291 | 
     | tx_core/QOS_selector/qos/U163                      | A ^ -> Y v   | INVX2   | 0.080 | 0.084 |   4.361 |    3.375 | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A v -> Y ^   | NOR2X1  | 0.100 | 0.098 |   4.460 |    3.473 | 
     | _55_2/U51                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y v   | INVX1   | 0.050 | 0.052 |   4.512 |    3.525 | 
     | _55_2/U77                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | B v -> Y ^   | NAND2X1 | 0.101 | 0.088 |   4.600 |    3.613 | 
     | _55_2/U49                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.112 | 0.132 |   4.732 |    3.745 | 
     | _55_2/U68                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B ^ -> Y v   | NAND2X1 | 0.083 | 0.081 |   4.812 |    3.826 | 
     | _55_2/U50                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A v -> Y ^   | INVX2   | 0.044 | 0.048 |   4.861 |    3.874 | 
     | _55_2/U86                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | C ^ -> Y v   | AOI21X1 | 0.123 | 0.117 |   4.978 |    3.991 | 
     | _55_2/U44                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.183 | 0.179 |   5.157 |    4.171 | 
     | _55_2/U38                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y v   | INVX2   | 0.098 | 0.101 |   5.258 |    4.272 | 
     | _55_2/U87                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.114 | 0.121 |   5.379 |    4.393 | 
     | _55_2/U31                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.086 | 0.116 |   5.495 |    4.509 | 
     | _55_2/U22                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/U130                      | B ^ -> Y v   | NOR2X1  | 0.067 | 0.067 |   5.562 |    4.576 | 
     | tx_core/QOS_selector/qos/U133                      | A v -> Y ^   | NAND3X1 | 0.326 | 0.274 |   5.836 |    4.849 | 
     | tx_core/QOS_selector/qos/U79                       | A ^ -> Y v   | INVX4   | 0.140 | 0.140 |   5.976 |    4.990 | 
     | tx_core/QOS_selector/qos/U158                      | A v -> Y ^   | NOR2X1  | 0.070 | 0.083 |   6.059 |    5.073 | 
     | tx_core/QOS_selector/qos/\srv_cnt1_d_reg[5]        | D ^          | DFFSR   | 0.070 | 0.000 |   6.059 |    5.073 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.214 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.511 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.758 | 
     | FECTS_clks_clk___L4_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.934 | 
     | FECTS_clks_clk___L5_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    2.144 | 
     | FECTS_clks_clk___L6_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.109 | 0.206 |   1.364 |    2.350 | 
     | FECTS_clks_clk___L7_I10                     | A ^ -> Y ^   | CLKBUF1 | 0.146 | 0.227 |   1.591 |    2.577 | 
     | tx_core/QOS_selector/qos/\srv_cnt1_d_reg[5] | CLK ^        | DFFSR   | 0.146 | 0.002 |   1.593 |    2.580 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_reg[55] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[55] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.599
- Setup                         0.117
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.061
- Arrival Time                  6.048
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.758 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.540 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.302 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.037 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.168 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.354 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.551 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.862 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.980 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.079 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.154 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.224 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.327 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.410 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.595 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.787 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.897 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.951 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.129 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.255 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.405 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.727 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.107 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.295 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.459 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.520 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.619 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.697 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.869 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.975 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.467 | 
     | tx_core/tx_crc/crcpkt2/U1079                    | S v -> Y v   | MUX2X1  | 0.141 | 0.594 |   6.047 |    5.061 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[55]        | D v          | DFFSR   | 0.141 | 0.000 |   6.048 |    5.061 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.214 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.454 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.691 | 
     | FECTS_clks_clk___L4_I17                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |    1.941 | 
     | FECTS_clks_clk___L5_I23                  | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    2.148 | 
     | tx_core/tx_crc/crcpkt2/U387              | A ^ -> Y ^   | BUFX2   | 0.151 | 0.184 |   1.346 |    2.333 | 
     | tx_core/tx_crc/crcpkt2/n311__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.243 |   1.589 |    2.575 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[55] | CLK ^        | DFFSR   | 0.186 | 0.010 |   1.599 |    2.585 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin8_d_reg[4] /
CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin8_d_reg[4] /D         (^) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.491
- Setup                         0.196
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.874
- Arrival Time                  5.860
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |   -0.758 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.218 |   0.446 |   -0.540 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.095 | 0.239 |   0.684 |   -0.301 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1  | 0.224 | 0.265 |   0.950 |   -0.036 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2    | 0.116 | 0.204 |   1.154 |    0.168 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.187 |   1.341 |    0.355 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.197 |   1.537 |    0.552 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR    | 0.087 | 0.311 |   1.849 |    0.863 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1   | 0.120 | 0.118 |   1.966 |    0.981 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1  | 0.099 | 0.100 |   2.066 |    1.080 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2    | 0.069 | 0.075 |   2.141 |    1.155 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1  | 0.068 | 0.070 |   2.210 |    1.225 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1   | 0.127 | 0.103 |   2.313 |    1.328 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1  | 0.089 | 0.083 |   2.397 |    1.411 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1  | 0.190 | 0.184 |   2.581 |    1.596 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1   | 0.165 | 0.192 |   2.773 |    1.788 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1  | 0.084 | 0.110 |   2.883 |    1.898 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1  | 0.112 | 0.053 |   2.937 |    1.951 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4    | 0.106 | 0.178 |   3.115 |    2.130 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1  | 0.115 | 0.126 |   3.241 |    2.255 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1   | 0.130 | 0.151 |   3.392 |    2.406 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1  | 0.406 | 0.322 |   3.714 |    2.728 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1   | 0.342 | 0.380 |   4.093 |    3.108 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1  | 0.182 | 0.188 |   4.281 |    3.295 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2    | 0.094 | 0.164 |   4.445 |    3.459 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC203_n456           | A ^ -> Y ^   | BUFX2    | 0.047 | 0.098 |   4.543 |    3.557 | 
     | tx_core/tx_crc/crcpkt2/U666                     | B ^ -> Y v   | NOR2X1   | 0.073 | 0.055 |   4.598 |    3.612 | 
     | tx_core/tx_crc/crcpkt2/U160                     | A v -> Y ^   | NAND2X1  | 0.262 | 0.217 |   4.815 |    3.829 | 
     | tx_core/tx_crc/crcpkt2/U199                     | B ^ -> Y v   | NOR2X1   | 0.167 | 0.199 |   5.014 |    4.028 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC93_n114           | A v -> Y v   | BUFX4    | 0.494 | 0.429 |   5.442 |    4.457 | 
     | tx_core/tx_crc/crcpkt2/U407                     | A v -> Y ^   | INVX8    | 0.136 | 0.246 |   5.688 |    4.703 | 
     | tx_core/tx_crc/crcpkt2/U2531                    | B ^ -> Y v   | NOR2X1   | 0.090 | 0.083 |   5.771 |    4.786 | 
     | tx_core/tx_crc/crcpkt2/U2533                    | A v -> Y ^   | AOI21X1  | 0.078 | 0.089 |   5.860 |    4.874 | 
     | tx_core/tx_crc/crcpkt2/\crcin8_d_reg[4]         | D ^          | DFFPOSX1 | 0.078 | 0.000 |   5.860 |    4.874 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |          |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    1.214 | 
     | FECTS_clks_clk___L2_I2                  | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    1.453 | 
     | FECTS_clks_clk___L3_I8                  | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.164 |   0.631 |    1.617 | 
     | FECTS_clks_clk___L4_I20                 | A ^ -> Y ^   | CLKBUF1  | 0.199 | 0.244 |   0.876 |    1.861 | 
     | FECTS_clks_clk___L5_I32                 | A ^ -> Y ^   | CLKBUF1  | 0.102 | 0.209 |   1.085 |    2.071 | 
     | tx_core/tx_crc/crcpkt2/U376             | A ^ -> Y ^   | BUFX2    | 0.133 | 0.180 |   1.265 |    2.251 | 
     | tx_core/tx_crc/crcpkt2/n307__L1_I0      | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.225 |   1.490 |    2.476 | 
     | tx_core/tx_crc/crcpkt2/\crcin8_d_reg[4] | CLK ^        | DFFPOSX1 | 0.148 | 0.000 |   1.491 |    2.476 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_reg[50] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[50] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.597
- Setup                         0.117
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.060
- Arrival Time                  6.045
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.985 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.757 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.540 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.301 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.036 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.169 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.355 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.552 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.863 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.981 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.080 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.155 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.225 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.328 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.411 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.596 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.788 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.898 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.951 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.130 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.256 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.406 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.728 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.108 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.295 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.460 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.521 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.619 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.698 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.870 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.976 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.468 | 
     | tx_core/tx_crc/crcpkt2/U1086                    | S v -> Y v   | MUX2X1  | 0.142 | 0.592 |   6.045 |    5.060 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[50]        | D v          | DFFSR   | 0.142 | 0.000 |   6.045 |    5.060 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.985 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.213 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.453 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.691 | 
     | FECTS_clks_clk___L4_I17                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |    1.940 | 
     | FECTS_clks_clk___L5_I23                  | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    2.148 | 
     | tx_core/tx_crc/crcpkt2/U387              | A ^ -> Y ^   | BUFX2   | 0.151 | 0.184 |   1.346 |    2.332 | 
     | tx_core/tx_crc/crcpkt2/n311__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.243 |   1.589 |    2.574 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[50] | CLK ^        | DFFSR   | 0.186 | 0.008 |   1.597 |    2.583 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin tx_core/QOS_selector/qos/\srv_cnt0_d_
reg[4] /CLK 
Endpoint:   tx_core/QOS_selector/qos/\srv_cnt0_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\depth_left_reg[0] /Q  (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.594
- Setup                         0.102
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.072
- Arrival Time                  6.057
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.985 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.757 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.460 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.213 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.038 | 
     | FECTS_clks_clk___L5_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    0.173 | 
     | FECTS_clks_clk___L6_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.207 |   1.365 |    0.380 | 
     | FECTS_clks_clk___L7_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.220 |   1.585 |    0.600 | 
     | tx_core/tx_crc/crcfifo2/\depth_left_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.174 | 0.379 |   1.964 |    0.979 | 
     | tx_core/tx_crc/crcfifo2/U21                        | A v -> Y ^   | INVX1   | 0.082 | 0.090 |   2.054 |    1.069 | 
     | tx_core/tx_crc/crcfifo2/U47                        | A ^ -> Y v   | NAND2X1 | 0.094 | 0.090 |   2.145 |    1.160 | 
     | tx_core/tx_crc/crcfifo2/U16                        | A v -> Y v   | OR2X2   | 0.062 | 0.129 |   2.273 |    1.288 | 
     | tx_core/tx_crc/crcfifo2/U46                        | A v -> Y v   | OR2X2   | 0.062 | 0.120 |   2.393 |    1.408 | 
     | tx_core/tx_crc/crcfifo2/U26                        | B v -> Y ^   | NOR2X1  | 0.142 | 0.127 |   2.520 |    1.535 | 
     | tx_core/QOS_selector/U36                           | C ^ -> Y v   | NAND3X1 | 0.096 | 0.089 |   2.610 |    1.625 | 
     | tx_core/U2                                         | A v -> Y ^   | INVX2   | 0.157 | 0.143 |   2.752 |    1.767 | 
     | tx_core/tx_rs/U163                                 | A ^ -> Y v   | INVX1   | 0.102 | 0.116 |   2.868 |    1.883 | 
     | tx_core/tx_rs/U69                                  | A v -> Y ^   | INVX2   | 0.090 | 0.095 |   2.963 |    1.978 | 
     | tx_core/tx_rs/U369                                 | D ^ -> Y v   | AOI22X1 | 0.101 | 0.068 |   3.031 |    2.046 | 
     | tx_core/tx_rs/U370                                 | C v -> Y ^   | NAND3X1 | 0.113 | 0.107 |   3.139 |    2.154 | 
     | tx_core/tx_rs/U160                                 | A ^ -> Y v   | INVX1   | 0.053 | 0.052 |   3.190 |    2.205 | 
     | tx_core/tx_rs/U58                                  | B v -> Y ^   | NAND2X1 | 0.066 | 0.060 |   3.251 |    2.266 | 
     | tx_core/tx_rs/U57                                  | A ^ -> Y v   | NOR2X1  | 0.365 | 0.306 |   3.557 |    2.572 | 
     | tx_core/QOS_selector/qos/U72                       | A v -> Y ^   | NAND2X1 | 0.121 | 0.183 |   3.740 |    2.755 | 
     | tx_core/QOS_selector/qos/U47                       | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   3.834 |    2.849 | 
     | tx_core/QOS_selector/qos/U155                      | B v -> Y ^   | OAI21X1 | 0.129 | 0.131 |   3.965 |    2.980 | 
     | tx_core/QOS_selector/qos/U62                       | B ^ -> Y ^   | AND2X2  | 0.148 | 0.174 |   4.139 |    3.154 | 
     | tx_core/QOS_selector/qos/U162                      | S ^ -> Y ^   | MUX2X1  | 0.102 | 0.138 |   4.278 |    3.293 | 
     | tx_core/QOS_selector/qos/U163                      | A ^ -> Y v   | INVX2   | 0.080 | 0.084 |   4.361 |    3.376 | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A v -> Y ^   | NOR2X1  | 0.100 | 0.098 |   4.460 |    3.475 | 
     | _55_2/U51                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y v   | INVX1   | 0.050 | 0.052 |   4.512 |    3.527 | 
     | _55_2/U77                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | B v -> Y ^   | NAND2X1 | 0.101 | 0.088 |   4.600 |    3.615 | 
     | _55_2/U49                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.112 | 0.132 |   4.732 |    3.747 | 
     | _55_2/U68                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B ^ -> Y v   | NAND2X1 | 0.083 | 0.081 |   4.812 |    3.827 | 
     | _55_2/U50                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A v -> Y ^   | INVX2   | 0.044 | 0.048 |   4.861 |    3.876 | 
     | _55_2/U86                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | C ^ -> Y v   | AOI21X1 | 0.123 | 0.117 |   4.978 |    3.993 | 
     | _55_2/U44                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.183 | 0.179 |   5.157 |    4.172 | 
     | _55_2/U38                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y v   | INVX2   | 0.098 | 0.101 |   5.258 |    4.273 | 
     | _55_2/U87                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.114 | 0.121 |   5.379 |    4.394 | 
     | _55_2/U31                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.086 | 0.116 |   5.495 |    4.510 | 
     | _55_2/U22                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/U130                      | B ^ -> Y v   | NOR2X1  | 0.067 | 0.067 |   5.562 |    4.577 | 
     | tx_core/QOS_selector/qos/U133                      | A v -> Y ^   | NAND3X1 | 0.326 | 0.274 |   5.836 |    4.851 | 
     | tx_core/QOS_selector/qos/U80                       | A ^ -> Y v   | INVX4   | 0.133 | 0.134 |   5.970 |    4.985 | 
     | tx_core/QOS_selector/qos/U171                      | A v -> Y ^   | NOR2X1  | 0.077 | 0.086 |   6.057 |    5.072 | 
     | tx_core/QOS_selector/qos/\srv_cnt0_d_reg[4]        | D ^          | DFFSR   | 0.077 | 0.000 |   6.057 |    5.072 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.985 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.213 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.510 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.757 | 
     | FECTS_clks_clk___L4_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.932 | 
     | FECTS_clks_clk___L5_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    2.143 | 
     | FECTS_clks_clk___L6_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.207 |   1.365 |    2.350 | 
     | FECTS_clks_clk___L7_I7                      | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.226 |   1.591 |    2.575 | 
     | tx_core/QOS_selector/qos/\srv_cnt0_d_reg[4] | CLK ^        | DFFSR   | 0.145 | 0.003 |   1.594 |    2.579 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_reg[9] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[9] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.533
- Setup                         0.099
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.014
- Arrival Time                  5.999
= Slack Time                   -0.985
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.985 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.757 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.539 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.300 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.035 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.169 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.356 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.553 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.864 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.981 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.081 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.156 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.225 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.328 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.412 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.596 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.788 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.899 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.952 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.131 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.256 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.407 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.729 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.108 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.296 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.460 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.522 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.620 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.698 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.870 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.977 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.468 | 
     | tx_core/tx_crc/crcpkt2/U1205                    | S v -> Y v   | MUX2X1  | 0.075 | 0.546 |   5.999 |    5.014 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[9]        | D v          | DFFSR   | 0.075 | 0.000 |   5.999 |    5.014 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.985 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.213 | 
     | FECTS_clks_clk___L2_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.431 | 
     | FECTS_clks_clk___L3_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |    1.669 | 
     | FECTS_clks_clk___L4_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.917 | 
     | tx_core/tx_crc/crcpkt2/U394              | A ^ -> Y ^   | BUFX2   | 0.153 | 0.203 |   1.135 |    2.120 | 
     | tx_core/tx_crc/crcpkt2/n316__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.198 |   1.333 |    2.318 | 
     | tx_core/tx_crc/crcpkt2/n316__L2_I0       | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.193 |   1.526 |    2.510 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[9] | CLK ^        | DFFSR   | 0.099 | 0.007 |   1.533 |    2.518 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_reg[41] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[41] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.599
- Setup                         0.117
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.062
- Arrival Time                  6.046
= Slack Time                   -0.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.984 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.756 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.538 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.300 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.035 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.170 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.356 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.553 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.865 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.982 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.082 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.156 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.226 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.329 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.413 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.597 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1  | 0.165 | 0.192 |   2.773 |    1.789 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1 | 0.084 | 0.110 |   2.883 |    1.899 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1 | 0.112 | 0.053 |   2.937 |    1.953 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4   | 0.106 | 0.178 |   3.115 |    2.131 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1 | 0.115 | 0.126 |   3.241 |    2.257 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1  | 0.130 | 0.151 |   3.392 |    2.407 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1 | 0.406 | 0.322 |   3.714 |    2.729 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1  | 0.342 | 0.380 |   4.093 |    3.109 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1 | 0.182 | 0.188 |   4.281 |    3.297 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2   | 0.094 | 0.164 |   4.445 |    3.461 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2   | 0.056 | 0.062 |   4.507 |    3.523 | 
     | tx_core/tx_crc/crcpkt2/U655                     | B v -> Y ^   | NAND3X1 | 0.105 | 0.098 |   4.605 |    3.621 | 
     | tx_core/tx_crc/crcpkt2/U656                     | A ^ -> Y v   | INVX2   | 0.073 | 0.078 |   4.683 |    3.699 | 
     | tx_core/tx_crc/crcpkt2/U660                     | B v -> Y ^   | NAND2X1 | 0.203 | 0.172 |   4.855 |    3.871 | 
     | tx_core/tx_crc/crcpkt2/U661                     | A ^ -> Y v   | INVX8   | 0.147 | 0.107 |   4.961 |    3.977 | 
     | tx_core/tx_crc/crcpkt2/FE_OFCC97_n2517          | A v -> Y v   | BUFX4   | 0.650 | 0.492 |   5.453 |    4.469 | 
     | tx_core/tx_crc/crcpkt2/U1097                    | S v -> Y v   | MUX2X1  | 0.138 | 0.593 |   6.046 |    5.062 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[41]        | D v          | DFFSR   | 0.138 | 0.000 |   6.046 |    5.062 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.984 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.212 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.240 |   0.467 |    1.452 | 
     | FECTS_clks_clk___L3_I7                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.238 |   0.705 |    1.689 | 
     | FECTS_clks_clk___L4_I17                  | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.250 |   0.955 |    1.939 | 
     | FECTS_clks_clk___L5_I23                  | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.207 |   1.162 |    2.146 | 
     | tx_core/tx_crc/crcpkt2/U387              | A ^ -> Y ^   | BUFX2   | 0.151 | 0.184 |   1.346 |    2.330 | 
     | tx_core/tx_crc/crcpkt2/n311__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.182 | 0.243 |   1.589 |    2.573 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[41] | CLK ^        | DFFSR   | 0.186 | 0.010 |   1.599 |    2.583 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin tx_core/QOS_selector/qos/\srv_cnt0_d_
reg[7] /CLK 
Endpoint:   tx_core/QOS_selector/qos/\srv_cnt0_d_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\depth_left_reg[0] /Q  (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.586
- Setup                         0.100
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.066
- Arrival Time                  6.049
= Slack Time                   -0.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.984 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.756 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -0.459 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -0.212 | 
     | FECTS_clks_clk___L4_I11                            | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.037 | 
     | FECTS_clks_clk___L5_I12                            | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    0.174 | 
     | FECTS_clks_clk___L6_I5                             | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.207 |   1.365 |    0.381 | 
     | FECTS_clks_clk___L7_I9                             | A ^ -> Y ^   | CLKBUF1 | 0.139 | 0.220 |   1.585 |    0.601 | 
     | tx_core/tx_crc/crcfifo2/\depth_left_reg[0]         | CLK ^ -> Q v | DFFSR   | 0.174 | 0.379 |   1.964 |    0.980 | 
     | tx_core/tx_crc/crcfifo2/U21                        | A v -> Y ^   | INVX1   | 0.082 | 0.090 |   2.054 |    1.070 | 
     | tx_core/tx_crc/crcfifo2/U47                        | A ^ -> Y v   | NAND2X1 | 0.094 | 0.090 |   2.145 |    1.161 | 
     | tx_core/tx_crc/crcfifo2/U16                        | A v -> Y v   | OR2X2   | 0.062 | 0.129 |   2.273 |    1.290 | 
     | tx_core/tx_crc/crcfifo2/U46                        | A v -> Y v   | OR2X2   | 0.062 | 0.120 |   2.393 |    1.409 | 
     | tx_core/tx_crc/crcfifo2/U26                        | B v -> Y ^   | NOR2X1  | 0.142 | 0.127 |   2.520 |    1.537 | 
     | tx_core/QOS_selector/U36                           | C ^ -> Y v   | NAND3X1 | 0.096 | 0.089 |   2.610 |    1.626 | 
     | tx_core/U2                                         | A v -> Y ^   | INVX2   | 0.157 | 0.143 |   2.752 |    1.769 | 
     | tx_core/tx_rs/U163                                 | A ^ -> Y v   | INVX1   | 0.102 | 0.116 |   2.868 |    1.884 | 
     | tx_core/tx_rs/U69                                  | A v -> Y ^   | INVX2   | 0.090 | 0.095 |   2.963 |    1.979 | 
     | tx_core/tx_rs/U369                                 | D ^ -> Y v   | AOI22X1 | 0.101 | 0.068 |   3.031 |    2.047 | 
     | tx_core/tx_rs/U370                                 | C v -> Y ^   | NAND3X1 | 0.113 | 0.107 |   3.139 |    2.155 | 
     | tx_core/tx_rs/U160                                 | A ^ -> Y v   | INVX1   | 0.053 | 0.052 |   3.190 |    2.206 | 
     | tx_core/tx_rs/U58                                  | B v -> Y ^   | NAND2X1 | 0.066 | 0.060 |   3.251 |    2.267 | 
     | tx_core/tx_rs/U57                                  | A ^ -> Y v   | NOR2X1  | 0.365 | 0.306 |   3.557 |    2.573 | 
     | tx_core/QOS_selector/qos/U72                       | A v -> Y ^   | NAND2X1 | 0.121 | 0.183 |   3.740 |    2.756 | 
     | tx_core/QOS_selector/qos/U47                       | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   3.834 |    2.851 | 
     | tx_core/QOS_selector/qos/U155                      | B v -> Y ^   | OAI21X1 | 0.129 | 0.131 |   3.965 |    2.981 | 
     | tx_core/QOS_selector/qos/U62                       | B ^ -> Y ^   | AND2X2  | 0.148 | 0.174 |   4.139 |    3.156 | 
     | tx_core/QOS_selector/qos/U162                      | S ^ -> Y ^   | MUX2X1  | 0.102 | 0.138 |   4.278 |    3.294 | 
     | tx_core/QOS_selector/qos/U163                      | A ^ -> Y v   | INVX2   | 0.080 | 0.084 |   4.361 |    3.378 | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A v -> Y ^   | NOR2X1  | 0.100 | 0.098 |   4.460 |    3.476 | 
     | _55_2/U51                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y v   | INVX1   | 0.050 | 0.052 |   4.512 |    3.528 | 
     | _55_2/U77                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | B v -> Y ^   | NAND2X1 | 0.101 | 0.088 |   4.600 |    3.616 | 
     | _55_2/U49                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_1_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.112 | 0.132 |   4.732 |    3.748 | 
     | _55_2/U68                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B ^ -> Y v   | NAND2X1 | 0.083 | 0.081 |   4.812 |    3.828 | 
     | _55_2/U50                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A v -> Y ^   | INVX2   | 0.044 | 0.048 |   4.861 |    3.877 | 
     | _55_2/U86                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | C ^ -> Y v   | AOI21X1 | 0.123 | 0.117 |   4.978 |    3.994 | 
     | _55_2/U44                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.183 | 0.179 |   5.157 |    4.173 | 
     | _55_2/U38                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y v   | INVX2   | 0.098 | 0.101 |   5.258 |    4.275 | 
     | _55_2/U87                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | B v -> Y ^   | OAI21X1 | 0.114 | 0.121 |   5.379 |    4.396 | 
     | _55_2/U31                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/add_0_root_add_0_root_add | A ^ -> Y ^   | XNOR2X1 | 0.086 | 0.116 |   5.495 |    4.511 | 
     | _55_2/U22                                          |              |         |       |       |         |          | 
     | tx_core/QOS_selector/qos/U130                      | B ^ -> Y v   | NOR2X1  | 0.067 | 0.067 |   5.562 |    4.578 | 
     | tx_core/QOS_selector/qos/U133                      | A v -> Y ^   | NAND3X1 | 0.326 | 0.274 |   5.836 |    4.852 | 
     | tx_core/QOS_selector/qos/U77                       | A ^ -> Y v   | INVX4   | 0.135 | 0.134 |   5.970 |    4.986 | 
     | tx_core/QOS_selector/qos/U176                      | A v -> Y ^   | NOR2X1  | 0.069 | 0.079 |   6.049 |    5.066 | 
     | tx_core/QOS_selector/qos/\srv_cnt0_d_reg[7]        | D ^          | DFFSR   | 0.069 | 0.000 |   6.049 |    5.066 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.984 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.212 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    1.509 | 
     | FECTS_clks_clk___L3_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.755 | 
     | FECTS_clks_clk___L4_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.931 | 
     | FECTS_clks_clk___L5_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    2.142 | 
     | FECTS_clks_clk___L6_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.109 | 0.206 |   1.363 |    2.347 | 
     | FECTS_clks_clk___L7_I12                     | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.214 |   1.577 |    2.561 | 
     | tx_core/QOS_selector/qos/\srv_cnt0_d_reg[7] | CLK ^        | DFFSR   | 0.144 | 0.008 |   1.586 |    2.569 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt1/\crcin48_d_
reg[13] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin48_d_reg[13] /D       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.561
- Setup                         0.113
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.028
- Arrival Time                  6.011
= Slack Time                   -0.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.984 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -0.756 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -0.538 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -0.299 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.034 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2   | 0.116 | 0.204 |   1.154 |    0.170 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.187 |   1.341 |    0.357 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.197 |   1.537 |    0.554 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR   | 0.087 | 0.311 |   1.849 |    0.865 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1  | 0.120 | 0.118 |   1.966 |    0.983 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1 | 0.099 | 0.100 |   2.066 |    1.082 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2   | 0.069 | 0.075 |   2.141 |    1.157 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1 | 0.068 | 0.070 |   2.210 |    1.227 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1  | 0.127 | 0.103 |   2.313 |    1.330 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1 | 0.089 | 0.083 |   2.397 |    1.413 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1 | 0.190 | 0.184 |   2.581 |    1.598 | 
     | tx_core/axi_master/U154                         | B ^ -> Y v   | NOR2X1  | 0.099 | 0.118 |   2.699 |    1.715 | 
     | tx_core/axi_master/U262                         | B v -> Y ^   | NAND2X1 | 0.126 | 0.125 |   2.824 |    1.841 | 
     | tx_core/axi_master/U236                         | A ^ -> Y v   | INVX2   | 0.077 | 0.081 |   2.905 |    1.921 | 
     | tx_core/axi_master/U408                         | B v -> Y ^   | NAND2X1 | 0.158 | 0.139 |   3.045 |    2.061 | 
     | tx_core/axi_master/U1053                        | C ^ -> Y v   | OAI21X1 | 0.115 | 0.071 |   3.115 |    2.132 | 
     | tx_core/axi_master/FE_PSC219_n669               | A v -> Y v   | BUFX4   | 0.107 | 0.180 |   3.296 |    2.312 | 
     | tx_core/axi_master/U1059                        | A v -> Y ^   | OAI21X1 | 0.120 | 0.134 |   3.430 |    2.446 | 
     | tx_core/axi_master/U1080                        | A ^ -> Y v   | NOR3X1  | 0.145 | 0.165 |   3.594 |    2.611 | 
     | tx_core/axi_master/U1081                        | C v -> Y ^   | NAND3X1 | 0.263 | 0.233 |   3.827 |    2.844 | 
     | tx_core/axi_master/U222                         | B ^ -> Y v   | NOR2X1  | 0.197 | 0.225 |   4.053 |    3.069 | 
     | tx_core/tx_crc/crcpkt1/U458                     | C v -> Y ^   | NAND3X1 | 0.127 | 0.138 |   4.191 |    3.207 | 
     | tx_core/tx_crc/crcpkt1/U267                     | B ^ -> Y v   | NOR2X1  | 0.146 | 0.150 |   4.341 |    3.357 | 
     | tx_core/tx_crc/crcpkt1/U667                     | B v -> Y ^   | NAND3X1 | 0.097 | 0.125 |   4.466 |    3.482 | 
     | tx_core/tx_crc/crcpkt1/U668                     | A ^ -> Y v   | INVX2   | 0.067 | 0.072 |   4.538 |    3.554 | 
     | tx_core/tx_crc/crcpkt1/U670                     | B v -> Y ^   | NAND3X1 | 0.270 | 0.195 |   4.733 |    3.749 | 
     | tx_core/tx_crc/crcpkt1/U671                     | A ^ -> Y v   | INVX8   | 0.192 | 0.136 |   4.869 |    3.885 | 
     | tx_core/tx_crc/crcpkt1/FE_OFCC85_n2515          | A v -> Y v   | BUFX4   | 0.683 | 0.580 |   5.449 |    4.465 | 
     | tx_core/tx_crc/crcpkt1/U1349                    | S v -> Y v   | MUX2X1  | 0.124 | 0.562 |   6.011 |    5.027 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[13]       | D v          | DFFSR   | 0.124 | 0.000 |   6.011 |    5.028 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.984 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    1.212 | 
     | FECTS_clks_clk___L2_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.218 |   0.446 |    1.429 | 
     | FECTS_clks_clk___L3_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.095 | 0.239 |   0.685 |    1.668 | 
     | FECTS_clks_clk___L4_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.248 |   0.932 |    1.916 | 
     | tx_core/tx_crc/crcpkt1/U390               | A ^ -> Y ^   | BUFX2   | 0.121 | 0.183 |   1.116 |    2.099 | 
     | tx_core/tx_crc/crcpkt1/n316__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.112 | 0.203 |   1.319 |    2.303 | 
     | tx_core/tx_crc/crcpkt1/n316__L2_I0        | A ^ -> Y ^   | CLKBUF1 | 0.171 | 0.232 |   1.551 |    2.535 | 
     | tx_core/tx_crc/crcpkt1/\crcin48_d_reg[13] | CLK ^        | DFFSR   | 0.175 | 0.009 |   1.561 |    2.544 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin tx_core/tx_crc/crcpkt2/\data24_d_reg[22] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data24_d_reg[22] /D        (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (v) triggered by 
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.582
- Setup                         0.225
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.937
- Arrival Time                  5.921
= Slack Time                   -0.984
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |              |          |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.984 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |   -0.756 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.218 |   0.446 |   -0.538 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^   | CLKBUF1  | 0.095 | 0.239 |   0.684 |   -0.299 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^   | CLKBUF1  | 0.224 | 0.265 |   0.950 |   -0.034 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^   | BUFX2    | 0.116 | 0.204 |   1.154 |    0.170 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^   | CLKBUF1  | 0.093 | 0.187 |   1.341 |    0.357 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^   | CLKBUF1  | 0.123 | 0.197 |   1.537 |    0.554 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q v | DFFSR    | 0.087 | 0.311 |   1.849 |    0.865 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A v -> Y ^   | NOR2X1   | 0.120 | 0.118 |   1.966 |    0.983 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A ^ -> Y v   | NAND3X1  | 0.099 | 0.100 |   2.066 |    1.082 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A v -> Y ^   | INVX2    | 0.069 | 0.075 |   2.141 |    1.157 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A ^ -> Y v   | NAND3X1  | 0.068 | 0.070 |   2.210 |    1.227 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A v -> Y ^   | NOR2X1   | 0.127 | 0.103 |   2.313 |    1.330 | 
     | tx_core/axi_master/U258                         | C ^ -> Y v   | NAND3X1  | 0.089 | 0.083 |   2.397 |    1.413 | 
     | tx_core/axi_master/U261                         | A v -> Y ^   | NAND3X1  | 0.190 | 0.184 |   2.581 |    1.598 | 
     | tx_core/axi_master/U118                         | A ^ -> Y v   | NOR2X1   | 0.165 | 0.192 |   2.773 |    1.790 | 
     | tx_core/axi_master/U119                         | A v -> Y ^   | NAND2X1  | 0.084 | 0.110 |   2.883 |    1.900 | 
     | tx_core/axi_master/U850                         | C ^ -> Y v   | OAI21X1  | 0.112 | 0.053 |   2.937 |    1.953 | 
     | tx_core/axi_master/FE_PSC149_n530               | A v -> Y v   | BUFX4    | 0.106 | 0.178 |   3.115 |    2.132 | 
     | tx_core/axi_master/U856                         | A v -> Y ^   | OAI21X1  | 0.115 | 0.126 |   3.241 |    2.257 | 
     | tx_core/axi_master/U884                         | A ^ -> Y v   | NOR3X1   | 0.130 | 0.151 |   3.392 |    2.408 | 
     | tx_core/axi_master/U885                         | C v -> Y ^   | NAND3X1  | 0.406 | 0.322 |   3.714 |    2.730 | 
     | tx_core/axi_master/U224                         | B ^ -> Y v   | NOR2X1   | 0.342 | 0.380 |   4.093 |    3.110 | 
     | tx_core/tx_crc/crcpkt2/U447                     | C v -> Y ^   | NAND3X1  | 0.182 | 0.188 |   4.281 |    3.297 | 
     | tx_core/tx_crc/crcpkt2/U186                     | A ^ -> Y ^   | OR2X2    | 0.094 | 0.164 |   4.445 |    3.461 | 
     | tx_core/tx_crc/crcpkt2/U171                     | A ^ -> Y v   | INVX2    | 0.056 | 0.062 |   4.507 |    3.523 | 
     | tx_core/tx_crc/crcpkt2/U653                     | B v -> Y ^   | NAND3X1  | 0.204 | 0.125 |   4.631 |    3.648 | 
     | tx_core/tx_crc/crcpkt2/U226                     | C ^ -> Y v   | NOR3X1   | 0.151 | 0.102 |   4.733 |    3.749 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC192_n126           | A v -> Y v   | BUFX4    | 0.299 | 0.281 |   5.014 |    4.031 | 
     | tx_core/tx_crc/crcpkt2/U174                     | A v -> Y v   | AND2X1   | 0.064 | 0.301 |   5.316 |    4.332 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC147_n115           | A v -> Y v   | BUFX4    | 0.324 | 0.318 |   5.633 |    4.650 | 
     | tx_core/tx_crc/crcpkt2/FE_PSC245_n115           | A v -> Y v   | BUFX2    | 0.060 | 0.180 |   5.813 |    4.829 | 
     | tx_core/tx_crc/crcpkt2/U2241                    | S v -> Y v   | MUX2X1   | 0.128 | 0.108 |   5.921 |    4.937 | 
     | tx_core/tx_crc/crcpkt2/\data24_d_reg[22]        | D v          | DFFPOSX1 | 0.128 | 0.000 |   5.921 |    4.937 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |          |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.984 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    1.212 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    1.451 | 
     | FECTS_clks_clk___L3_I6                   | A ^ -> Y ^   | CLKBUF1  | 0.218 | 0.252 |   0.720 |    1.703 | 
     | FECTS_clks_clk___L4_I15                  | A ^ -> Y ^   | CLKBUF1  | 0.144 | 0.251 |   0.970 |    1.954 | 
     | FECTS_clks_clk___L5_I20                  | A ^ -> Y ^   | CLKBUF1  | 0.075 | 0.183 |   1.154 |    2.137 | 
     | tx_core/tx_crc/crcpkt2/U379              | A ^ -> Y ^   | BUFX2    | 0.165 | 0.187 |   1.341 |    2.325 | 
     | tx_core/tx_crc/crcpkt2/n306__L1_I0       | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.234 |   1.575 |    2.559 | 
     | tx_core/tx_crc/crcpkt2/\data24_d_reg[22] | CLK ^        | DFFPOSX1 | 0.153 | 0.007 |   1.582 |    2.566 | 
     +---------------------------------------------------------------------------------------------------------+ 

