# Tiny Tapeout project information
project:

  title:        "Classic 8-bit era Programmable Sound Generator AY-3-8913"
  author:       "ReJ aka Renaldas Zioma"
  discord:      "rzioma"
  description:  "The AY-3-8913 is a 3-voice programmable sound generator (PSG) chip from General Instruments. The AY-3-8913 is a smaller variant of AY-3-8910 or its analog YM2149."
  language:     "Verilog, Analog" # Verilog, Amaranth, VHDL, etc
  clock_hz:     2000000           # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x2"          # Valid values: 1x1 (digital only), 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # How many analog pins does your project use?
  analog_pins: 3        # Valid values: 0 to 6

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_rejunity_ay8913"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "multiplexed data/address bus LSB"
  ui[1]: "multiplexed data/address bus"
  ui[2]: "multiplexed data/address bus"
  ui[3]: "multiplexed data/address bus"
  ui[4]: "multiplexed data/address bus"
  ui[5]: "multiplexed data/address bus"
  ui[6]: "multiplexed data/address bus"
  ui[7]: "multiplexed data/address bus MSB"

  # Outputs
  uo[0]: "(pwm) channel C "
  uo[1]: "(pwm) channel B"
  uo[2]: "(pwm) channel A"
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "(in) **BC1** bus control"
  uio[1]: "(in) **BDIR** bus direction"
  uio[2]: "(in) **SEL0** clock divider"
  uio[3]: "(in) **SEL1** clock divider"
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

  # Analog pins - you can add more if you use them, up to 8
  ua[0]: "(out) channel C"
  ua[1]: "(out) channel B"
  ua[2]: "(out) channel A"
  ua[3]: ""
  ua[4]: ""
  ua[5]: ""

# Do not change!
yaml_version: 6
