# Verilog-Memory
Memory access project for ECE 5623 using DE10-Lite. Meets design requirements listed below.

Implement 2-port RAM on DE10-Lite and initialize its contents. Write to the RAM and display its contents on hex displays.
