# 
# Synthesis run script generated by Vivado
# 

create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/project.cache/wt [current_project]
set_property parent.project_path C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/project.xpr [current_project]
set_property XPM_LIBRARIES XPM_MEMORY [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_vhdl -library xil_defaultlib {
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/Loop_2_proc.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/Loop_g1_proc.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/devuelveAuxArray.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/devuelveAuxArray_bkb.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/fifo_w32_d4_A.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/goertzelInterno_scud.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/goertzelInterno_sdEe.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/goertzelInterno_simp.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/goertzel_algoritheOg.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/goertzel_algorithm_simpler.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/read_data.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/start_for_Loop_2_hbi.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/start_for_Loop_g1g8j.vhd
  C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/start_for_devuelvfYi.vhd
}
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/goertzel_algorithm_simpler.xdc
set_property used_in_implementation false [get_files C:/Users/Raul/Documents/GOERTZEL_HLS/goertzelv10/ALG/solution22/impl/vhdl/goertzel_algorithm_simpler.xdc]


synth_design -top goertzel_algorithm_simpler -part xc7z020clg484-1 -no_iobuf -mode out_of_context


write_checkpoint -force -noxdef goertzel_algorithm_simpler.dcp

catch { report_utilization -file goertzel_algorithm_simpler_utilization_synth.rpt -pb goertzel_algorithm_simpler_utilization_synth.pb }
