\hypertarget{struct_u_s_b___o_t_g___device_type_def}{}\section{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def Struct Reference}
\label{struct_u_s_b___o_t_g___device_type_def}\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}


U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{D\+C\+FG}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{D\+C\+TL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{D\+S\+TS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{D\+I\+E\+P\+M\+SK}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{D\+O\+E\+P\+M\+SK}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{D\+A\+I\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{D\+A\+I\+N\+T\+M\+SK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{Reserved20}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{Reserved9}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{D\+V\+B\+U\+S\+D\+IS}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{D\+V\+B\+U\+S\+P\+U\+L\+SE}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{D\+T\+H\+R\+C\+TL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{D\+I\+E\+P\+E\+M\+P\+M\+SK}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{D\+E\+A\+C\+H\+I\+NT}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{D\+E\+A\+C\+H\+M\+SK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{Reserved40}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{D\+I\+N\+E\+P1\+M\+SK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8b1e044bd34b12074334270cfd18c931}{Reserved44}} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{D\+O\+U\+T\+E\+P1\+M\+SK}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}\label{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+A\+I\+NT@{D\+A\+I\+NT}}
\index{D\+A\+I\+NT@{D\+A\+I\+NT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+A\+I\+NT}{DAINT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+I\+NT}

dev All Endpoints Itr Reg 818h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}\label{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+A\+I\+N\+T\+M\+SK@{D\+A\+I\+N\+T\+M\+SK}}
\index{D\+A\+I\+N\+T\+M\+SK@{D\+A\+I\+N\+T\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+A\+I\+N\+T\+M\+SK}{DAINTMSK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+A\+I\+N\+T\+M\+SK}

dev All Endpoints Itr Mask 81\+Ch \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}\label{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+C\+FG@{D\+C\+FG}}
\index{D\+C\+FG@{D\+C\+FG}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+C\+FG}{DCFG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+C\+FG}

dev Configuration Register 800h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}\label{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+C\+TL@{D\+C\+TL}}
\index{D\+C\+TL@{D\+C\+TL}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+C\+TL}{DCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+C\+TL}

dev Control Register 804h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}\label{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+E\+A\+C\+H\+I\+NT@{D\+E\+A\+C\+H\+I\+NT}}
\index{D\+E\+A\+C\+H\+I\+NT@{D\+E\+A\+C\+H\+I\+NT}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+E\+A\+C\+H\+I\+NT}{DEACHINT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+E\+A\+C\+H\+I\+NT}

dedicated EP interrupt 838h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}\label{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+E\+A\+C\+H\+M\+SK@{D\+E\+A\+C\+H\+M\+SK}}
\index{D\+E\+A\+C\+H\+M\+SK@{D\+E\+A\+C\+H\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+E\+A\+C\+H\+M\+SK}{DEACHMSK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+E\+A\+C\+H\+M\+SK}

dedicated EP msk 83\+Ch \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}\label{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+I\+E\+P\+E\+M\+P\+M\+SK@{D\+I\+E\+P\+E\+M\+P\+M\+SK}}
\index{D\+I\+E\+P\+E\+M\+P\+M\+SK@{D\+I\+E\+P\+E\+M\+P\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+I\+E\+P\+E\+M\+P\+M\+SK}{DIEPEMPMSK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+I\+E\+P\+E\+M\+P\+M\+SK}

dev empty msk 834h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}\label{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+I\+E\+P\+M\+SK@{D\+I\+E\+P\+M\+SK}}
\index{D\+I\+E\+P\+M\+SK@{D\+I\+E\+P\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+I\+E\+P\+M\+SK}{DIEPMSK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+I\+E\+P\+M\+SK}

dev IN Endpoint Mask 810h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}\label{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+I\+N\+E\+P1\+M\+SK@{D\+I\+N\+E\+P1\+M\+SK}}
\index{D\+I\+N\+E\+P1\+M\+SK@{D\+I\+N\+E\+P1\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+I\+N\+E\+P1\+M\+SK}{DINEP1MSK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+I\+N\+E\+P1\+M\+SK}

dedicated EP mask 844h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}\label{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+O\+E\+P\+M\+SK@{D\+O\+E\+P\+M\+SK}}
\index{D\+O\+E\+P\+M\+SK@{D\+O\+E\+P\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+O\+E\+P\+M\+SK}{DOEPMSK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+O\+E\+P\+M\+SK}

dev O\+UT Endpoint Mask 814h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}\label{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+O\+U\+T\+E\+P1\+M\+SK@{D\+O\+U\+T\+E\+P1\+M\+SK}}
\index{D\+O\+U\+T\+E\+P1\+M\+SK@{D\+O\+U\+T\+E\+P1\+M\+SK}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+O\+U\+T\+E\+P1\+M\+SK}{DOUTEP1MSK}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+O\+U\+T\+E\+P1\+M\+SK}

dedicated EP msk 884h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}\label{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+S\+TS@{D\+S\+TS}}
\index{D\+S\+TS@{D\+S\+TS}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+S\+TS}{DSTS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+TS}

dev Status Register (RO) 808h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}\label{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+T\+H\+R\+C\+TL@{D\+T\+H\+R\+C\+TL}}
\index{D\+T\+H\+R\+C\+TL@{D\+T\+H\+R\+C\+TL}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+T\+H\+R\+C\+TL}{DTHRCTL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+T\+H\+R\+C\+TL}

dev threshold 830h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}\label{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+V\+B\+U\+S\+D\+IS@{D\+V\+B\+U\+S\+D\+IS}}
\index{D\+V\+B\+U\+S\+D\+IS@{D\+V\+B\+U\+S\+D\+IS}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+V\+B\+U\+S\+D\+IS}{DVBUSDIS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+V\+B\+U\+S\+D\+IS}

dev V\+B\+US discharge Register 828h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}\label{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!D\+V\+B\+U\+S\+P\+U\+L\+SE@{D\+V\+B\+U\+S\+P\+U\+L\+SE}}
\index{D\+V\+B\+U\+S\+P\+U\+L\+SE@{D\+V\+B\+U\+S\+P\+U\+L\+SE}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+V\+B\+U\+S\+P\+U\+L\+SE}{DVBUSPULSE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+V\+B\+U\+S\+P\+U\+L\+SE}

dev V\+B\+US Pulse Register 82\+Ch \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}\label{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved0C@{Reserved0C}}
\index{Reserved0C@{Reserved0C}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{Reserved0C}{Reserved0C}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved0C}

Reserved 80\+Ch \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}\label{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved20@{Reserved20}}
\index{Reserved20@{Reserved20}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{Reserved20}{Reserved20}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved20}

Reserved 820h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}\label{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved40@{Reserved40}}
\index{Reserved40@{Reserved40}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{Reserved40}{Reserved40}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved40}

dedicated EP mask 840h \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a8b1e044bd34b12074334270cfd18c931}\label{struct_u_s_b___o_t_g___device_type_def_a8b1e044bd34b12074334270cfd18c931}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved44@{Reserved44}}
\index{Reserved44@{Reserved44}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{Reserved44}{Reserved44}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved44\mbox{[}15\mbox{]}}

Reserved 844-\/87\+Ch \mbox{\Hypertarget{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}\label{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}} 
\index{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}!Reserved9@{Reserved9}}
\index{Reserved9@{Reserved9}!U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def@{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}}
\subsubsection{\texorpdfstring{Reserved9}{Reserved9}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved9}

Reserved 824h 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
