INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/verilog302/verilog302.srcs/sources_1/new/lab3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module lab3_2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state' is not allowed [C:/Users/user/verilog302/verilog302.srcs/sources_1/new/lab3_2.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'count' is not allowed [C:/Users/user/verilog302/verilog302.srcs/sources_1/new/lab3_2.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'led' is not allowed [C:/Users/user/verilog302/verilog302.srcs/sources_1/new/lab3_2.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk_div_use' is not allowed [C:/Users/user/verilog302/verilog302.srcs/sources_1/new/lab3_2.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/verilog302/verilog302.srcs/sim_1/new/lab3_2_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_2_t
