<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Arion: arion_arm Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="icon.png"/></td>
  <td id="projectalign">
   <div id="projectname">Arion<span id="projectnumber">&#160;1.0.2-alpha</span>
   </div>
   <div id="projectbrief">A high-performance C++ framework for emulating executable binaries.</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('namespacearion__arm.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">arion_arm Namespace Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classarion__arm_1_1ArchManagerARM.html">ArchManagerARM</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A class responsible for performing architecture specific operations in case of an ARM chip emulation.  <a href="classarion__arm_1_1ArchManagerARM.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad02584168edf8099b3510515a2bfdbda" id="r_ad02584168edf8099b3510515a2bfdbda"><td class="memItemLeft" align="right" valign="top">std::map&lt; uint64_t, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#ad02584168edf8099b3510515a2bfdbda">NAME_BY_SYSCALL_NO</a></td></tr>
<tr class="memdesc:ad02584168edf8099b3510515a2bfdbda"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map identifying an ARM syscall name given its number.  <br /></td></tr>
<tr class="separator:ad02584168edf8099b3510515a2bfdbda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82f0749ac7d78212f1f2238e070f2e2" id="r_ab82f0749ac7d78212f1f2238e070f2e2"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::string, <a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#ab82f0749ac7d78212f1f2238e070f2e2">ARCH_REGS</a></td></tr>
<tr class="memdesc:ab82f0749ac7d78212f1f2238e070f2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map identifying a Unicorn ARM register given its name.  <br /></td></tr>
<tr class="separator:ab82f0749ac7d78212f1f2238e070f2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c141660566ea48804e10c2d66b3199" id="r_ad9c141660566ea48804e10c2d66b3199"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a>, uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#ad9c141660566ea48804e10c2d66b3199">ARCH_REGS_SZ</a></td></tr>
<tr class="memdesc:ad9c141660566ea48804e10c2d66b3199"><td class="mdescLeft">&#160;</td><td class="mdescRight">A map identifying a Unicorn ARM register size given the register.  <br /></td></tr>
<tr class="separator:ad9c141660566ea48804e10c2d66b3199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb04c84025b3f7596b9f176cfe08511f" id="r_acb04c84025b3f7596b9f176cfe08511f"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#acb04c84025b3f7596b9f176cfe08511f">CTXT_REGS</a></td></tr>
<tr class="memdesc:acb04c84025b3f7596b9f176cfe08511f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The list of high-level ARM registers that make up the context to be saved and restored.  <br /></td></tr>
<tr class="separator:acb04c84025b3f7596b9f176cfe08511f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b58605a834037ad390a474b789977f" id="r_a54b58605a834037ad390a474b789977f"><td class="memItemLeft" align="right" valign="top">std::map&lt; uint64_t, <a class="el" href="namespacearion.html#afadea39b3f3d1396e5a168a0f92d0ead">arion::CPU_INTR</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#a54b58605a834037ad390a474b789977f">IDT</a> = {}</td></tr>
<tr class="memdesc:a54b58605a834037ad390a474b789977f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The ARM Interrupt Descriptor Table.  <br /></td></tr>
<tr class="separator:a54b58605a834037ad390a474b789977f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467bbcfd629ed1e3508ab5ad97f64a54" id="r_a467bbcfd629ed1e3508ab5ad97f64a54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structarion_1_1ABI__REGISTERS.html">arion::ABI_REGISTERS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#a467bbcfd629ed1e3508ab5ad97f64a54">ABI_REGS</a> = <a class="el" href="structarion_1_1ABI__REGISTERS.html">arion::ABI_REGISTERS</a>(UC_ARM_REG_PC, UC_ARM_REG_SP)</td></tr>
<tr class="memdesc:a467bbcfd629ed1e3508ab5ad97f64a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unicorn ARM PC and SP registers for genericity.  <br /></td></tr>
<tr class="separator:a467bbcfd629ed1e3508ab5ad97f64a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2eeab4913f22e096e55a84581de665" id="r_a0c2eeab4913f22e096e55a84581de665"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structarion_1_1ABI__CALLING__CONVENTION.html">arion::ABI_CALLING_CONVENTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#a0c2eeab4913f22e096e55a84581de665">ABI_CALLING_CONV</a></td></tr>
<tr class="memdesc:a0c2eeab4913f22e096e55a84581de665"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unicorn ARM registers involved in calling convention.  <br /></td></tr>
<tr class="separator:a0c2eeab4913f22e096e55a84581de665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ff4d4dbcd6e4eec035d01aeec06b5f" id="r_a11ff4d4dbcd6e4eec035d01aeec06b5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structarion_1_1ABI__SYSCALLING__CONVENTION.html">arion::ABI_SYSCALLING_CONVENTION</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#a11ff4d4dbcd6e4eec035d01aeec06b5f">ABI_SYSCALLING_CONV</a></td></tr>
<tr class="memdesc:a11ff4d4dbcd6e4eec035d01aeec06b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unicorn ARM registers involved in syscalling convention.  <br /></td></tr>
<tr class="separator:a11ff4d4dbcd6e4eec035d01aeec06b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07042e4295138ca086e38d48b65ec721" id="r_a07042e4295138ca086e38d48b65ec721"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacearion.html#ad2d5d55f1f58c0cacf42091e3c231353">arion::KERNEL_SEG_FLAGS</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#a07042e4295138ca086e38d48b65ec721">SEG_FLAGS</a> = <a class="el" href="arch__manager_8hpp.html#addeb8ca12bb07f54ee36ab2cd8aba4c7">ARION_ARM_TRAPS_PRESENT</a></td></tr>
<tr class="memdesc:a07042e4295138ca086e38d48b65ec721"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM flags telling the loader which kernel segments should be mapped in memory.  <br /></td></tr>
<tr class="separator:a07042e4295138ca086e38d48b65ec721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bd9e7b0d8b8d3002d9273cb79c72a6" id="r_a32bd9e7b0d8b8d3002d9273cb79c72a6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#a32bd9e7b0d8b8d3002d9273cb79c72a6">HWCAP2</a> = 0</td></tr>
<tr class="memdesc:a32bd9e7b0d8b8d3002d9273cb79c72a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some well working ARM chip HWCAP2 value.  <br /></td></tr>
<tr class="separator:a32bd9e7b0d8b8d3002d9273cb79c72a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d629313ea3f2d451a0fdba20781ee7" id="r_ac3d629313ea3f2d451a0fdba20781ee7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#ac3d629313ea3f2d451a0fdba20781ee7">HWCAP</a> = 0x001fb8d7</td></tr>
<tr class="memdesc:ac3d629313ea3f2d451a0fdba20781ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Some well working ARM chip HWCAP value.  <br /></td></tr>
<tr class="separator:ac3d629313ea3f2d451a0fdba20781ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58096a066576b6c3d932df5cd73b109a" id="r_a58096a066576b6c3d932df5cd73b109a"><td class="memItemLeft" align="right" valign="top">const size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#a58096a066576b6c3d932df5cd73b109a">PTR_SZ</a> = 4</td></tr>
<tr class="memdesc:a58096a066576b6c3d932df5cd73b109a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size in bytes of a pointer in an ARM chip.  <br /></td></tr>
<tr class="separator:a58096a066576b6c3d932df5cd73b109a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4be1aceef558450d5f17694e0e8bb64" id="r_ae4be1aceef558450d5f17694e0e8bb64"><td class="memItemLeft" align="right" valign="top">const uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#ae4be1aceef558450d5f17694e0e8bb64">ARCH_SZ</a> = 32</td></tr>
<tr class="memdesc:ae4be1aceef558450d5f17694e0e8bb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size in bits of the ARM general-purpose registers.  <br /></td></tr>
<tr class="separator:ae4be1aceef558450d5f17694e0e8bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c831d55adb03365554536221613b059" id="r_a3c831d55adb03365554536221613b059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacearion.html#a641ab515f8829f44a3e54918529d57c5">arion::CPU_ARCH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#a3c831d55adb03365554536221613b059">ARCH</a> = <a class="el" href="namespacearion.html#a641ab515f8829f44a3e54918529d57c5ad92842f00cedd60ddda41ed5ea1b78a6">arion::CPU_ARCH::ARM_ARCH</a></td></tr>
<tr class="memdesc:a3c831d55adb03365554536221613b059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arion CPU_ARCH for ARM.  <br /></td></tr>
<tr class="separator:a3c831d55adb03365554536221613b059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02c0116a6e535517d6f7ec54b091724" id="r_ad02c0116a6e535517d6f7ec54b091724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structarion_1_1ARCH__ATTRIBUTES.html">arion::ARCH_ATTRIBUTES</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacearion__arm.html#ad02c0116a6e535517d6f7ec54b091724">ARCH_ATTRS</a></td></tr>
<tr class="memdesc:ad02c0116a6e535517d6f7ec54b091724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiple architecture specific attributes for ARM, grouped in a structure for genericity purpose.  <br /></td></tr>
<tr class="separator:ad02c0116a6e535517d6f7ec54b091724"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a0c2eeab4913f22e096e55a84581de665" name="a0c2eeab4913f22e096e55a84581de665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2eeab4913f22e096e55a84581de665">&#9670;&#160;</a></span>ABI_CALLING_CONV</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structarion_1_1ABI__CALLING__CONVENTION.html">arion::ABI_CALLING_CONVENTION</a> arion_arm::ABI_CALLING_CONV</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">    <a class="code hl_struct" href="structarion_1_1ABI__CALLING__CONVENTION.html">arion::ABI_CALLING_CONVENTION</a>(UC_ARM_REG_R0, {UC_ARM_REG_R0, UC_ARM_REG_R1, UC_ARM_REG_R2, UC_ARM_REG_R3})</div>
<div class="ttc" id="astructarion_1_1ABI__CALLING__CONVENTION_html"><div class="ttname"><a href="structarion_1_1ABI__CALLING__CONVENTION.html">arion::ABI_CALLING_CONVENTION</a></div><div class="ttdoc">Unicorn registers involved in calling convention.</div><div class="ttdef"><b>Definition</b> arch_manager.hpp:52</div></div>
</div><!-- fragment -->
<p>Unicorn ARM registers involved in calling convention. </p>

</div>
</div>
<a id="a467bbcfd629ed1e3508ab5ad97f64a54" name="a467bbcfd629ed1e3508ab5ad97f64a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467bbcfd629ed1e3508ab5ad97f64a54">&#9670;&#160;</a></span>ABI_REGS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structarion_1_1ABI__REGISTERS.html">arion::ABI_REGISTERS</a> arion_arm::ABI_REGS = <a class="el" href="structarion_1_1ABI__REGISTERS.html">arion::ABI_REGISTERS</a>(UC_ARM_REG_PC, UC_ARM_REG_SP)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Unicorn ARM PC and SP registers for genericity. </p>

</div>
</div>
<a id="a11ff4d4dbcd6e4eec035d01aeec06b5f" name="a11ff4d4dbcd6e4eec035d01aeec06b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ff4d4dbcd6e4eec035d01aeec06b5f">&#9670;&#160;</a></span>ABI_SYSCALLING_CONV</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structarion_1_1ABI__SYSCALLING__CONVENTION.html">arion::ABI_SYSCALLING_CONVENTION</a> arion_arm::ABI_SYSCALLING_CONV</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= <a class="code hl_struct" href="structarion_1_1ABI__SYSCALLING__CONVENTION.html">arion::ABI_SYSCALLING_CONVENTION</a>(</div>
<div class="line">    UC_ARM_REG_R7, UC_ARM_REG_R0,</div>
<div class="line">    {UC_ARM_REG_R0, UC_ARM_REG_R1, UC_ARM_REG_R2, UC_ARM_REG_R3, UC_ARM_REG_R4, UC_ARM_REG_R5, UC_ARM_REG_R6})</div>
<div class="ttc" id="astructarion_1_1ABI__SYSCALLING__CONVENTION_html"><div class="ttname"><a href="structarion_1_1ABI__SYSCALLING__CONVENTION.html">arion::ABI_SYSCALLING_CONVENTION</a></div><div class="ttdoc">Unicorn registers involved in syscalling convention.</div><div class="ttdef"><b>Definition</b> arch_manager.hpp:68</div></div>
</div><!-- fragment -->
<p>Unicorn ARM registers involved in syscalling convention. </p>

</div>
</div>
<a id="a3c831d55adb03365554536221613b059" name="a3c831d55adb03365554536221613b059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c831d55adb03365554536221613b059">&#9670;&#160;</a></span>ARCH</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacearion.html#a641ab515f8829f44a3e54918529d57c5">arion::CPU_ARCH</a> arion_arm::ARCH = <a class="el" href="namespacearion.html#a641ab515f8829f44a3e54918529d57c5ad92842f00cedd60ddda41ed5ea1b78a6">arion::CPU_ARCH::ARM_ARCH</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Arion CPU_ARCH for ARM. </p>

</div>
</div>
<a id="ad02c0116a6e535517d6f7ec54b091724" name="ad02c0116a6e535517d6f7ec54b091724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad02c0116a6e535517d6f7ec54b091724">&#9670;&#160;</a></span>ARCH_ATTRS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structarion_1_1ARCH__ATTRIBUTES.html">arion::ARCH_ATTRIBUTES</a> arion_arm::ARCH_ATTRS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">    <a class="code hl_struct" href="structarion_1_1ARCH__ATTRIBUTES.html">arion::ARCH_ATTRIBUTES</a>(ARCH, ARCH_SZ, PTR_SZ, HWCAP, HWCAP2, SEG_FLAGS, ABI_REGS, ABI_CALLING_CONV,</div>
<div class="line">                           ABI_SYSCALLING_CONV, NAME_BY_SYSCALL_NO)</div>
<div class="ttc" id="astructarion_1_1ARCH__ATTRIBUTES_html"><div class="ttname"><a href="structarion_1_1ARCH__ATTRIBUTES.html">arion::ARCH_ATTRIBUTES</a></div><div class="ttdoc">Multiple architecture specific attributes, grouped in a structure for genericity purpose.</div><div class="ttdef"><b>Definition</b> arch_manager.hpp:87</div></div>
</div><!-- fragment -->
<p>Multiple architecture specific attributes for ARM, grouped in a structure for genericity purpose. </p>

</div>
</div>
<a id="ab82f0749ac7d78212f1f2238e070f2e2" name="ab82f0749ac7d78212f1f2238e070f2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab82f0749ac7d78212f1f2238e070f2e2">&#9670;&#160;</a></span>ARCH_REGS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::string, <a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a>&gt; arion_arm::ARCH_REGS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A map identifying a Unicorn ARM register given its name. </p>

</div>
</div>
<a id="ad9c141660566ea48804e10c2d66b3199" name="ad9c141660566ea48804e10c2d66b3199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9c141660566ea48804e10c2d66b3199">&#9670;&#160;</a></span>ARCH_REGS_SZ</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a>, uint8_t&gt; arion_arm::ARCH_REGS_SZ</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A map identifying a Unicorn ARM register size given the register. </p>

</div>
</div>
<a id="ae4be1aceef558450d5f17694e0e8bb64" name="ae4be1aceef558450d5f17694e0e8bb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4be1aceef558450d5f17694e0e8bb64">&#9670;&#160;</a></span>ARCH_SZ</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint16_t arion_arm::ARCH_SZ = 32</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Size in bits of the ARM general-purpose registers. </p>

</div>
</div>
<a id="acb04c84025b3f7596b9f176cfe08511f" name="acb04c84025b3f7596b9f176cfe08511f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb04c84025b3f7596b9f176cfe08511f">&#9670;&#160;</a></span>CTXT_REGS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="namespacearion.html#a1bc7997a0cf279f7e07ce89b9e72e899">arion::REG</a>&gt; arion_arm::CTXT_REGS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    UC_ARM_REG_R0,      UC_ARM_REG_R1,      UC_ARM_REG_R2,       UC_ARM_REG_R3,    UC_ARM_REG_R4,   UC_ARM_REG_R5,</div>
<div class="line">    UC_ARM_REG_R6,      UC_ARM_REG_R7,      UC_ARM_REG_R8,       UC_ARM_REG_R9,    UC_ARM_REG_R10,  UC_ARM_REG_R11,</div>
<div class="line">    UC_ARM_REG_R12,     UC_ARM_REG_SP,      UC_ARM_REG_LR,       UC_ARM_REG_PC,    UC_ARM_REG_SB,   UC_ARM_REG_SL,</div>
<div class="line">    UC_ARM_REG_FP,      UC_ARM_REG_IP,      UC_ARM_REG_Q0,       UC_ARM_REG_Q1,    UC_ARM_REG_Q2,   UC_ARM_REG_Q3,</div>
<div class="line">    UC_ARM_REG_Q4,      UC_ARM_REG_Q5,      UC_ARM_REG_Q6,       UC_ARM_REG_Q7,    UC_ARM_REG_Q8,   UC_ARM_REG_Q9,</div>
<div class="line">    UC_ARM_REG_Q10,     UC_ARM_REG_Q11,     UC_ARM_REG_Q12,      UC_ARM_REG_Q13,   UC_ARM_REG_Q14,  UC_ARM_REG_Q15,</div>
<div class="line">    UC_ARM_REG_CPSR,    UC_ARM_REG_APSR,    UC_ARM_REG_SPSR,     UC_ARM_REG_FPSCR, UC_ARM_REG_IPSR, UC_ARM_REG_CONTROL,</div>
<div class="line">    UC_ARM_REG_PRIMASK, UC_ARM_REG_BASEPRI, UC_ARM_REG_FAULTMASK}</div>
</div><!-- fragment -->
<p>The list of high-level ARM registers that make up the context to be saved and restored. </p>

</div>
</div>
<a id="ac3d629313ea3f2d451a0fdba20781ee7" name="ac3d629313ea3f2d451a0fdba20781ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d629313ea3f2d451a0fdba20781ee7">&#9670;&#160;</a></span>HWCAP</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t arion_arm::HWCAP = 0x001fb8d7</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Some well working ARM chip HWCAP value. </p>

</div>
</div>
<a id="a32bd9e7b0d8b8d3002d9273cb79c72a6" name="a32bd9e7b0d8b8d3002d9273cb79c72a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32bd9e7b0d8b8d3002d9273cb79c72a6">&#9670;&#160;</a></span>HWCAP2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t arion_arm::HWCAP2 = 0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Some well working ARM chip HWCAP2 value. </p>

</div>
</div>
<a id="a54b58605a834037ad390a474b789977f" name="a54b58605a834037ad390a474b789977f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b58605a834037ad390a474b789977f">&#9670;&#160;</a></span>IDT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;uint64_t, <a class="el" href="namespacearion.html#afadea39b3f3d1396e5a168a0f92d0ead">arion::CPU_INTR</a>&gt; arion_arm::IDT = {}</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The ARM Interrupt Descriptor Table. </p>

</div>
</div>
<a id="ad02584168edf8099b3510515a2bfdbda" name="ad02584168edf8099b3510515a2bfdbda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad02584168edf8099b3510515a2bfdbda">&#9670;&#160;</a></span>NAME_BY_SYSCALL_NO</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;uint64_t, std::string&gt; arion_arm::NAME_BY_SYSCALL_NO</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>A map identifying an ARM syscall name given its number. </p>

</div>
</div>
<a id="a58096a066576b6c3d932df5cd73b109a" name="a58096a066576b6c3d932df5cd73b109a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58096a066576b6c3d932df5cd73b109a">&#9670;&#160;</a></span>PTR_SZ</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const size_t arion_arm::PTR_SZ = 4</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Size in bytes of a pointer in an ARM chip. </p>

</div>
</div>
<a id="a07042e4295138ca086e38d48b65ec721" name="a07042e4295138ca086e38d48b65ec721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07042e4295138ca086e38d48b65ec721">&#9670;&#160;</a></span>SEG_FLAGS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacearion.html#ad2d5d55f1f58c0cacf42091e3c231353">arion::KERNEL_SEG_FLAGS</a> arion_arm::SEG_FLAGS = <a class="el" href="arch__manager_8hpp.html#addeb8ca12bb07f54ee36ab2cd8aba4c7">ARION_ARM_TRAPS_PRESENT</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>ARM flags telling the loader which kernel segments should be mapped in memory. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacearion__arm.html">arion_arm</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
