
SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003434  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080034f4  080034f4  000134f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800357c  0800357c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800357c  0800357c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800357c  0800357c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800357c  0800357c  0001357c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003580  08003580  00013580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003584  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  20000070  080035f4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  080035f4  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009607  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000015d9  00000000  00000000  0002969f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  0002ac78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000738  00000000  00000000  0002b448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011f82  00000000  00000000  0002bb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a528  00000000  00000000  0003db02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006b1ec  00000000  00000000  0004802a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b3216  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e88  00000000  00000000  000b3268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080034dc 	.word	0x080034dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080034dc 	.word	0x080034dc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b590      	push	{r4, r7, lr}
 8000246:	b08f      	sub	sp, #60	; 0x3c
 8000248:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800024a:	f000 fa81 	bl	8000750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024e:	f000 f83f 	bl	80002d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000252:	f000 f901 	bl	8000458 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000256:	f000 f8cf 	bl	80003f8 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800025a:	f000 f891 	bl	8000380 <MX_SPI1_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  /* USER CODE END WHILE */
	  // Write high to begin data collection
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800025e:	2380      	movs	r3, #128	; 0x80
 8000260:	0059      	lsls	r1, r3, #1
 8000262:	2390      	movs	r3, #144	; 0x90
 8000264:	05db      	lsls	r3, r3, #23
 8000266:	2201      	movs	r2, #1
 8000268:	0018      	movs	r0, r3
 800026a:	f000 fd1d 	bl	8000ca8 <HAL_GPIO_WritePin>

	  HAL_SPI_Receive(&hspi1, raw_data, sizeof(raw_data), HAL_MAX_DELAY);
 800026e:	2437      	movs	r4, #55	; 0x37
 8000270:	193b      	adds	r3, r7, r4
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	0019      	movs	r1, r3
 8000276:	2301      	movs	r3, #1
 8000278:	425b      	negs	r3, r3
 800027a:	4812      	ldr	r0, [pc, #72]	; (80002c4 <main+0x80>)
 800027c:	2201      	movs	r2, #1
 800027e:	f001 fb25 	bl	80018cc <HAL_SPI_Receive>

	  // Write low to end
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000282:	2380      	movs	r3, #128	; 0x80
 8000284:	0059      	lsls	r1, r3, #1
 8000286:	2390      	movs	r3, #144	; 0x90
 8000288:	05db      	lsls	r3, r3, #23
 800028a:	2200      	movs	r2, #0
 800028c:	0018      	movs	r0, r3
 800028e:	f000 fd0b 	bl	8000ca8 <HAL_GPIO_WritePin>

	  /* USER CODE BEGIN 3 */
	  sprintf((char*)buf, "ADC Reading | %02u V |\r\n", (unsigned int)raw_data);
 8000292:	193b      	adds	r3, r7, r4
 8000294:	781a      	ldrb	r2, [r3, #0]
 8000296:	490c      	ldr	r1, [pc, #48]	; (80002c8 <main+0x84>)
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	0018      	movs	r0, r3
 800029c:	f002 fcb4 	bl	8002c08 <siprintf>

	  HAL_UART_Transmit(&huart1, buf, strlen((char*)buf), HAL_MAX_DELAY);
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	0018      	movs	r0, r3
 80002a4:	f7ff ff30 	bl	8000108 <strlen>
 80002a8:	0003      	movs	r3, r0
 80002aa:	b29a      	uxth	r2, r3
 80002ac:	2301      	movs	r3, #1
 80002ae:	425b      	negs	r3, r3
 80002b0:	1d39      	adds	r1, r7, #4
 80002b2:	4806      	ldr	r0, [pc, #24]	; (80002cc <main+0x88>)
 80002b4:	f002 f866 	bl	8002384 <HAL_UART_Transmit>

	  HAL_Delay(500);
 80002b8:	23fa      	movs	r3, #250	; 0xfa
 80002ba:	005b      	lsls	r3, r3, #1
 80002bc:	0018      	movs	r0, r3
 80002be:	f000 faab 	bl	8000818 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80002c2:	e7cc      	b.n	800025e <main+0x1a>
 80002c4:	2000008c 	.word	0x2000008c
 80002c8:	080034f4 	.word	0x080034f4
 80002cc:	200000f0 	.word	0x200000f0

080002d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d0:	b590      	push	{r4, r7, lr}
 80002d2:	b097      	sub	sp, #92	; 0x5c
 80002d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d6:	2428      	movs	r4, #40	; 0x28
 80002d8:	193b      	adds	r3, r7, r4
 80002da:	0018      	movs	r0, r3
 80002dc:	2330      	movs	r3, #48	; 0x30
 80002de:	001a      	movs	r2, r3
 80002e0:	2100      	movs	r1, #0
 80002e2:	f002 fc89 	bl	8002bf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e6:	2318      	movs	r3, #24
 80002e8:	18fb      	adds	r3, r7, r3
 80002ea:	0018      	movs	r0, r3
 80002ec:	2310      	movs	r3, #16
 80002ee:	001a      	movs	r2, r3
 80002f0:	2100      	movs	r1, #0
 80002f2:	f002 fc81 	bl	8002bf8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	0018      	movs	r0, r3
 80002fa:	2314      	movs	r3, #20
 80002fc:	001a      	movs	r2, r3
 80002fe:	2100      	movs	r1, #0
 8000300:	f002 fc7a 	bl	8002bf8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000304:	0021      	movs	r1, r4
 8000306:	187b      	adds	r3, r7, r1
 8000308:	2202      	movs	r2, #2
 800030a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2201      	movs	r2, #1
 8000310:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000312:	187b      	adds	r3, r7, r1
 8000314:	2210      	movs	r2, #16
 8000316:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000318:	187b      	adds	r3, r7, r1
 800031a:	2200      	movs	r2, #0
 800031c:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031e:	187b      	adds	r3, r7, r1
 8000320:	0018      	movs	r0, r3
 8000322:	f000 fcdf 	bl	8000ce4 <HAL_RCC_OscConfig>
 8000326:	1e03      	subs	r3, r0, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800032a:	f000 f8cf 	bl	80004cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032e:	2118      	movs	r1, #24
 8000330:	187b      	adds	r3, r7, r1
 8000332:	2207      	movs	r2, #7
 8000334:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000336:	187b      	adds	r3, r7, r1
 8000338:	2200      	movs	r2, #0
 800033a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033c:	187b      	adds	r3, r7, r1
 800033e:	2200      	movs	r2, #0
 8000340:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000342:	187b      	adds	r3, r7, r1
 8000344:	2200      	movs	r2, #0
 8000346:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000348:	187b      	adds	r3, r7, r1
 800034a:	2100      	movs	r1, #0
 800034c:	0018      	movs	r0, r3
 800034e:	f000 ffe3 	bl	8001318 <HAL_RCC_ClockConfig>
 8000352:	1e03      	subs	r3, r0, #0
 8000354:	d001      	beq.n	800035a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000356:	f000 f8b9 	bl	80004cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800035a:	1d3b      	adds	r3, r7, #4
 800035c:	2201      	movs	r2, #1
 800035e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2200      	movs	r2, #0
 8000364:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	0018      	movs	r0, r3
 800036a:	f001 f919 	bl	80015a0 <HAL_RCCEx_PeriphCLKConfig>
 800036e:	1e03      	subs	r3, r0, #0
 8000370:	d001      	beq.n	8000376 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000372:	f000 f8ab 	bl	80004cc <Error_Handler>
  }
}
 8000376:	46c0      	nop			; (mov r8, r8)
 8000378:	46bd      	mov	sp, r7
 800037a:	b017      	add	sp, #92	; 0x5c
 800037c:	bd90      	pop	{r4, r7, pc}
	...

08000380 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000384:	4b1a      	ldr	r3, [pc, #104]	; (80003f0 <MX_SPI1_Init+0x70>)
 8000386:	4a1b      	ldr	r2, [pc, #108]	; (80003f4 <MX_SPI1_Init+0x74>)
 8000388:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800038a:	4b19      	ldr	r3, [pc, #100]	; (80003f0 <MX_SPI1_Init+0x70>)
 800038c:	2200      	movs	r2, #0
 800038e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000390:	4b17      	ldr	r3, [pc, #92]	; (80003f0 <MX_SPI1_Init+0x70>)
 8000392:	2280      	movs	r2, #128	; 0x80
 8000394:	0212      	lsls	r2, r2, #8
 8000396:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000398:	4b15      	ldr	r3, [pc, #84]	; (80003f0 <MX_SPI1_Init+0x70>)
 800039a:	22c0      	movs	r2, #192	; 0xc0
 800039c:	0092      	lsls	r2, r2, #2
 800039e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003a0:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003a6:	4b12      	ldr	r3, [pc, #72]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003ac:	4b10      	ldr	r3, [pc, #64]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003ae:	2280      	movs	r2, #128	; 0x80
 80003b0:	0092      	lsls	r2, r2, #2
 80003b2:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003b4:	4b0e      	ldr	r3, [pc, #56]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003ba:	4b0d      	ldr	r3, [pc, #52]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003bc:	2200      	movs	r2, #0
 80003be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003c0:	4b0b      	ldr	r3, [pc, #44]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80003c6:	4b0a      	ldr	r3, [pc, #40]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003c8:	2207      	movs	r2, #7
 80003ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80003cc:	4b08      	ldr	r3, [pc, #32]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80003d2:	4b07      	ldr	r3, [pc, #28]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80003d8:	4b05      	ldr	r3, [pc, #20]	; (80003f0 <MX_SPI1_Init+0x70>)
 80003da:	0018      	movs	r0, r3
 80003dc:	f001 f9be 	bl	800175c <HAL_SPI_Init>
 80003e0:	1e03      	subs	r3, r0, #0
 80003e2:	d001      	beq.n	80003e8 <MX_SPI1_Init+0x68>
  {
    Error_Handler();
 80003e4:	f000 f872 	bl	80004cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003e8:	46c0      	nop			; (mov r8, r8)
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}
 80003ee:	46c0      	nop			; (mov r8, r8)
 80003f0:	2000008c 	.word	0x2000008c
 80003f4:	40013000 	.word	0x40013000

080003f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003fc:	4b14      	ldr	r3, [pc, #80]	; (8000450 <MX_USART1_UART_Init+0x58>)
 80003fe:	4a15      	ldr	r2, [pc, #84]	; (8000454 <MX_USART1_UART_Init+0x5c>)
 8000400:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000402:	4b13      	ldr	r3, [pc, #76]	; (8000450 <MX_USART1_UART_Init+0x58>)
 8000404:	22e1      	movs	r2, #225	; 0xe1
 8000406:	0252      	lsls	r2, r2, #9
 8000408:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800040a:	4b11      	ldr	r3, [pc, #68]	; (8000450 <MX_USART1_UART_Init+0x58>)
 800040c:	2200      	movs	r2, #0
 800040e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000410:	4b0f      	ldr	r3, [pc, #60]	; (8000450 <MX_USART1_UART_Init+0x58>)
 8000412:	2200      	movs	r2, #0
 8000414:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000416:	4b0e      	ldr	r3, [pc, #56]	; (8000450 <MX_USART1_UART_Init+0x58>)
 8000418:	2200      	movs	r2, #0
 800041a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800041c:	4b0c      	ldr	r3, [pc, #48]	; (8000450 <MX_USART1_UART_Init+0x58>)
 800041e:	220c      	movs	r2, #12
 8000420:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000422:	4b0b      	ldr	r3, [pc, #44]	; (8000450 <MX_USART1_UART_Init+0x58>)
 8000424:	2200      	movs	r2, #0
 8000426:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000428:	4b09      	ldr	r3, [pc, #36]	; (8000450 <MX_USART1_UART_Init+0x58>)
 800042a:	2200      	movs	r2, #0
 800042c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800042e:	4b08      	ldr	r3, [pc, #32]	; (8000450 <MX_USART1_UART_Init+0x58>)
 8000430:	2200      	movs	r2, #0
 8000432:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000434:	4b06      	ldr	r3, [pc, #24]	; (8000450 <MX_USART1_UART_Init+0x58>)
 8000436:	2200      	movs	r2, #0
 8000438:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800043a:	4b05      	ldr	r3, [pc, #20]	; (8000450 <MX_USART1_UART_Init+0x58>)
 800043c:	0018      	movs	r0, r3
 800043e:	f001 ff4d 	bl	80022dc <HAL_UART_Init>
 8000442:	1e03      	subs	r3, r0, #0
 8000444:	d001      	beq.n	800044a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000446:	f000 f841 	bl	80004cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	200000f0 	.word	0x200000f0
 8000454:	40013800 	.word	0x40013800

08000458 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b086      	sub	sp, #24
 800045c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045e:	1d3b      	adds	r3, r7, #4
 8000460:	0018      	movs	r0, r3
 8000462:	2314      	movs	r3, #20
 8000464:	001a      	movs	r2, r3
 8000466:	2100      	movs	r1, #0
 8000468:	f002 fbc6 	bl	8002bf8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800046c:	4b16      	ldr	r3, [pc, #88]	; (80004c8 <MX_GPIO_Init+0x70>)
 800046e:	695a      	ldr	r2, [r3, #20]
 8000470:	4b15      	ldr	r3, [pc, #84]	; (80004c8 <MX_GPIO_Init+0x70>)
 8000472:	2180      	movs	r1, #128	; 0x80
 8000474:	0289      	lsls	r1, r1, #10
 8000476:	430a      	orrs	r2, r1
 8000478:	615a      	str	r2, [r3, #20]
 800047a:	4b13      	ldr	r3, [pc, #76]	; (80004c8 <MX_GPIO_Init+0x70>)
 800047c:	695a      	ldr	r2, [r3, #20]
 800047e:	2380      	movs	r3, #128	; 0x80
 8000480:	029b      	lsls	r3, r3, #10
 8000482:	4013      	ands	r3, r2
 8000484:	603b      	str	r3, [r7, #0]
 8000486:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000488:	2380      	movs	r3, #128	; 0x80
 800048a:	0059      	lsls	r1, r3, #1
 800048c:	2390      	movs	r3, #144	; 0x90
 800048e:	05db      	lsls	r3, r3, #23
 8000490:	2200      	movs	r2, #0
 8000492:	0018      	movs	r0, r3
 8000494:	f000 fc08 	bl	8000ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000498:	1d3b      	adds	r3, r7, #4
 800049a:	2280      	movs	r2, #128	; 0x80
 800049c:	0052      	lsls	r2, r2, #1
 800049e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	2201      	movs	r2, #1
 80004a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	2200      	movs	r2, #0
 80004aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	2200      	movs	r2, #0
 80004b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b2:	1d3a      	adds	r2, r7, #4
 80004b4:	2390      	movs	r3, #144	; 0x90
 80004b6:	05db      	lsls	r3, r3, #23
 80004b8:	0011      	movs	r1, r2
 80004ba:	0018      	movs	r0, r3
 80004bc:	f000 fa84 	bl	80009c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004c0:	46c0      	nop			; (mov r8, r8)
 80004c2:	46bd      	mov	sp, r7
 80004c4:	b006      	add	sp, #24
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	40021000 	.word	0x40021000

080004cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004d0:	b672      	cpsid	i
}
 80004d2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004d4:	e7fe      	b.n	80004d4 <Error_Handler+0x8>
	...

080004d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004de:	4b0f      	ldr	r3, [pc, #60]	; (800051c <HAL_MspInit+0x44>)
 80004e0:	699a      	ldr	r2, [r3, #24]
 80004e2:	4b0e      	ldr	r3, [pc, #56]	; (800051c <HAL_MspInit+0x44>)
 80004e4:	2101      	movs	r1, #1
 80004e6:	430a      	orrs	r2, r1
 80004e8:	619a      	str	r2, [r3, #24]
 80004ea:	4b0c      	ldr	r3, [pc, #48]	; (800051c <HAL_MspInit+0x44>)
 80004ec:	699b      	ldr	r3, [r3, #24]
 80004ee:	2201      	movs	r2, #1
 80004f0:	4013      	ands	r3, r2
 80004f2:	607b      	str	r3, [r7, #4]
 80004f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004f6:	4b09      	ldr	r3, [pc, #36]	; (800051c <HAL_MspInit+0x44>)
 80004f8:	69da      	ldr	r2, [r3, #28]
 80004fa:	4b08      	ldr	r3, [pc, #32]	; (800051c <HAL_MspInit+0x44>)
 80004fc:	2180      	movs	r1, #128	; 0x80
 80004fe:	0549      	lsls	r1, r1, #21
 8000500:	430a      	orrs	r2, r1
 8000502:	61da      	str	r2, [r3, #28]
 8000504:	4b05      	ldr	r3, [pc, #20]	; (800051c <HAL_MspInit+0x44>)
 8000506:	69da      	ldr	r2, [r3, #28]
 8000508:	2380      	movs	r3, #128	; 0x80
 800050a:	055b      	lsls	r3, r3, #21
 800050c:	4013      	ands	r3, r2
 800050e:	603b      	str	r3, [r7, #0]
 8000510:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000512:	46c0      	nop			; (mov r8, r8)
 8000514:	46bd      	mov	sp, r7
 8000516:	b002      	add	sp, #8
 8000518:	bd80      	pop	{r7, pc}
 800051a:	46c0      	nop			; (mov r8, r8)
 800051c:	40021000 	.word	0x40021000

08000520 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000520:	b590      	push	{r4, r7, lr}
 8000522:	b08b      	sub	sp, #44	; 0x2c
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000528:	2414      	movs	r4, #20
 800052a:	193b      	adds	r3, r7, r4
 800052c:	0018      	movs	r0, r3
 800052e:	2314      	movs	r3, #20
 8000530:	001a      	movs	r2, r3
 8000532:	2100      	movs	r1, #0
 8000534:	f002 fb60 	bl	8002bf8 <memset>
  if(hspi->Instance==SPI1)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	4a1c      	ldr	r2, [pc, #112]	; (80005b0 <HAL_SPI_MspInit+0x90>)
 800053e:	4293      	cmp	r3, r2
 8000540:	d132      	bne.n	80005a8 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000542:	4b1c      	ldr	r3, [pc, #112]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000544:	699a      	ldr	r2, [r3, #24]
 8000546:	4b1b      	ldr	r3, [pc, #108]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000548:	2180      	movs	r1, #128	; 0x80
 800054a:	0149      	lsls	r1, r1, #5
 800054c:	430a      	orrs	r2, r1
 800054e:	619a      	str	r2, [r3, #24]
 8000550:	4b18      	ldr	r3, [pc, #96]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000552:	699a      	ldr	r2, [r3, #24]
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	015b      	lsls	r3, r3, #5
 8000558:	4013      	ands	r3, r2
 800055a:	613b      	str	r3, [r7, #16]
 800055c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800055e:	4b15      	ldr	r3, [pc, #84]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000560:	695a      	ldr	r2, [r3, #20]
 8000562:	4b14      	ldr	r3, [pc, #80]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 8000564:	2180      	movs	r1, #128	; 0x80
 8000566:	0289      	lsls	r1, r1, #10
 8000568:	430a      	orrs	r2, r1
 800056a:	615a      	str	r2, [r3, #20]
 800056c:	4b11      	ldr	r3, [pc, #68]	; (80005b4 <HAL_SPI_MspInit+0x94>)
 800056e:	695a      	ldr	r2, [r3, #20]
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	029b      	lsls	r3, r3, #10
 8000574:	4013      	ands	r3, r2
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800057a:	0021      	movs	r1, r4
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2260      	movs	r2, #96	; 0x60
 8000580:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000582:	187b      	adds	r3, r7, r1
 8000584:	2202      	movs	r2, #2
 8000586:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2200      	movs	r2, #0
 800058c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2203      	movs	r2, #3
 8000592:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2200      	movs	r2, #0
 8000598:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800059a:	187a      	adds	r2, r7, r1
 800059c:	2390      	movs	r3, #144	; 0x90
 800059e:	05db      	lsls	r3, r3, #23
 80005a0:	0011      	movs	r1, r2
 80005a2:	0018      	movs	r0, r3
 80005a4:	f000 fa10 	bl	80009c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80005a8:	46c0      	nop			; (mov r8, r8)
 80005aa:	46bd      	mov	sp, r7
 80005ac:	b00b      	add	sp, #44	; 0x2c
 80005ae:	bd90      	pop	{r4, r7, pc}
 80005b0:	40013000 	.word	0x40013000
 80005b4:	40021000 	.word	0x40021000

080005b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005b8:	b590      	push	{r4, r7, lr}
 80005ba:	b08b      	sub	sp, #44	; 0x2c
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c0:	2414      	movs	r4, #20
 80005c2:	193b      	adds	r3, r7, r4
 80005c4:	0018      	movs	r0, r3
 80005c6:	2314      	movs	r3, #20
 80005c8:	001a      	movs	r2, r3
 80005ca:	2100      	movs	r1, #0
 80005cc:	f002 fb14 	bl	8002bf8 <memset>
  if(huart->Instance==USART1)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a1d      	ldr	r2, [pc, #116]	; (800064c <HAL_UART_MspInit+0x94>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d133      	bne.n	8000642 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005da:	4b1d      	ldr	r3, [pc, #116]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005dc:	699a      	ldr	r2, [r3, #24]
 80005de:	4b1c      	ldr	r3, [pc, #112]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005e0:	2180      	movs	r1, #128	; 0x80
 80005e2:	01c9      	lsls	r1, r1, #7
 80005e4:	430a      	orrs	r2, r1
 80005e6:	619a      	str	r2, [r3, #24]
 80005e8:	4b19      	ldr	r3, [pc, #100]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005ea:	699a      	ldr	r2, [r3, #24]
 80005ec:	2380      	movs	r3, #128	; 0x80
 80005ee:	01db      	lsls	r3, r3, #7
 80005f0:	4013      	ands	r3, r2
 80005f2:	613b      	str	r3, [r7, #16]
 80005f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	4b16      	ldr	r3, [pc, #88]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005f8:	695a      	ldr	r2, [r3, #20]
 80005fa:	4b15      	ldr	r3, [pc, #84]	; (8000650 <HAL_UART_MspInit+0x98>)
 80005fc:	2180      	movs	r1, #128	; 0x80
 80005fe:	0289      	lsls	r1, r1, #10
 8000600:	430a      	orrs	r2, r1
 8000602:	615a      	str	r2, [r3, #20]
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <HAL_UART_MspInit+0x98>)
 8000606:	695a      	ldr	r2, [r3, #20]
 8000608:	2380      	movs	r3, #128	; 0x80
 800060a:	029b      	lsls	r3, r3, #10
 800060c:	4013      	ands	r3, r2
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000612:	193b      	adds	r3, r7, r4
 8000614:	22c0      	movs	r2, #192	; 0xc0
 8000616:	00d2      	lsls	r2, r2, #3
 8000618:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800061a:	0021      	movs	r1, r4
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2202      	movs	r2, #2
 8000620:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000622:	187b      	adds	r3, r7, r1
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2203      	movs	r2, #3
 800062c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2201      	movs	r2, #1
 8000632:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000634:	187a      	adds	r2, r7, r1
 8000636:	2390      	movs	r3, #144	; 0x90
 8000638:	05db      	lsls	r3, r3, #23
 800063a:	0011      	movs	r1, r2
 800063c:	0018      	movs	r0, r3
 800063e:	f000 f9c3 	bl	80009c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	46bd      	mov	sp, r7
 8000646:	b00b      	add	sp, #44	; 0x2c
 8000648:	bd90      	pop	{r4, r7, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	40013800 	.word	0x40013800
 8000650:	40021000 	.word	0x40021000

08000654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000658:	e7fe      	b.n	8000658 <NMI_Handler+0x4>

0800065a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065a:	b580      	push	{r7, lr}
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800065e:	e7fe      	b.n	800065e <HardFault_Handler+0x4>

08000660 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000664:	46c0      	nop			; (mov r8, r8)
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}

0800066a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800066a:	b580      	push	{r7, lr}
 800066c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}

08000674 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000678:	f000 f8b2 	bl	80007e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800067c:	46c0      	nop			; (mov r8, r8)
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
	...

08000684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b086      	sub	sp, #24
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800068c:	4a14      	ldr	r2, [pc, #80]	; (80006e0 <_sbrk+0x5c>)
 800068e:	4b15      	ldr	r3, [pc, #84]	; (80006e4 <_sbrk+0x60>)
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000694:	697b      	ldr	r3, [r7, #20]
 8000696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000698:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <_sbrk+0x64>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d102      	bne.n	80006a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006a0:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <_sbrk+0x64>)
 80006a2:	4a12      	ldr	r2, [pc, #72]	; (80006ec <_sbrk+0x68>)
 80006a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006a6:	4b10      	ldr	r3, [pc, #64]	; (80006e8 <_sbrk+0x64>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	18d3      	adds	r3, r2, r3
 80006ae:	693a      	ldr	r2, [r7, #16]
 80006b0:	429a      	cmp	r2, r3
 80006b2:	d207      	bcs.n	80006c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006b4:	f002 fa76 	bl	8002ba4 <__errno>
 80006b8:	0003      	movs	r3, r0
 80006ba:	220c      	movs	r2, #12
 80006bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006be:	2301      	movs	r3, #1
 80006c0:	425b      	negs	r3, r3
 80006c2:	e009      	b.n	80006d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006c4:	4b08      	ldr	r3, [pc, #32]	; (80006e8 <_sbrk+0x64>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ca:	4b07      	ldr	r3, [pc, #28]	; (80006e8 <_sbrk+0x64>)
 80006cc:	681a      	ldr	r2, [r3, #0]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	18d2      	adds	r2, r2, r3
 80006d2:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <_sbrk+0x64>)
 80006d4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80006d6:	68fb      	ldr	r3, [r7, #12]
}
 80006d8:	0018      	movs	r0, r3
 80006da:	46bd      	mov	sp, r7
 80006dc:	b006      	add	sp, #24
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	20002000 	.word	0x20002000
 80006e4:	00000400 	.word	0x00000400
 80006e8:	20000178 	.word	0x20000178
 80006ec:	20000190 	.word	0x20000190

080006f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006f4:	46c0      	nop			; (mov r8, r8)
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
	...

080006fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006fc:	480d      	ldr	r0, [pc, #52]	; (8000734 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006fe:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000700:	f7ff fff6 	bl	80006f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000704:	480c      	ldr	r0, [pc, #48]	; (8000738 <LoopForever+0x6>)
  ldr r1, =_edata
 8000706:	490d      	ldr	r1, [pc, #52]	; (800073c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000708:	4a0d      	ldr	r2, [pc, #52]	; (8000740 <LoopForever+0xe>)
  movs r3, #0
 800070a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800070c:	e002      	b.n	8000714 <LoopCopyDataInit>

0800070e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800070e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000712:	3304      	adds	r3, #4

08000714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000718:	d3f9      	bcc.n	800070e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800071a:	4a0a      	ldr	r2, [pc, #40]	; (8000744 <LoopForever+0x12>)
  ldr r4, =_ebss
 800071c:	4c0a      	ldr	r4, [pc, #40]	; (8000748 <LoopForever+0x16>)
  movs r3, #0
 800071e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000720:	e001      	b.n	8000726 <LoopFillZerobss>

08000722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000724:	3204      	adds	r2, #4

08000726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000728:	d3fb      	bcc.n	8000722 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800072a:	f002 fa41 	bl	8002bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800072e:	f7ff fd89 	bl	8000244 <main>

08000732 <LoopForever>:

LoopForever:
    b LoopForever
 8000732:	e7fe      	b.n	8000732 <LoopForever>
  ldr   r0, =_estack
 8000734:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800073c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000740:	08003584 	.word	0x08003584
  ldr r2, =_sbss
 8000744:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000748:	20000190 	.word	0x20000190

0800074c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800074c:	e7fe      	b.n	800074c <ADC1_COMP_IRQHandler>
	...

08000750 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000754:	4b07      	ldr	r3, [pc, #28]	; (8000774 <HAL_Init+0x24>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	4b06      	ldr	r3, [pc, #24]	; (8000774 <HAL_Init+0x24>)
 800075a:	2110      	movs	r1, #16
 800075c:	430a      	orrs	r2, r1
 800075e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000760:	2003      	movs	r0, #3
 8000762:	f000 f809 	bl	8000778 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000766:	f7ff feb7 	bl	80004d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800076a:	2300      	movs	r3, #0
}
 800076c:	0018      	movs	r0, r3
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	40022000 	.word	0x40022000

08000778 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000778:	b590      	push	{r4, r7, lr}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000780:	4b14      	ldr	r3, [pc, #80]	; (80007d4 <HAL_InitTick+0x5c>)
 8000782:	681c      	ldr	r4, [r3, #0]
 8000784:	4b14      	ldr	r3, [pc, #80]	; (80007d8 <HAL_InitTick+0x60>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	0019      	movs	r1, r3
 800078a:	23fa      	movs	r3, #250	; 0xfa
 800078c:	0098      	lsls	r0, r3, #2
 800078e:	f7ff fccd 	bl	800012c <__udivsi3>
 8000792:	0003      	movs	r3, r0
 8000794:	0019      	movs	r1, r3
 8000796:	0020      	movs	r0, r4
 8000798:	f7ff fcc8 	bl	800012c <__udivsi3>
 800079c:	0003      	movs	r3, r0
 800079e:	0018      	movs	r0, r3
 80007a0:	f000 f905 	bl	80009ae <HAL_SYSTICK_Config>
 80007a4:	1e03      	subs	r3, r0, #0
 80007a6:	d001      	beq.n	80007ac <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80007a8:	2301      	movs	r3, #1
 80007aa:	e00f      	b.n	80007cc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	2b03      	cmp	r3, #3
 80007b0:	d80b      	bhi.n	80007ca <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007b2:	6879      	ldr	r1, [r7, #4]
 80007b4:	2301      	movs	r3, #1
 80007b6:	425b      	negs	r3, r3
 80007b8:	2200      	movs	r2, #0
 80007ba:	0018      	movs	r0, r3
 80007bc:	f000 f8e2 	bl	8000984 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <HAL_InitTick+0x64>)
 80007c2:	687a      	ldr	r2, [r7, #4]
 80007c4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80007c6:	2300      	movs	r3, #0
 80007c8:	e000      	b.n	80007cc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80007ca:	2301      	movs	r3, #1
}
 80007cc:	0018      	movs	r0, r3
 80007ce:	46bd      	mov	sp, r7
 80007d0:	b003      	add	sp, #12
 80007d2:	bd90      	pop	{r4, r7, pc}
 80007d4:	20000000 	.word	0x20000000
 80007d8:	20000008 	.word	0x20000008
 80007dc:	20000004 	.word	0x20000004

080007e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007e4:	4b05      	ldr	r3, [pc, #20]	; (80007fc <HAL_IncTick+0x1c>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	001a      	movs	r2, r3
 80007ea:	4b05      	ldr	r3, [pc, #20]	; (8000800 <HAL_IncTick+0x20>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	18d2      	adds	r2, r2, r3
 80007f0:	4b03      	ldr	r3, [pc, #12]	; (8000800 <HAL_IncTick+0x20>)
 80007f2:	601a      	str	r2, [r3, #0]
}
 80007f4:	46c0      	nop			; (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	20000008 	.word	0x20000008
 8000800:	2000017c 	.word	0x2000017c

08000804 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  return uwTick;
 8000808:	4b02      	ldr	r3, [pc, #8]	; (8000814 <HAL_GetTick+0x10>)
 800080a:	681b      	ldr	r3, [r3, #0]
}
 800080c:	0018      	movs	r0, r3
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	2000017c 	.word	0x2000017c

08000818 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000820:	f7ff fff0 	bl	8000804 <HAL_GetTick>
 8000824:	0003      	movs	r3, r0
 8000826:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	3301      	adds	r3, #1
 8000830:	d005      	beq.n	800083e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000832:	4b0a      	ldr	r3, [pc, #40]	; (800085c <HAL_Delay+0x44>)
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	001a      	movs	r2, r3
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	189b      	adds	r3, r3, r2
 800083c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	f7ff ffe0 	bl	8000804 <HAL_GetTick>
 8000844:	0002      	movs	r2, r0
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	68fa      	ldr	r2, [r7, #12]
 800084c:	429a      	cmp	r2, r3
 800084e:	d8f7      	bhi.n	8000840 <HAL_Delay+0x28>
  {
  }
}
 8000850:	46c0      	nop			; (mov r8, r8)
 8000852:	46c0      	nop			; (mov r8, r8)
 8000854:	46bd      	mov	sp, r7
 8000856:	b004      	add	sp, #16
 8000858:	bd80      	pop	{r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	20000008 	.word	0x20000008

08000860 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000860:	b590      	push	{r4, r7, lr}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	0002      	movs	r2, r0
 8000868:	6039      	str	r1, [r7, #0]
 800086a:	1dfb      	adds	r3, r7, #7
 800086c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800086e:	1dfb      	adds	r3, r7, #7
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b7f      	cmp	r3, #127	; 0x7f
 8000874:	d828      	bhi.n	80008c8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000876:	4a2f      	ldr	r2, [pc, #188]	; (8000934 <__NVIC_SetPriority+0xd4>)
 8000878:	1dfb      	adds	r3, r7, #7
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	b25b      	sxtb	r3, r3
 800087e:	089b      	lsrs	r3, r3, #2
 8000880:	33c0      	adds	r3, #192	; 0xc0
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	589b      	ldr	r3, [r3, r2]
 8000886:	1dfa      	adds	r2, r7, #7
 8000888:	7812      	ldrb	r2, [r2, #0]
 800088a:	0011      	movs	r1, r2
 800088c:	2203      	movs	r2, #3
 800088e:	400a      	ands	r2, r1
 8000890:	00d2      	lsls	r2, r2, #3
 8000892:	21ff      	movs	r1, #255	; 0xff
 8000894:	4091      	lsls	r1, r2
 8000896:	000a      	movs	r2, r1
 8000898:	43d2      	mvns	r2, r2
 800089a:	401a      	ands	r2, r3
 800089c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	019b      	lsls	r3, r3, #6
 80008a2:	22ff      	movs	r2, #255	; 0xff
 80008a4:	401a      	ands	r2, r3
 80008a6:	1dfb      	adds	r3, r7, #7
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	0018      	movs	r0, r3
 80008ac:	2303      	movs	r3, #3
 80008ae:	4003      	ands	r3, r0
 80008b0:	00db      	lsls	r3, r3, #3
 80008b2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008b4:	481f      	ldr	r0, [pc, #124]	; (8000934 <__NVIC_SetPriority+0xd4>)
 80008b6:	1dfb      	adds	r3, r7, #7
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	b25b      	sxtb	r3, r3
 80008bc:	089b      	lsrs	r3, r3, #2
 80008be:	430a      	orrs	r2, r1
 80008c0:	33c0      	adds	r3, #192	; 0xc0
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008c6:	e031      	b.n	800092c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008c8:	4a1b      	ldr	r2, [pc, #108]	; (8000938 <__NVIC_SetPriority+0xd8>)
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	0019      	movs	r1, r3
 80008d0:	230f      	movs	r3, #15
 80008d2:	400b      	ands	r3, r1
 80008d4:	3b08      	subs	r3, #8
 80008d6:	089b      	lsrs	r3, r3, #2
 80008d8:	3306      	adds	r3, #6
 80008da:	009b      	lsls	r3, r3, #2
 80008dc:	18d3      	adds	r3, r2, r3
 80008de:	3304      	adds	r3, #4
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	1dfa      	adds	r2, r7, #7
 80008e4:	7812      	ldrb	r2, [r2, #0]
 80008e6:	0011      	movs	r1, r2
 80008e8:	2203      	movs	r2, #3
 80008ea:	400a      	ands	r2, r1
 80008ec:	00d2      	lsls	r2, r2, #3
 80008ee:	21ff      	movs	r1, #255	; 0xff
 80008f0:	4091      	lsls	r1, r2
 80008f2:	000a      	movs	r2, r1
 80008f4:	43d2      	mvns	r2, r2
 80008f6:	401a      	ands	r2, r3
 80008f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	019b      	lsls	r3, r3, #6
 80008fe:	22ff      	movs	r2, #255	; 0xff
 8000900:	401a      	ands	r2, r3
 8000902:	1dfb      	adds	r3, r7, #7
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	0018      	movs	r0, r3
 8000908:	2303      	movs	r3, #3
 800090a:	4003      	ands	r3, r0
 800090c:	00db      	lsls	r3, r3, #3
 800090e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000910:	4809      	ldr	r0, [pc, #36]	; (8000938 <__NVIC_SetPriority+0xd8>)
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	001c      	movs	r4, r3
 8000918:	230f      	movs	r3, #15
 800091a:	4023      	ands	r3, r4
 800091c:	3b08      	subs	r3, #8
 800091e:	089b      	lsrs	r3, r3, #2
 8000920:	430a      	orrs	r2, r1
 8000922:	3306      	adds	r3, #6
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	18c3      	adds	r3, r0, r3
 8000928:	3304      	adds	r3, #4
 800092a:	601a      	str	r2, [r3, #0]
}
 800092c:	46c0      	nop			; (mov r8, r8)
 800092e:	46bd      	mov	sp, r7
 8000930:	b003      	add	sp, #12
 8000932:	bd90      	pop	{r4, r7, pc}
 8000934:	e000e100 	.word	0xe000e100
 8000938:	e000ed00 	.word	0xe000ed00

0800093c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	1e5a      	subs	r2, r3, #1
 8000948:	2380      	movs	r3, #128	; 0x80
 800094a:	045b      	lsls	r3, r3, #17
 800094c:	429a      	cmp	r2, r3
 800094e:	d301      	bcc.n	8000954 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000950:	2301      	movs	r3, #1
 8000952:	e010      	b.n	8000976 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000954:	4b0a      	ldr	r3, [pc, #40]	; (8000980 <SysTick_Config+0x44>)
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	3a01      	subs	r2, #1
 800095a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800095c:	2301      	movs	r3, #1
 800095e:	425b      	negs	r3, r3
 8000960:	2103      	movs	r1, #3
 8000962:	0018      	movs	r0, r3
 8000964:	f7ff ff7c 	bl	8000860 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000968:	4b05      	ldr	r3, [pc, #20]	; (8000980 <SysTick_Config+0x44>)
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800096e:	4b04      	ldr	r3, [pc, #16]	; (8000980 <SysTick_Config+0x44>)
 8000970:	2207      	movs	r2, #7
 8000972:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000974:	2300      	movs	r3, #0
}
 8000976:	0018      	movs	r0, r3
 8000978:	46bd      	mov	sp, r7
 800097a:	b002      	add	sp, #8
 800097c:	bd80      	pop	{r7, pc}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	e000e010 	.word	0xe000e010

08000984 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	60b9      	str	r1, [r7, #8]
 800098c:	607a      	str	r2, [r7, #4]
 800098e:	210f      	movs	r1, #15
 8000990:	187b      	adds	r3, r7, r1
 8000992:	1c02      	adds	r2, r0, #0
 8000994:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000996:	68ba      	ldr	r2, [r7, #8]
 8000998:	187b      	adds	r3, r7, r1
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	b25b      	sxtb	r3, r3
 800099e:	0011      	movs	r1, r2
 80009a0:	0018      	movs	r0, r3
 80009a2:	f7ff ff5d 	bl	8000860 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80009a6:	46c0      	nop			; (mov r8, r8)
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b004      	add	sp, #16
 80009ac:	bd80      	pop	{r7, pc}

080009ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b082      	sub	sp, #8
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	0018      	movs	r0, r3
 80009ba:	f7ff ffbf 	bl	800093c <SysTick_Config>
 80009be:	0003      	movs	r3, r0
}
 80009c0:	0018      	movs	r0, r3
 80009c2:	46bd      	mov	sp, r7
 80009c4:	b002      	add	sp, #8
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b086      	sub	sp, #24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009d2:	2300      	movs	r3, #0
 80009d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d6:	e14f      	b.n	8000c78 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	2101      	movs	r1, #1
 80009de:	697a      	ldr	r2, [r7, #20]
 80009e0:	4091      	lsls	r1, r2
 80009e2:	000a      	movs	r2, r1
 80009e4:	4013      	ands	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d100      	bne.n	80009f0 <HAL_GPIO_Init+0x28>
 80009ee:	e140      	b.n	8000c72 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	2203      	movs	r2, #3
 80009f6:	4013      	ands	r3, r2
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d005      	beq.n	8000a08 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	2203      	movs	r2, #3
 8000a02:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000a04:	2b02      	cmp	r3, #2
 8000a06:	d130      	bne.n	8000a6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	689b      	ldr	r3, [r3, #8]
 8000a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	2203      	movs	r2, #3
 8000a14:	409a      	lsls	r2, r3
 8000a16:	0013      	movs	r3, r2
 8000a18:	43da      	mvns	r2, r3
 8000a1a:	693b      	ldr	r3, [r7, #16]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	68da      	ldr	r2, [r3, #12]
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	409a      	lsls	r2, r3
 8000a2a:	0013      	movs	r3, r2
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a3e:	2201      	movs	r2, #1
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	409a      	lsls	r2, r3
 8000a44:	0013      	movs	r3, r2
 8000a46:	43da      	mvns	r2, r3
 8000a48:	693b      	ldr	r3, [r7, #16]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	091b      	lsrs	r3, r3, #4
 8000a54:	2201      	movs	r2, #1
 8000a56:	401a      	ands	r2, r3
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	409a      	lsls	r2, r3
 8000a5c:	0013      	movs	r3, r2
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	2203      	movs	r2, #3
 8000a70:	4013      	ands	r3, r2
 8000a72:	2b03      	cmp	r3, #3
 8000a74:	d017      	beq.n	8000aa6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	005b      	lsls	r3, r3, #1
 8000a80:	2203      	movs	r2, #3
 8000a82:	409a      	lsls	r2, r3
 8000a84:	0013      	movs	r3, r2
 8000a86:	43da      	mvns	r2, r3
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	689a      	ldr	r2, [r3, #8]
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	005b      	lsls	r3, r3, #1
 8000a96:	409a      	lsls	r2, r3
 8000a98:	0013      	movs	r3, r2
 8000a9a:	693a      	ldr	r2, [r7, #16]
 8000a9c:	4313      	orrs	r3, r2
 8000a9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	693a      	ldr	r2, [r7, #16]
 8000aa4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	2203      	movs	r2, #3
 8000aac:	4013      	ands	r3, r2
 8000aae:	2b02      	cmp	r3, #2
 8000ab0:	d123      	bne.n	8000afa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	08da      	lsrs	r2, r3, #3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	3208      	adds	r2, #8
 8000aba:	0092      	lsls	r2, r2, #2
 8000abc:	58d3      	ldr	r3, [r2, r3]
 8000abe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	2207      	movs	r2, #7
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	220f      	movs	r2, #15
 8000aca:	409a      	lsls	r2, r3
 8000acc:	0013      	movs	r3, r2
 8000ace:	43da      	mvns	r2, r3
 8000ad0:	693b      	ldr	r3, [r7, #16]
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	691a      	ldr	r2, [r3, #16]
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	2107      	movs	r1, #7
 8000ade:	400b      	ands	r3, r1
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	409a      	lsls	r2, r3
 8000ae4:	0013      	movs	r3, r2
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	08da      	lsrs	r2, r3, #3
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	3208      	adds	r2, #8
 8000af4:	0092      	lsls	r2, r2, #2
 8000af6:	6939      	ldr	r1, [r7, #16]
 8000af8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	2203      	movs	r2, #3
 8000b06:	409a      	lsls	r2, r3
 8000b08:	0013      	movs	r3, r2
 8000b0a:	43da      	mvns	r2, r3
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	4013      	ands	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	2203      	movs	r2, #3
 8000b18:	401a      	ands	r2, r3
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	005b      	lsls	r3, r3, #1
 8000b1e:	409a      	lsls	r2, r3
 8000b20:	0013      	movs	r3, r2
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	693a      	ldr	r2, [r7, #16]
 8000b2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685a      	ldr	r2, [r3, #4]
 8000b32:	23c0      	movs	r3, #192	; 0xc0
 8000b34:	029b      	lsls	r3, r3, #10
 8000b36:	4013      	ands	r3, r2
 8000b38:	d100      	bne.n	8000b3c <HAL_GPIO_Init+0x174>
 8000b3a:	e09a      	b.n	8000c72 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3c:	4b54      	ldr	r3, [pc, #336]	; (8000c90 <HAL_GPIO_Init+0x2c8>)
 8000b3e:	699a      	ldr	r2, [r3, #24]
 8000b40:	4b53      	ldr	r3, [pc, #332]	; (8000c90 <HAL_GPIO_Init+0x2c8>)
 8000b42:	2101      	movs	r1, #1
 8000b44:	430a      	orrs	r2, r1
 8000b46:	619a      	str	r2, [r3, #24]
 8000b48:	4b51      	ldr	r3, [pc, #324]	; (8000c90 <HAL_GPIO_Init+0x2c8>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	4013      	ands	r3, r2
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b54:	4a4f      	ldr	r2, [pc, #316]	; (8000c94 <HAL_GPIO_Init+0x2cc>)
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	089b      	lsrs	r3, r3, #2
 8000b5a:	3302      	adds	r3, #2
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	589b      	ldr	r3, [r3, r2]
 8000b60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	2203      	movs	r2, #3
 8000b66:	4013      	ands	r3, r2
 8000b68:	009b      	lsls	r3, r3, #2
 8000b6a:	220f      	movs	r2, #15
 8000b6c:	409a      	lsls	r2, r3
 8000b6e:	0013      	movs	r3, r2
 8000b70:	43da      	mvns	r2, r3
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	4013      	ands	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b78:	687a      	ldr	r2, [r7, #4]
 8000b7a:	2390      	movs	r3, #144	; 0x90
 8000b7c:	05db      	lsls	r3, r3, #23
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d013      	beq.n	8000baa <HAL_GPIO_Init+0x1e2>
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	4a44      	ldr	r2, [pc, #272]	; (8000c98 <HAL_GPIO_Init+0x2d0>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d00d      	beq.n	8000ba6 <HAL_GPIO_Init+0x1de>
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4a43      	ldr	r2, [pc, #268]	; (8000c9c <HAL_GPIO_Init+0x2d4>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d007      	beq.n	8000ba2 <HAL_GPIO_Init+0x1da>
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	4a42      	ldr	r2, [pc, #264]	; (8000ca0 <HAL_GPIO_Init+0x2d8>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d101      	bne.n	8000b9e <HAL_GPIO_Init+0x1d6>
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	e006      	b.n	8000bac <HAL_GPIO_Init+0x1e4>
 8000b9e:	2305      	movs	r3, #5
 8000ba0:	e004      	b.n	8000bac <HAL_GPIO_Init+0x1e4>
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	e002      	b.n	8000bac <HAL_GPIO_Init+0x1e4>
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e000      	b.n	8000bac <HAL_GPIO_Init+0x1e4>
 8000baa:	2300      	movs	r3, #0
 8000bac:	697a      	ldr	r2, [r7, #20]
 8000bae:	2103      	movs	r1, #3
 8000bb0:	400a      	ands	r2, r1
 8000bb2:	0092      	lsls	r2, r2, #2
 8000bb4:	4093      	lsls	r3, r2
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bbc:	4935      	ldr	r1, [pc, #212]	; (8000c94 <HAL_GPIO_Init+0x2cc>)
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	089b      	lsrs	r3, r3, #2
 8000bc2:	3302      	adds	r3, #2
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bca:	4b36      	ldr	r3, [pc, #216]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000bcc:	689b      	ldr	r3, [r3, #8]
 8000bce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	43da      	mvns	r2, r3
 8000bd4:	693b      	ldr	r3, [r7, #16]
 8000bd6:	4013      	ands	r3, r2
 8000bd8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	685a      	ldr	r2, [r3, #4]
 8000bde:	2380      	movs	r3, #128	; 0x80
 8000be0:	035b      	lsls	r3, r3, #13
 8000be2:	4013      	ands	r3, r2
 8000be4:	d003      	beq.n	8000bee <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000bee:	4b2d      	ldr	r3, [pc, #180]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000bf4:	4b2b      	ldr	r3, [pc, #172]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	43da      	mvns	r2, r3
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	4013      	ands	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	685a      	ldr	r2, [r3, #4]
 8000c08:	2380      	movs	r3, #128	; 0x80
 8000c0a:	039b      	lsls	r3, r3, #14
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	d003      	beq.n	8000c18 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c18:	4b22      	ldr	r3, [pc, #136]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000c1e:	4b21      	ldr	r3, [pc, #132]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	43da      	mvns	r2, r3
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	685a      	ldr	r2, [r3, #4]
 8000c32:	2380      	movs	r3, #128	; 0x80
 8000c34:	029b      	lsls	r3, r3, #10
 8000c36:	4013      	ands	r3, r2
 8000c38:	d003      	beq.n	8000c42 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c42:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000c48:	4b16      	ldr	r3, [pc, #88]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	43da      	mvns	r2, r3
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	4013      	ands	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685a      	ldr	r2, [r3, #4]
 8000c5c:	2380      	movs	r3, #128	; 0x80
 8000c5e:	025b      	lsls	r3, r3, #9
 8000c60:	4013      	ands	r3, r2
 8000c62:	d003      	beq.n	8000c6c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000c6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <HAL_GPIO_Init+0x2dc>)
 8000c6e:	693a      	ldr	r2, [r7, #16]
 8000c70:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	3301      	adds	r3, #1
 8000c76:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	40da      	lsrs	r2, r3
 8000c80:	1e13      	subs	r3, r2, #0
 8000c82:	d000      	beq.n	8000c86 <HAL_GPIO_Init+0x2be>
 8000c84:	e6a8      	b.n	80009d8 <HAL_GPIO_Init+0x10>
  } 
}
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46c0      	nop			; (mov r8, r8)
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	b006      	add	sp, #24
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40021000 	.word	0x40021000
 8000c94:	40010000 	.word	0x40010000
 8000c98:	48000400 	.word	0x48000400
 8000c9c:	48000800 	.word	0x48000800
 8000ca0:	48000c00 	.word	0x48000c00
 8000ca4:	40010400 	.word	0x40010400

08000ca8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	0008      	movs	r0, r1
 8000cb2:	0011      	movs	r1, r2
 8000cb4:	1cbb      	adds	r3, r7, #2
 8000cb6:	1c02      	adds	r2, r0, #0
 8000cb8:	801a      	strh	r2, [r3, #0]
 8000cba:	1c7b      	adds	r3, r7, #1
 8000cbc:	1c0a      	adds	r2, r1, #0
 8000cbe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cc0:	1c7b      	adds	r3, r7, #1
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d004      	beq.n	8000cd2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cc8:	1cbb      	adds	r3, r7, #2
 8000cca:	881a      	ldrh	r2, [r3, #0]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cd0:	e003      	b.n	8000cda <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cd2:	1cbb      	adds	r3, r7, #2
 8000cd4:	881a      	ldrh	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b002      	add	sp, #8
 8000ce0:	bd80      	pop	{r7, pc}
	...

08000ce4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b088      	sub	sp, #32
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d101      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	e301      	b.n	80012fa <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	d100      	bne.n	8000d02 <HAL_RCC_OscConfig+0x1e>
 8000d00:	e08d      	b.n	8000e1e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d02:	4bc3      	ldr	r3, [pc, #780]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	220c      	movs	r2, #12
 8000d08:	4013      	ands	r3, r2
 8000d0a:	2b04      	cmp	r3, #4
 8000d0c:	d00e      	beq.n	8000d2c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d0e:	4bc0      	ldr	r3, [pc, #768]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	220c      	movs	r2, #12
 8000d14:	4013      	ands	r3, r2
 8000d16:	2b08      	cmp	r3, #8
 8000d18:	d116      	bne.n	8000d48 <HAL_RCC_OscConfig+0x64>
 8000d1a:	4bbd      	ldr	r3, [pc, #756]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d1c:	685a      	ldr	r2, [r3, #4]
 8000d1e:	2380      	movs	r3, #128	; 0x80
 8000d20:	025b      	lsls	r3, r3, #9
 8000d22:	401a      	ands	r2, r3
 8000d24:	2380      	movs	r3, #128	; 0x80
 8000d26:	025b      	lsls	r3, r3, #9
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d10d      	bne.n	8000d48 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d2c:	4bb8      	ldr	r3, [pc, #736]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	2380      	movs	r3, #128	; 0x80
 8000d32:	029b      	lsls	r3, r3, #10
 8000d34:	4013      	ands	r3, r2
 8000d36:	d100      	bne.n	8000d3a <HAL_RCC_OscConfig+0x56>
 8000d38:	e070      	b.n	8000e1c <HAL_RCC_OscConfig+0x138>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d000      	beq.n	8000d44 <HAL_RCC_OscConfig+0x60>
 8000d42:	e06b      	b.n	8000e1c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000d44:	2301      	movs	r3, #1
 8000d46:	e2d8      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	685b      	ldr	r3, [r3, #4]
 8000d4c:	2b01      	cmp	r3, #1
 8000d4e:	d107      	bne.n	8000d60 <HAL_RCC_OscConfig+0x7c>
 8000d50:	4baf      	ldr	r3, [pc, #700]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	4bae      	ldr	r3, [pc, #696]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d56:	2180      	movs	r1, #128	; 0x80
 8000d58:	0249      	lsls	r1, r1, #9
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	e02f      	b.n	8000dc0 <HAL_RCC_OscConfig+0xdc>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	685b      	ldr	r3, [r3, #4]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d10c      	bne.n	8000d82 <HAL_RCC_OscConfig+0x9e>
 8000d68:	4ba9      	ldr	r3, [pc, #676]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	4ba8      	ldr	r3, [pc, #672]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d6e:	49a9      	ldr	r1, [pc, #676]	; (8001014 <HAL_RCC_OscConfig+0x330>)
 8000d70:	400a      	ands	r2, r1
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	4ba6      	ldr	r3, [pc, #664]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	4ba5      	ldr	r3, [pc, #660]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d7a:	49a7      	ldr	r1, [pc, #668]	; (8001018 <HAL_RCC_OscConfig+0x334>)
 8000d7c:	400a      	ands	r2, r1
 8000d7e:	601a      	str	r2, [r3, #0]
 8000d80:	e01e      	b.n	8000dc0 <HAL_RCC_OscConfig+0xdc>
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	2b05      	cmp	r3, #5
 8000d88:	d10e      	bne.n	8000da8 <HAL_RCC_OscConfig+0xc4>
 8000d8a:	4ba1      	ldr	r3, [pc, #644]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	4ba0      	ldr	r3, [pc, #640]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d90:	2180      	movs	r1, #128	; 0x80
 8000d92:	02c9      	lsls	r1, r1, #11
 8000d94:	430a      	orrs	r2, r1
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	4b9d      	ldr	r3, [pc, #628]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4b9c      	ldr	r3, [pc, #624]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000d9e:	2180      	movs	r1, #128	; 0x80
 8000da0:	0249      	lsls	r1, r1, #9
 8000da2:	430a      	orrs	r2, r1
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	e00b      	b.n	8000dc0 <HAL_RCC_OscConfig+0xdc>
 8000da8:	4b99      	ldr	r3, [pc, #612]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4b98      	ldr	r3, [pc, #608]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000dae:	4999      	ldr	r1, [pc, #612]	; (8001014 <HAL_RCC_OscConfig+0x330>)
 8000db0:	400a      	ands	r2, r1
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	4b96      	ldr	r3, [pc, #600]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4b95      	ldr	r3, [pc, #596]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000dba:	4997      	ldr	r1, [pc, #604]	; (8001018 <HAL_RCC_OscConfig+0x334>)
 8000dbc:	400a      	ands	r2, r1
 8000dbe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d014      	beq.n	8000df2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc8:	f7ff fd1c 	bl	8000804 <HAL_GetTick>
 8000dcc:	0003      	movs	r3, r0
 8000dce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dd0:	e008      	b.n	8000de4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dd2:	f7ff fd17 	bl	8000804 <HAL_GetTick>
 8000dd6:	0002      	movs	r2, r0
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	1ad3      	subs	r3, r2, r3
 8000ddc:	2b64      	cmp	r3, #100	; 0x64
 8000dde:	d901      	bls.n	8000de4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000de0:	2303      	movs	r3, #3
 8000de2:	e28a      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000de4:	4b8a      	ldr	r3, [pc, #552]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	2380      	movs	r3, #128	; 0x80
 8000dea:	029b      	lsls	r3, r3, #10
 8000dec:	4013      	ands	r3, r2
 8000dee:	d0f0      	beq.n	8000dd2 <HAL_RCC_OscConfig+0xee>
 8000df0:	e015      	b.n	8000e1e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df2:	f7ff fd07 	bl	8000804 <HAL_GetTick>
 8000df6:	0003      	movs	r3, r0
 8000df8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dfa:	e008      	b.n	8000e0e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dfc:	f7ff fd02 	bl	8000804 <HAL_GetTick>
 8000e00:	0002      	movs	r2, r0
 8000e02:	69bb      	ldr	r3, [r7, #24]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	2b64      	cmp	r3, #100	; 0x64
 8000e08:	d901      	bls.n	8000e0e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e275      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e0e:	4b80      	ldr	r3, [pc, #512]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	2380      	movs	r3, #128	; 0x80
 8000e14:	029b      	lsls	r3, r3, #10
 8000e16:	4013      	ands	r3, r2
 8000e18:	d1f0      	bne.n	8000dfc <HAL_RCC_OscConfig+0x118>
 8000e1a:	e000      	b.n	8000e1e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e1c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	2202      	movs	r2, #2
 8000e24:	4013      	ands	r3, r2
 8000e26:	d100      	bne.n	8000e2a <HAL_RCC_OscConfig+0x146>
 8000e28:	e069      	b.n	8000efe <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e2a:	4b79      	ldr	r3, [pc, #484]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	220c      	movs	r2, #12
 8000e30:	4013      	ands	r3, r2
 8000e32:	d00b      	beq.n	8000e4c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e34:	4b76      	ldr	r3, [pc, #472]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	220c      	movs	r2, #12
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	2b08      	cmp	r3, #8
 8000e3e:	d11c      	bne.n	8000e7a <HAL_RCC_OscConfig+0x196>
 8000e40:	4b73      	ldr	r3, [pc, #460]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000e42:	685a      	ldr	r2, [r3, #4]
 8000e44:	2380      	movs	r3, #128	; 0x80
 8000e46:	025b      	lsls	r3, r3, #9
 8000e48:	4013      	ands	r3, r2
 8000e4a:	d116      	bne.n	8000e7a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e4c:	4b70      	ldr	r3, [pc, #448]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	2202      	movs	r2, #2
 8000e52:	4013      	ands	r3, r2
 8000e54:	d005      	beq.n	8000e62 <HAL_RCC_OscConfig+0x17e>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	68db      	ldr	r3, [r3, #12]
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d001      	beq.n	8000e62 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	e24b      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e62:	4b6b      	ldr	r3, [pc, #428]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	22f8      	movs	r2, #248	; 0xf8
 8000e68:	4393      	bics	r3, r2
 8000e6a:	0019      	movs	r1, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	691b      	ldr	r3, [r3, #16]
 8000e70:	00da      	lsls	r2, r3, #3
 8000e72:	4b67      	ldr	r3, [pc, #412]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000e74:	430a      	orrs	r2, r1
 8000e76:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e78:	e041      	b.n	8000efe <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	68db      	ldr	r3, [r3, #12]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d024      	beq.n	8000ecc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e82:	4b63      	ldr	r3, [pc, #396]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	4b62      	ldr	r3, [pc, #392]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000e88:	2101      	movs	r1, #1
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8e:	f7ff fcb9 	bl	8000804 <HAL_GetTick>
 8000e92:	0003      	movs	r3, r0
 8000e94:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e96:	e008      	b.n	8000eaa <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e98:	f7ff fcb4 	bl	8000804 <HAL_GetTick>
 8000e9c:	0002      	movs	r2, r0
 8000e9e:	69bb      	ldr	r3, [r7, #24]
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d901      	bls.n	8000eaa <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	e227      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eaa:	4b59      	ldr	r3, [pc, #356]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	2202      	movs	r2, #2
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	d0f1      	beq.n	8000e98 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb4:	4b56      	ldr	r3, [pc, #344]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	22f8      	movs	r2, #248	; 0xf8
 8000eba:	4393      	bics	r3, r2
 8000ebc:	0019      	movs	r1, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	691b      	ldr	r3, [r3, #16]
 8000ec2:	00da      	lsls	r2, r3, #3
 8000ec4:	4b52      	ldr	r3, [pc, #328]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	e018      	b.n	8000efe <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ecc:	4b50      	ldr	r3, [pc, #320]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000ece:	681a      	ldr	r2, [r3, #0]
 8000ed0:	4b4f      	ldr	r3, [pc, #316]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	438a      	bics	r2, r1
 8000ed6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed8:	f7ff fc94 	bl	8000804 <HAL_GetTick>
 8000edc:	0003      	movs	r3, r0
 8000ede:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ee0:	e008      	b.n	8000ef4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ee2:	f7ff fc8f 	bl	8000804 <HAL_GetTick>
 8000ee6:	0002      	movs	r2, r0
 8000ee8:	69bb      	ldr	r3, [r7, #24]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	2b02      	cmp	r3, #2
 8000eee:	d901      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	e202      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ef4:	4b46      	ldr	r3, [pc, #280]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2202      	movs	r2, #2
 8000efa:	4013      	ands	r3, r2
 8000efc:	d1f1      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2208      	movs	r2, #8
 8000f04:	4013      	ands	r3, r2
 8000f06:	d036      	beq.n	8000f76 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	69db      	ldr	r3, [r3, #28]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d019      	beq.n	8000f44 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f10:	4b3f      	ldr	r3, [pc, #252]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000f12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f14:	4b3e      	ldr	r3, [pc, #248]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000f16:	2101      	movs	r1, #1
 8000f18:	430a      	orrs	r2, r1
 8000f1a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f1c:	f7ff fc72 	bl	8000804 <HAL_GetTick>
 8000f20:	0003      	movs	r3, r0
 8000f22:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f24:	e008      	b.n	8000f38 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f26:	f7ff fc6d 	bl	8000804 <HAL_GetTick>
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	69bb      	ldr	r3, [r7, #24]
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d901      	bls.n	8000f38 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000f34:	2303      	movs	r3, #3
 8000f36:	e1e0      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f38:	4b35      	ldr	r3, [pc, #212]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f3c:	2202      	movs	r2, #2
 8000f3e:	4013      	ands	r3, r2
 8000f40:	d0f1      	beq.n	8000f26 <HAL_RCC_OscConfig+0x242>
 8000f42:	e018      	b.n	8000f76 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f44:	4b32      	ldr	r3, [pc, #200]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000f46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f48:	4b31      	ldr	r3, [pc, #196]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	438a      	bics	r2, r1
 8000f4e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f50:	f7ff fc58 	bl	8000804 <HAL_GetTick>
 8000f54:	0003      	movs	r3, r0
 8000f56:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f58:	e008      	b.n	8000f6c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f5a:	f7ff fc53 	bl	8000804 <HAL_GetTick>
 8000f5e:	0002      	movs	r2, r0
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	2b02      	cmp	r3, #2
 8000f66:	d901      	bls.n	8000f6c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	e1c6      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f6c:	4b28      	ldr	r3, [pc, #160]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f70:	2202      	movs	r2, #2
 8000f72:	4013      	ands	r3, r2
 8000f74:	d1f1      	bne.n	8000f5a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	d100      	bne.n	8000f82 <HAL_RCC_OscConfig+0x29e>
 8000f80:	e0b4      	b.n	80010ec <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f82:	201f      	movs	r0, #31
 8000f84:	183b      	adds	r3, r7, r0
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f8a:	4b21      	ldr	r3, [pc, #132]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000f8c:	69da      	ldr	r2, [r3, #28]
 8000f8e:	2380      	movs	r3, #128	; 0x80
 8000f90:	055b      	lsls	r3, r3, #21
 8000f92:	4013      	ands	r3, r2
 8000f94:	d110      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f96:	4b1e      	ldr	r3, [pc, #120]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000f98:	69da      	ldr	r2, [r3, #28]
 8000f9a:	4b1d      	ldr	r3, [pc, #116]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000f9c:	2180      	movs	r1, #128	; 0x80
 8000f9e:	0549      	lsls	r1, r1, #21
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	61da      	str	r2, [r3, #28]
 8000fa4:	4b1a      	ldr	r3, [pc, #104]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8000fa6:	69da      	ldr	r2, [r3, #28]
 8000fa8:	2380      	movs	r3, #128	; 0x80
 8000faa:	055b      	lsls	r3, r3, #21
 8000fac:	4013      	ands	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000fb2:	183b      	adds	r3, r7, r0
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb8:	4b18      	ldr	r3, [pc, #96]	; (800101c <HAL_RCC_OscConfig+0x338>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	2380      	movs	r3, #128	; 0x80
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	d11a      	bne.n	8000ffa <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fc4:	4b15      	ldr	r3, [pc, #84]	; (800101c <HAL_RCC_OscConfig+0x338>)
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	4b14      	ldr	r3, [pc, #80]	; (800101c <HAL_RCC_OscConfig+0x338>)
 8000fca:	2180      	movs	r1, #128	; 0x80
 8000fcc:	0049      	lsls	r1, r1, #1
 8000fce:	430a      	orrs	r2, r1
 8000fd0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fd2:	f7ff fc17 	bl	8000804 <HAL_GetTick>
 8000fd6:	0003      	movs	r3, r0
 8000fd8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fda:	e008      	b.n	8000fee <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fdc:	f7ff fc12 	bl	8000804 <HAL_GetTick>
 8000fe0:	0002      	movs	r2, r0
 8000fe2:	69bb      	ldr	r3, [r7, #24]
 8000fe4:	1ad3      	subs	r3, r2, r3
 8000fe6:	2b64      	cmp	r3, #100	; 0x64
 8000fe8:	d901      	bls.n	8000fee <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8000fea:	2303      	movs	r3, #3
 8000fec:	e185      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fee:	4b0b      	ldr	r3, [pc, #44]	; (800101c <HAL_RCC_OscConfig+0x338>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	2380      	movs	r3, #128	; 0x80
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	d0f0      	beq.n	8000fdc <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d10e      	bne.n	8001020 <HAL_RCC_OscConfig+0x33c>
 8001002:	4b03      	ldr	r3, [pc, #12]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8001004:	6a1a      	ldr	r2, [r3, #32]
 8001006:	4b02      	ldr	r3, [pc, #8]	; (8001010 <HAL_RCC_OscConfig+0x32c>)
 8001008:	2101      	movs	r1, #1
 800100a:	430a      	orrs	r2, r1
 800100c:	621a      	str	r2, [r3, #32]
 800100e:	e035      	b.n	800107c <HAL_RCC_OscConfig+0x398>
 8001010:	40021000 	.word	0x40021000
 8001014:	fffeffff 	.word	0xfffeffff
 8001018:	fffbffff 	.word	0xfffbffff
 800101c:	40007000 	.word	0x40007000
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d10c      	bne.n	8001042 <HAL_RCC_OscConfig+0x35e>
 8001028:	4bb6      	ldr	r3, [pc, #728]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800102a:	6a1a      	ldr	r2, [r3, #32]
 800102c:	4bb5      	ldr	r3, [pc, #724]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800102e:	2101      	movs	r1, #1
 8001030:	438a      	bics	r2, r1
 8001032:	621a      	str	r2, [r3, #32]
 8001034:	4bb3      	ldr	r3, [pc, #716]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001036:	6a1a      	ldr	r2, [r3, #32]
 8001038:	4bb2      	ldr	r3, [pc, #712]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800103a:	2104      	movs	r1, #4
 800103c:	438a      	bics	r2, r1
 800103e:	621a      	str	r2, [r3, #32]
 8001040:	e01c      	b.n	800107c <HAL_RCC_OscConfig+0x398>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	2b05      	cmp	r3, #5
 8001048:	d10c      	bne.n	8001064 <HAL_RCC_OscConfig+0x380>
 800104a:	4bae      	ldr	r3, [pc, #696]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800104c:	6a1a      	ldr	r2, [r3, #32]
 800104e:	4bad      	ldr	r3, [pc, #692]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001050:	2104      	movs	r1, #4
 8001052:	430a      	orrs	r2, r1
 8001054:	621a      	str	r2, [r3, #32]
 8001056:	4bab      	ldr	r3, [pc, #684]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001058:	6a1a      	ldr	r2, [r3, #32]
 800105a:	4baa      	ldr	r3, [pc, #680]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800105c:	2101      	movs	r1, #1
 800105e:	430a      	orrs	r2, r1
 8001060:	621a      	str	r2, [r3, #32]
 8001062:	e00b      	b.n	800107c <HAL_RCC_OscConfig+0x398>
 8001064:	4ba7      	ldr	r3, [pc, #668]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001066:	6a1a      	ldr	r2, [r3, #32]
 8001068:	4ba6      	ldr	r3, [pc, #664]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800106a:	2101      	movs	r1, #1
 800106c:	438a      	bics	r2, r1
 800106e:	621a      	str	r2, [r3, #32]
 8001070:	4ba4      	ldr	r3, [pc, #656]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001072:	6a1a      	ldr	r2, [r3, #32]
 8001074:	4ba3      	ldr	r3, [pc, #652]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001076:	2104      	movs	r1, #4
 8001078:	438a      	bics	r2, r1
 800107a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d014      	beq.n	80010ae <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001084:	f7ff fbbe 	bl	8000804 <HAL_GetTick>
 8001088:	0003      	movs	r3, r0
 800108a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800108c:	e009      	b.n	80010a2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800108e:	f7ff fbb9 	bl	8000804 <HAL_GetTick>
 8001092:	0002      	movs	r2, r0
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	4a9b      	ldr	r2, [pc, #620]	; (8001308 <HAL_RCC_OscConfig+0x624>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e12b      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010a2:	4b98      	ldr	r3, [pc, #608]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80010a4:	6a1b      	ldr	r3, [r3, #32]
 80010a6:	2202      	movs	r2, #2
 80010a8:	4013      	ands	r3, r2
 80010aa:	d0f0      	beq.n	800108e <HAL_RCC_OscConfig+0x3aa>
 80010ac:	e013      	b.n	80010d6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ae:	f7ff fba9 	bl	8000804 <HAL_GetTick>
 80010b2:	0003      	movs	r3, r0
 80010b4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010b6:	e009      	b.n	80010cc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010b8:	f7ff fba4 	bl	8000804 <HAL_GetTick>
 80010bc:	0002      	movs	r2, r0
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	4a91      	ldr	r2, [pc, #580]	; (8001308 <HAL_RCC_OscConfig+0x624>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e116      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010cc:	4b8d      	ldr	r3, [pc, #564]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80010ce:	6a1b      	ldr	r3, [r3, #32]
 80010d0:	2202      	movs	r2, #2
 80010d2:	4013      	ands	r3, r2
 80010d4:	d1f0      	bne.n	80010b8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80010d6:	231f      	movs	r3, #31
 80010d8:	18fb      	adds	r3, r7, r3
 80010da:	781b      	ldrb	r3, [r3, #0]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d105      	bne.n	80010ec <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010e0:	4b88      	ldr	r3, [pc, #544]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80010e2:	69da      	ldr	r2, [r3, #28]
 80010e4:	4b87      	ldr	r3, [pc, #540]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80010e6:	4989      	ldr	r1, [pc, #548]	; (800130c <HAL_RCC_OscConfig+0x628>)
 80010e8:	400a      	ands	r2, r1
 80010ea:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2210      	movs	r2, #16
 80010f2:	4013      	ands	r3, r2
 80010f4:	d063      	beq.n	80011be <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	695b      	ldr	r3, [r3, #20]
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d12a      	bne.n	8001154 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80010fe:	4b81      	ldr	r3, [pc, #516]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001100:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001102:	4b80      	ldr	r3, [pc, #512]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001104:	2104      	movs	r1, #4
 8001106:	430a      	orrs	r2, r1
 8001108:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800110a:	4b7e      	ldr	r3, [pc, #504]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800110c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800110e:	4b7d      	ldr	r3, [pc, #500]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001110:	2101      	movs	r1, #1
 8001112:	430a      	orrs	r2, r1
 8001114:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001116:	f7ff fb75 	bl	8000804 <HAL_GetTick>
 800111a:	0003      	movs	r3, r0
 800111c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001120:	f7ff fb70 	bl	8000804 <HAL_GetTick>
 8001124:	0002      	movs	r2, r0
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e0e3      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001132:	4b74      	ldr	r3, [pc, #464]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001136:	2202      	movs	r2, #2
 8001138:	4013      	ands	r3, r2
 800113a:	d0f1      	beq.n	8001120 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800113c:	4b71      	ldr	r3, [pc, #452]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800113e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001140:	22f8      	movs	r2, #248	; 0xf8
 8001142:	4393      	bics	r3, r2
 8001144:	0019      	movs	r1, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	00da      	lsls	r2, r3, #3
 800114c:	4b6d      	ldr	r3, [pc, #436]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800114e:	430a      	orrs	r2, r1
 8001150:	635a      	str	r2, [r3, #52]	; 0x34
 8001152:	e034      	b.n	80011be <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	3305      	adds	r3, #5
 800115a:	d111      	bne.n	8001180 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800115c:	4b69      	ldr	r3, [pc, #420]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800115e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001160:	4b68      	ldr	r3, [pc, #416]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001162:	2104      	movs	r1, #4
 8001164:	438a      	bics	r2, r1
 8001166:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001168:	4b66      	ldr	r3, [pc, #408]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800116a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800116c:	22f8      	movs	r2, #248	; 0xf8
 800116e:	4393      	bics	r3, r2
 8001170:	0019      	movs	r1, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	699b      	ldr	r3, [r3, #24]
 8001176:	00da      	lsls	r2, r3, #3
 8001178:	4b62      	ldr	r3, [pc, #392]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800117a:	430a      	orrs	r2, r1
 800117c:	635a      	str	r2, [r3, #52]	; 0x34
 800117e:	e01e      	b.n	80011be <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001180:	4b60      	ldr	r3, [pc, #384]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001182:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001184:	4b5f      	ldr	r3, [pc, #380]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001186:	2104      	movs	r1, #4
 8001188:	430a      	orrs	r2, r1
 800118a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800118c:	4b5d      	ldr	r3, [pc, #372]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800118e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001190:	4b5c      	ldr	r3, [pc, #368]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001192:	2101      	movs	r1, #1
 8001194:	438a      	bics	r2, r1
 8001196:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001198:	f7ff fb34 	bl	8000804 <HAL_GetTick>
 800119c:	0003      	movs	r3, r0
 800119e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011a0:	e008      	b.n	80011b4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011a2:	f7ff fb2f 	bl	8000804 <HAL_GetTick>
 80011a6:	0002      	movs	r2, r0
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d901      	bls.n	80011b4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80011b0:	2303      	movs	r3, #3
 80011b2:	e0a2      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011b4:	4b53      	ldr	r3, [pc, #332]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80011b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011b8:	2202      	movs	r2, #2
 80011ba:	4013      	ands	r3, r2
 80011bc:	d1f1      	bne.n	80011a2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a1b      	ldr	r3, [r3, #32]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d100      	bne.n	80011c8 <HAL_RCC_OscConfig+0x4e4>
 80011c6:	e097      	b.n	80012f8 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011c8:	4b4e      	ldr	r3, [pc, #312]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	220c      	movs	r2, #12
 80011ce:	4013      	ands	r3, r2
 80011d0:	2b08      	cmp	r3, #8
 80011d2:	d100      	bne.n	80011d6 <HAL_RCC_OscConfig+0x4f2>
 80011d4:	e06b      	b.n	80012ae <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6a1b      	ldr	r3, [r3, #32]
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d14c      	bne.n	8001278 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011de:	4b49      	ldr	r3, [pc, #292]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	4b48      	ldr	r3, [pc, #288]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80011e4:	494a      	ldr	r1, [pc, #296]	; (8001310 <HAL_RCC_OscConfig+0x62c>)
 80011e6:	400a      	ands	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ea:	f7ff fb0b 	bl	8000804 <HAL_GetTick>
 80011ee:	0003      	movs	r3, r0
 80011f0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011f2:	e008      	b.n	8001206 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011f4:	f7ff fb06 	bl	8000804 <HAL_GetTick>
 80011f8:	0002      	movs	r2, r0
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d901      	bls.n	8001206 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	e079      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001206:	4b3f      	ldr	r3, [pc, #252]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	2380      	movs	r3, #128	; 0x80
 800120c:	049b      	lsls	r3, r3, #18
 800120e:	4013      	ands	r3, r2
 8001210:	d1f0      	bne.n	80011f4 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001212:	4b3c      	ldr	r3, [pc, #240]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001216:	220f      	movs	r2, #15
 8001218:	4393      	bics	r3, r2
 800121a:	0019      	movs	r1, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001220:	4b38      	ldr	r3, [pc, #224]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001222:	430a      	orrs	r2, r1
 8001224:	62da      	str	r2, [r3, #44]	; 0x2c
 8001226:	4b37      	ldr	r3, [pc, #220]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	4a3a      	ldr	r2, [pc, #232]	; (8001314 <HAL_RCC_OscConfig+0x630>)
 800122c:	4013      	ands	r3, r2
 800122e:	0019      	movs	r1, r3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001238:	431a      	orrs	r2, r3
 800123a:	4b32      	ldr	r3, [pc, #200]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800123c:	430a      	orrs	r2, r1
 800123e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001240:	4b30      	ldr	r3, [pc, #192]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b2f      	ldr	r3, [pc, #188]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 8001246:	2180      	movs	r1, #128	; 0x80
 8001248:	0449      	lsls	r1, r1, #17
 800124a:	430a      	orrs	r2, r1
 800124c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800124e:	f7ff fad9 	bl	8000804 <HAL_GetTick>
 8001252:	0003      	movs	r3, r0
 8001254:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001256:	e008      	b.n	800126a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001258:	f7ff fad4 	bl	8000804 <HAL_GetTick>
 800125c:	0002      	movs	r2, r0
 800125e:	69bb      	ldr	r3, [r7, #24]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d901      	bls.n	800126a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e047      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800126a:	4b26      	ldr	r3, [pc, #152]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	2380      	movs	r3, #128	; 0x80
 8001270:	049b      	lsls	r3, r3, #18
 8001272:	4013      	ands	r3, r2
 8001274:	d0f0      	beq.n	8001258 <HAL_RCC_OscConfig+0x574>
 8001276:	e03f      	b.n	80012f8 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001278:	4b22      	ldr	r3, [pc, #136]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	4b21      	ldr	r3, [pc, #132]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 800127e:	4924      	ldr	r1, [pc, #144]	; (8001310 <HAL_RCC_OscConfig+0x62c>)
 8001280:	400a      	ands	r2, r1
 8001282:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001284:	f7ff fabe 	bl	8000804 <HAL_GetTick>
 8001288:	0003      	movs	r3, r0
 800128a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800128c:	e008      	b.n	80012a0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800128e:	f7ff fab9 	bl	8000804 <HAL_GetTick>
 8001292:	0002      	movs	r2, r0
 8001294:	69bb      	ldr	r3, [r7, #24]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b02      	cmp	r3, #2
 800129a:	d901      	bls.n	80012a0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 800129c:	2303      	movs	r3, #3
 800129e:	e02c      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012a0:	4b18      	ldr	r3, [pc, #96]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	2380      	movs	r3, #128	; 0x80
 80012a6:	049b      	lsls	r3, r3, #18
 80012a8:	4013      	ands	r3, r2
 80012aa:	d1f0      	bne.n	800128e <HAL_RCC_OscConfig+0x5aa>
 80012ac:	e024      	b.n	80012f8 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a1b      	ldr	r3, [r3, #32]
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d101      	bne.n	80012ba <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80012b6:	2301      	movs	r3, #1
 80012b8:	e01f      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80012ba:	4b12      	ldr	r3, [pc, #72]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80012c0:	4b10      	ldr	r3, [pc, #64]	; (8001304 <HAL_RCC_OscConfig+0x620>)
 80012c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c6:	697a      	ldr	r2, [r7, #20]
 80012c8:	2380      	movs	r3, #128	; 0x80
 80012ca:	025b      	lsls	r3, r3, #9
 80012cc:	401a      	ands	r2, r3
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d10e      	bne.n	80012f4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	220f      	movs	r2, #15
 80012da:	401a      	ands	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d107      	bne.n	80012f4 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	23f0      	movs	r3, #240	; 0xf0
 80012e8:	039b      	lsls	r3, r3, #14
 80012ea:	401a      	ands	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d001      	beq.n	80012f8 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e000      	b.n	80012fa <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	0018      	movs	r0, r3
 80012fc:	46bd      	mov	sp, r7
 80012fe:	b008      	add	sp, #32
 8001300:	bd80      	pop	{r7, pc}
 8001302:	46c0      	nop			; (mov r8, r8)
 8001304:	40021000 	.word	0x40021000
 8001308:	00001388 	.word	0x00001388
 800130c:	efffffff 	.word	0xefffffff
 8001310:	feffffff 	.word	0xfeffffff
 8001314:	ffc2ffff 	.word	0xffc2ffff

08001318 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d101      	bne.n	800132c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	e0b3      	b.n	8001494 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800132c:	4b5b      	ldr	r3, [pc, #364]	; (800149c <HAL_RCC_ClockConfig+0x184>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2201      	movs	r2, #1
 8001332:	4013      	ands	r3, r2
 8001334:	683a      	ldr	r2, [r7, #0]
 8001336:	429a      	cmp	r2, r3
 8001338:	d911      	bls.n	800135e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800133a:	4b58      	ldr	r3, [pc, #352]	; (800149c <HAL_RCC_ClockConfig+0x184>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2201      	movs	r2, #1
 8001340:	4393      	bics	r3, r2
 8001342:	0019      	movs	r1, r3
 8001344:	4b55      	ldr	r3, [pc, #340]	; (800149c <HAL_RCC_ClockConfig+0x184>)
 8001346:	683a      	ldr	r2, [r7, #0]
 8001348:	430a      	orrs	r2, r1
 800134a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800134c:	4b53      	ldr	r3, [pc, #332]	; (800149c <HAL_RCC_ClockConfig+0x184>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2201      	movs	r2, #1
 8001352:	4013      	ands	r3, r2
 8001354:	683a      	ldr	r2, [r7, #0]
 8001356:	429a      	cmp	r2, r3
 8001358:	d001      	beq.n	800135e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e09a      	b.n	8001494 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2202      	movs	r2, #2
 8001364:	4013      	ands	r3, r2
 8001366:	d015      	beq.n	8001394 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2204      	movs	r2, #4
 800136e:	4013      	ands	r3, r2
 8001370:	d006      	beq.n	8001380 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001372:	4b4b      	ldr	r3, [pc, #300]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 8001374:	685a      	ldr	r2, [r3, #4]
 8001376:	4b4a      	ldr	r3, [pc, #296]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 8001378:	21e0      	movs	r1, #224	; 0xe0
 800137a:	00c9      	lsls	r1, r1, #3
 800137c:	430a      	orrs	r2, r1
 800137e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001380:	4b47      	ldr	r3, [pc, #284]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	22f0      	movs	r2, #240	; 0xf0
 8001386:	4393      	bics	r3, r2
 8001388:	0019      	movs	r1, r3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	689a      	ldr	r2, [r3, #8]
 800138e:	4b44      	ldr	r3, [pc, #272]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 8001390:	430a      	orrs	r2, r1
 8001392:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2201      	movs	r2, #1
 800139a:	4013      	ands	r3, r2
 800139c:	d040      	beq.n	8001420 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d107      	bne.n	80013b6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a6:	4b3e      	ldr	r3, [pc, #248]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	2380      	movs	r3, #128	; 0x80
 80013ac:	029b      	lsls	r3, r3, #10
 80013ae:	4013      	ands	r3, r2
 80013b0:	d114      	bne.n	80013dc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e06e      	b.n	8001494 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d107      	bne.n	80013ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013be:	4b38      	ldr	r3, [pc, #224]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	049b      	lsls	r3, r3, #18
 80013c6:	4013      	ands	r3, r2
 80013c8:	d108      	bne.n	80013dc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e062      	b.n	8001494 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ce:	4b34      	ldr	r3, [pc, #208]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2202      	movs	r2, #2
 80013d4:	4013      	ands	r3, r2
 80013d6:	d101      	bne.n	80013dc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e05b      	b.n	8001494 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013dc:	4b30      	ldr	r3, [pc, #192]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2203      	movs	r2, #3
 80013e2:	4393      	bics	r3, r2
 80013e4:	0019      	movs	r1, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685a      	ldr	r2, [r3, #4]
 80013ea:	4b2d      	ldr	r3, [pc, #180]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 80013ec:	430a      	orrs	r2, r1
 80013ee:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f0:	f7ff fa08 	bl	8000804 <HAL_GetTick>
 80013f4:	0003      	movs	r3, r0
 80013f6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013f8:	e009      	b.n	800140e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013fa:	f7ff fa03 	bl	8000804 <HAL_GetTick>
 80013fe:	0002      	movs	r2, r0
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	4a27      	ldr	r2, [pc, #156]	; (80014a4 <HAL_RCC_ClockConfig+0x18c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d901      	bls.n	800140e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e042      	b.n	8001494 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800140e:	4b24      	ldr	r3, [pc, #144]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	220c      	movs	r2, #12
 8001414:	401a      	ands	r2, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	429a      	cmp	r2, r3
 800141e:	d1ec      	bne.n	80013fa <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001420:	4b1e      	ldr	r3, [pc, #120]	; (800149c <HAL_RCC_ClockConfig+0x184>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2201      	movs	r2, #1
 8001426:	4013      	ands	r3, r2
 8001428:	683a      	ldr	r2, [r7, #0]
 800142a:	429a      	cmp	r2, r3
 800142c:	d211      	bcs.n	8001452 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800142e:	4b1b      	ldr	r3, [pc, #108]	; (800149c <HAL_RCC_ClockConfig+0x184>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2201      	movs	r2, #1
 8001434:	4393      	bics	r3, r2
 8001436:	0019      	movs	r1, r3
 8001438:	4b18      	ldr	r3, [pc, #96]	; (800149c <HAL_RCC_ClockConfig+0x184>)
 800143a:	683a      	ldr	r2, [r7, #0]
 800143c:	430a      	orrs	r2, r1
 800143e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001440:	4b16      	ldr	r3, [pc, #88]	; (800149c <HAL_RCC_ClockConfig+0x184>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2201      	movs	r2, #1
 8001446:	4013      	ands	r3, r2
 8001448:	683a      	ldr	r2, [r7, #0]
 800144a:	429a      	cmp	r2, r3
 800144c:	d001      	beq.n	8001452 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e020      	b.n	8001494 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2204      	movs	r2, #4
 8001458:	4013      	ands	r3, r2
 800145a:	d009      	beq.n	8001470 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800145c:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	4a11      	ldr	r2, [pc, #68]	; (80014a8 <HAL_RCC_ClockConfig+0x190>)
 8001462:	4013      	ands	r3, r2
 8001464:	0019      	movs	r1, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	68da      	ldr	r2, [r3, #12]
 800146a:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 800146c:	430a      	orrs	r2, r1
 800146e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001470:	f000 f820 	bl	80014b4 <HAL_RCC_GetSysClockFreq>
 8001474:	0001      	movs	r1, r0
 8001476:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <HAL_RCC_ClockConfig+0x188>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	091b      	lsrs	r3, r3, #4
 800147c:	220f      	movs	r2, #15
 800147e:	4013      	ands	r3, r2
 8001480:	4a0a      	ldr	r2, [pc, #40]	; (80014ac <HAL_RCC_ClockConfig+0x194>)
 8001482:	5cd3      	ldrb	r3, [r2, r3]
 8001484:	000a      	movs	r2, r1
 8001486:	40da      	lsrs	r2, r3
 8001488:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <HAL_RCC_ClockConfig+0x198>)
 800148a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800148c:	2003      	movs	r0, #3
 800148e:	f7ff f973 	bl	8000778 <HAL_InitTick>
  
  return HAL_OK;
 8001492:	2300      	movs	r3, #0
}
 8001494:	0018      	movs	r0, r3
 8001496:	46bd      	mov	sp, r7
 8001498:	b004      	add	sp, #16
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40022000 	.word	0x40022000
 80014a0:	40021000 	.word	0x40021000
 80014a4:	00001388 	.word	0x00001388
 80014a8:	fffff8ff 	.word	0xfffff8ff
 80014ac:	08003510 	.word	0x08003510
 80014b0:	20000000 	.word	0x20000000

080014b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b086      	sub	sp, #24
 80014b8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	2300      	movs	r3, #0
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	2300      	movs	r3, #0
 80014c4:	617b      	str	r3, [r7, #20]
 80014c6:	2300      	movs	r3, #0
 80014c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80014ce:	4b20      	ldr	r3, [pc, #128]	; (8001550 <HAL_RCC_GetSysClockFreq+0x9c>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	220c      	movs	r2, #12
 80014d8:	4013      	ands	r3, r2
 80014da:	2b04      	cmp	r3, #4
 80014dc:	d002      	beq.n	80014e4 <HAL_RCC_GetSysClockFreq+0x30>
 80014de:	2b08      	cmp	r3, #8
 80014e0:	d003      	beq.n	80014ea <HAL_RCC_GetSysClockFreq+0x36>
 80014e2:	e02c      	b.n	800153e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014e4:	4b1b      	ldr	r3, [pc, #108]	; (8001554 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014e6:	613b      	str	r3, [r7, #16]
      break;
 80014e8:	e02c      	b.n	8001544 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	0c9b      	lsrs	r3, r3, #18
 80014ee:	220f      	movs	r2, #15
 80014f0:	4013      	ands	r3, r2
 80014f2:	4a19      	ldr	r2, [pc, #100]	; (8001558 <HAL_RCC_GetSysClockFreq+0xa4>)
 80014f4:	5cd3      	ldrb	r3, [r2, r3]
 80014f6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80014f8:	4b15      	ldr	r3, [pc, #84]	; (8001550 <HAL_RCC_GetSysClockFreq+0x9c>)
 80014fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014fc:	220f      	movs	r2, #15
 80014fe:	4013      	ands	r3, r2
 8001500:	4a16      	ldr	r2, [pc, #88]	; (800155c <HAL_RCC_GetSysClockFreq+0xa8>)
 8001502:	5cd3      	ldrb	r3, [r2, r3]
 8001504:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	2380      	movs	r3, #128	; 0x80
 800150a:	025b      	lsls	r3, r3, #9
 800150c:	4013      	ands	r3, r2
 800150e:	d009      	beq.n	8001524 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001510:	68b9      	ldr	r1, [r7, #8]
 8001512:	4810      	ldr	r0, [pc, #64]	; (8001554 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001514:	f7fe fe0a 	bl	800012c <__udivsi3>
 8001518:	0003      	movs	r3, r0
 800151a:	001a      	movs	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4353      	muls	r3, r2
 8001520:	617b      	str	r3, [r7, #20]
 8001522:	e009      	b.n	8001538 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001524:	6879      	ldr	r1, [r7, #4]
 8001526:	000a      	movs	r2, r1
 8001528:	0152      	lsls	r2, r2, #5
 800152a:	1a52      	subs	r2, r2, r1
 800152c:	0193      	lsls	r3, r2, #6
 800152e:	1a9b      	subs	r3, r3, r2
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	185b      	adds	r3, r3, r1
 8001534:	021b      	lsls	r3, r3, #8
 8001536:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	613b      	str	r3, [r7, #16]
      break;
 800153c:	e002      	b.n	8001544 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800153e:	4b05      	ldr	r3, [pc, #20]	; (8001554 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001540:	613b      	str	r3, [r7, #16]
      break;
 8001542:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001544:	693b      	ldr	r3, [r7, #16]
}
 8001546:	0018      	movs	r0, r3
 8001548:	46bd      	mov	sp, r7
 800154a:	b006      	add	sp, #24
 800154c:	bd80      	pop	{r7, pc}
 800154e:	46c0      	nop			; (mov r8, r8)
 8001550:	40021000 	.word	0x40021000
 8001554:	007a1200 	.word	0x007a1200
 8001558:	08003528 	.word	0x08003528
 800155c:	08003538 	.word	0x08003538

08001560 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001564:	4b02      	ldr	r3, [pc, #8]	; (8001570 <HAL_RCC_GetHCLKFreq+0x10>)
 8001566:	681b      	ldr	r3, [r3, #0]
}
 8001568:	0018      	movs	r0, r3
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	46c0      	nop			; (mov r8, r8)
 8001570:	20000000 	.word	0x20000000

08001574 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001578:	f7ff fff2 	bl	8001560 <HAL_RCC_GetHCLKFreq>
 800157c:	0001      	movs	r1, r0
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	0a1b      	lsrs	r3, r3, #8
 8001584:	2207      	movs	r2, #7
 8001586:	4013      	ands	r3, r2
 8001588:	4a04      	ldr	r2, [pc, #16]	; (800159c <HAL_RCC_GetPCLK1Freq+0x28>)
 800158a:	5cd3      	ldrb	r3, [r2, r3]
 800158c:	40d9      	lsrs	r1, r3
 800158e:	000b      	movs	r3, r1
}    
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	46c0      	nop			; (mov r8, r8)
 8001598:	40021000 	.word	0x40021000
 800159c:	08003520 	.word	0x08003520

080015a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015a8:	2300      	movs	r3, #0
 80015aa:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	2380      	movs	r3, #128	; 0x80
 80015b6:	025b      	lsls	r3, r3, #9
 80015b8:	4013      	ands	r3, r2
 80015ba:	d100      	bne.n	80015be <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80015bc:	e08e      	b.n	80016dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80015be:	2017      	movs	r0, #23
 80015c0:	183b      	adds	r3, r7, r0
 80015c2:	2200      	movs	r2, #0
 80015c4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015c6:	4b5f      	ldr	r3, [pc, #380]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80015c8:	69da      	ldr	r2, [r3, #28]
 80015ca:	2380      	movs	r3, #128	; 0x80
 80015cc:	055b      	lsls	r3, r3, #21
 80015ce:	4013      	ands	r3, r2
 80015d0:	d110      	bne.n	80015f4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80015d2:	4b5c      	ldr	r3, [pc, #368]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80015d4:	69da      	ldr	r2, [r3, #28]
 80015d6:	4b5b      	ldr	r3, [pc, #364]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80015d8:	2180      	movs	r1, #128	; 0x80
 80015da:	0549      	lsls	r1, r1, #21
 80015dc:	430a      	orrs	r2, r1
 80015de:	61da      	str	r2, [r3, #28]
 80015e0:	4b58      	ldr	r3, [pc, #352]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80015e2:	69da      	ldr	r2, [r3, #28]
 80015e4:	2380      	movs	r3, #128	; 0x80
 80015e6:	055b      	lsls	r3, r3, #21
 80015e8:	4013      	ands	r3, r2
 80015ea:	60bb      	str	r3, [r7, #8]
 80015ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015ee:	183b      	adds	r3, r7, r0
 80015f0:	2201      	movs	r2, #1
 80015f2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015f4:	4b54      	ldr	r3, [pc, #336]	; (8001748 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	2380      	movs	r3, #128	; 0x80
 80015fa:	005b      	lsls	r3, r3, #1
 80015fc:	4013      	ands	r3, r2
 80015fe:	d11a      	bne.n	8001636 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001600:	4b51      	ldr	r3, [pc, #324]	; (8001748 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	4b50      	ldr	r3, [pc, #320]	; (8001748 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001606:	2180      	movs	r1, #128	; 0x80
 8001608:	0049      	lsls	r1, r1, #1
 800160a:	430a      	orrs	r2, r1
 800160c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800160e:	f7ff f8f9 	bl	8000804 <HAL_GetTick>
 8001612:	0003      	movs	r3, r0
 8001614:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001616:	e008      	b.n	800162a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001618:	f7ff f8f4 	bl	8000804 <HAL_GetTick>
 800161c:	0002      	movs	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b64      	cmp	r3, #100	; 0x64
 8001624:	d901      	bls.n	800162a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e087      	b.n	800173a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800162a:	4b47      	ldr	r3, [pc, #284]	; (8001748 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	2380      	movs	r3, #128	; 0x80
 8001630:	005b      	lsls	r3, r3, #1
 8001632:	4013      	ands	r3, r2
 8001634:	d0f0      	beq.n	8001618 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001636:	4b43      	ldr	r3, [pc, #268]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001638:	6a1a      	ldr	r2, [r3, #32]
 800163a:	23c0      	movs	r3, #192	; 0xc0
 800163c:	009b      	lsls	r3, r3, #2
 800163e:	4013      	ands	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d034      	beq.n	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	685a      	ldr	r2, [r3, #4]
 800164c:	23c0      	movs	r3, #192	; 0xc0
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	4013      	ands	r3, r2
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	429a      	cmp	r2, r3
 8001656:	d02c      	beq.n	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001658:	4b3a      	ldr	r3, [pc, #232]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800165a:	6a1b      	ldr	r3, [r3, #32]
 800165c:	4a3b      	ldr	r2, [pc, #236]	; (800174c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800165e:	4013      	ands	r3, r2
 8001660:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001662:	4b38      	ldr	r3, [pc, #224]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001664:	6a1a      	ldr	r2, [r3, #32]
 8001666:	4b37      	ldr	r3, [pc, #220]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001668:	2180      	movs	r1, #128	; 0x80
 800166a:	0249      	lsls	r1, r1, #9
 800166c:	430a      	orrs	r2, r1
 800166e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001670:	4b34      	ldr	r3, [pc, #208]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001672:	6a1a      	ldr	r2, [r3, #32]
 8001674:	4b33      	ldr	r3, [pc, #204]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001676:	4936      	ldr	r1, [pc, #216]	; (8001750 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001678:	400a      	ands	r2, r1
 800167a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800167c:	4b31      	ldr	r3, [pc, #196]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800167e:	68fa      	ldr	r2, [r7, #12]
 8001680:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	2201      	movs	r2, #1
 8001686:	4013      	ands	r3, r2
 8001688:	d013      	beq.n	80016b2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168a:	f7ff f8bb 	bl	8000804 <HAL_GetTick>
 800168e:	0003      	movs	r3, r0
 8001690:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001692:	e009      	b.n	80016a8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001694:	f7ff f8b6 	bl	8000804 <HAL_GetTick>
 8001698:	0002      	movs	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	4a2d      	ldr	r2, [pc, #180]	; (8001754 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d901      	bls.n	80016a8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80016a4:	2303      	movs	r3, #3
 80016a6:	e048      	b.n	800173a <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016a8:	4b26      	ldr	r3, [pc, #152]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016aa:	6a1b      	ldr	r3, [r3, #32]
 80016ac:	2202      	movs	r2, #2
 80016ae:	4013      	ands	r3, r2
 80016b0:	d0f0      	beq.n	8001694 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016b2:	4b24      	ldr	r3, [pc, #144]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016b4:	6a1b      	ldr	r3, [r3, #32]
 80016b6:	4a25      	ldr	r2, [pc, #148]	; (800174c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80016b8:	4013      	ands	r3, r2
 80016ba:	0019      	movs	r1, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	685a      	ldr	r2, [r3, #4]
 80016c0:	4b20      	ldr	r3, [pc, #128]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016c2:	430a      	orrs	r2, r1
 80016c4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016c6:	2317      	movs	r3, #23
 80016c8:	18fb      	adds	r3, r7, r3
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d105      	bne.n	80016dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016d0:	4b1c      	ldr	r3, [pc, #112]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016d2:	69da      	ldr	r2, [r3, #28]
 80016d4:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016d6:	4920      	ldr	r1, [pc, #128]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80016d8:	400a      	ands	r2, r1
 80016da:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2201      	movs	r2, #1
 80016e2:	4013      	ands	r3, r2
 80016e4:	d009      	beq.n	80016fa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80016e6:	4b17      	ldr	r3, [pc, #92]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	2203      	movs	r2, #3
 80016ec:	4393      	bics	r3, r2
 80016ee:	0019      	movs	r1, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	4b13      	ldr	r3, [pc, #76]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016f6:	430a      	orrs	r2, r1
 80016f8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2220      	movs	r2, #32
 8001700:	4013      	ands	r3, r2
 8001702:	d009      	beq.n	8001718 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001704:	4b0f      	ldr	r3, [pc, #60]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001708:	2210      	movs	r2, #16
 800170a:	4393      	bics	r3, r2
 800170c:	0019      	movs	r1, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	68da      	ldr	r2, [r3, #12]
 8001712:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001714:	430a      	orrs	r2, r1
 8001716:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	4013      	ands	r3, r2
 8001722:	d009      	beq.n	8001738 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001724:	4b07      	ldr	r3, [pc, #28]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001728:	2240      	movs	r2, #64	; 0x40
 800172a:	4393      	bics	r3, r2
 800172c:	0019      	movs	r1, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691a      	ldr	r2, [r3, #16]
 8001732:	4b04      	ldr	r3, [pc, #16]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001734:	430a      	orrs	r2, r1
 8001736:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	0018      	movs	r0, r3
 800173c:	46bd      	mov	sp, r7
 800173e:	b006      	add	sp, #24
 8001740:	bd80      	pop	{r7, pc}
 8001742:	46c0      	nop			; (mov r8, r8)
 8001744:	40021000 	.word	0x40021000
 8001748:	40007000 	.word	0x40007000
 800174c:	fffffcff 	.word	0xfffffcff
 8001750:	fffeffff 	.word	0xfffeffff
 8001754:	00001388 	.word	0x00001388
 8001758:	efffffff 	.word	0xefffffff

0800175c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d101      	bne.n	800176e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e0a8      	b.n	80018c0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001772:	2b00      	cmp	r3, #0
 8001774:	d109      	bne.n	800178a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	2382      	movs	r3, #130	; 0x82
 800177c:	005b      	lsls	r3, r3, #1
 800177e:	429a      	cmp	r2, r3
 8001780:	d009      	beq.n	8001796 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	61da      	str	r2, [r3, #28]
 8001788:	e005      	b.n	8001796 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	225d      	movs	r2, #93	; 0x5d
 80017a0:	5c9b      	ldrb	r3, [r3, r2]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d107      	bne.n	80017b8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	225c      	movs	r2, #92	; 0x5c
 80017ac:	2100      	movs	r1, #0
 80017ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	0018      	movs	r0, r3
 80017b4:	f7fe feb4 	bl	8000520 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	225d      	movs	r2, #93	; 0x5d
 80017bc:	2102      	movs	r1, #2
 80017be:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2140      	movs	r1, #64	; 0x40
 80017cc:	438a      	bics	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	68da      	ldr	r2, [r3, #12]
 80017d4:	23e0      	movs	r3, #224	; 0xe0
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	429a      	cmp	r2, r3
 80017da:	d902      	bls.n	80017e2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80017dc:	2300      	movs	r3, #0
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	e002      	b.n	80017e8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80017e2:	2380      	movs	r3, #128	; 0x80
 80017e4:	015b      	lsls	r3, r3, #5
 80017e6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	68da      	ldr	r2, [r3, #12]
 80017ec:	23f0      	movs	r3, #240	; 0xf0
 80017ee:	011b      	lsls	r3, r3, #4
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d008      	beq.n	8001806 <HAL_SPI_Init+0xaa>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68da      	ldr	r2, [r3, #12]
 80017f8:	23e0      	movs	r3, #224	; 0xe0
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d002      	beq.n	8001806 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	2382      	movs	r3, #130	; 0x82
 800180c:	005b      	lsls	r3, r3, #1
 800180e:	401a      	ands	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6899      	ldr	r1, [r3, #8]
 8001814:	2384      	movs	r3, #132	; 0x84
 8001816:	021b      	lsls	r3, r3, #8
 8001818:	400b      	ands	r3, r1
 800181a:	431a      	orrs	r2, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	2102      	movs	r1, #2
 8001822:	400b      	ands	r3, r1
 8001824:	431a      	orrs	r2, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	695b      	ldr	r3, [r3, #20]
 800182a:	2101      	movs	r1, #1
 800182c:	400b      	ands	r3, r1
 800182e:	431a      	orrs	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6999      	ldr	r1, [r3, #24]
 8001834:	2380      	movs	r3, #128	; 0x80
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	400b      	ands	r3, r1
 800183a:	431a      	orrs	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	69db      	ldr	r3, [r3, #28]
 8001840:	2138      	movs	r1, #56	; 0x38
 8001842:	400b      	ands	r3, r1
 8001844:	431a      	orrs	r2, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a1b      	ldr	r3, [r3, #32]
 800184a:	2180      	movs	r1, #128	; 0x80
 800184c:	400b      	ands	r3, r1
 800184e:	431a      	orrs	r2, r3
 8001850:	0011      	movs	r1, r2
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001856:	2380      	movs	r3, #128	; 0x80
 8001858:	019b      	lsls	r3, r3, #6
 800185a:	401a      	ands	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	430a      	orrs	r2, r1
 8001862:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	0c1b      	lsrs	r3, r3, #16
 800186a:	2204      	movs	r2, #4
 800186c:	401a      	ands	r2, r3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001872:	2110      	movs	r1, #16
 8001874:	400b      	ands	r3, r1
 8001876:	431a      	orrs	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800187c:	2108      	movs	r1, #8
 800187e:	400b      	ands	r3, r1
 8001880:	431a      	orrs	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	68d9      	ldr	r1, [r3, #12]
 8001886:	23f0      	movs	r3, #240	; 0xf0
 8001888:	011b      	lsls	r3, r3, #4
 800188a:	400b      	ands	r3, r1
 800188c:	431a      	orrs	r2, r3
 800188e:	0011      	movs	r1, r2
 8001890:	68fa      	ldr	r2, [r7, #12]
 8001892:	2380      	movs	r3, #128	; 0x80
 8001894:	015b      	lsls	r3, r3, #5
 8001896:	401a      	ands	r2, r3
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	430a      	orrs	r2, r1
 800189e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	69da      	ldr	r2, [r3, #28]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4907      	ldr	r1, [pc, #28]	; (80018c8 <HAL_SPI_Init+0x16c>)
 80018ac:	400a      	ands	r2, r1
 80018ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	225d      	movs	r2, #93	; 0x5d
 80018ba:	2101      	movs	r1, #1
 80018bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	0018      	movs	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	b004      	add	sp, #16
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	fffff7ff 	.word	0xfffff7ff

080018cc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018cc:	b590      	push	{r4, r7, lr}
 80018ce:	b089      	sub	sp, #36	; 0x24
 80018d0:	af02      	add	r7, sp, #8
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	603b      	str	r3, [r7, #0]
 80018d8:	1dbb      	adds	r3, r7, #6
 80018da:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80018dc:	2117      	movs	r1, #23
 80018de:	187b      	adds	r3, r7, r1
 80018e0:	2200      	movs	r2, #0
 80018e2:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	225d      	movs	r2, #93	; 0x5d
 80018e8:	5c9b      	ldrb	r3, [r3, r2]
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d003      	beq.n	80018f8 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80018f0:	187b      	adds	r3, r7, r1
 80018f2:	2202      	movs	r2, #2
 80018f4:	701a      	strb	r2, [r3, #0]
    goto error;
 80018f6:	e12b      	b.n	8001b50 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	685a      	ldr	r2, [r3, #4]
 80018fc:	2382      	movs	r3, #130	; 0x82
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	429a      	cmp	r2, r3
 8001902:	d113      	bne.n	800192c <HAL_SPI_Receive+0x60>
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d10f      	bne.n	800192c <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	225d      	movs	r2, #93	; 0x5d
 8001910:	2104      	movs	r1, #4
 8001912:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001914:	1dbb      	adds	r3, r7, #6
 8001916:	881c      	ldrh	r4, [r3, #0]
 8001918:	68ba      	ldr	r2, [r7, #8]
 800191a:	68b9      	ldr	r1, [r7, #8]
 800191c:	68f8      	ldr	r0, [r7, #12]
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	9300      	str	r3, [sp, #0]
 8001922:	0023      	movs	r3, r4
 8001924:	f000 f924 	bl	8001b70 <HAL_SPI_TransmitReceive>
 8001928:	0003      	movs	r3, r0
 800192a:	e118      	b.n	8001b5e <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	225c      	movs	r2, #92	; 0x5c
 8001930:	5c9b      	ldrb	r3, [r3, r2]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d101      	bne.n	800193a <HAL_SPI_Receive+0x6e>
 8001936:	2302      	movs	r3, #2
 8001938:	e111      	b.n	8001b5e <HAL_SPI_Receive+0x292>
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	225c      	movs	r2, #92	; 0x5c
 800193e:	2101      	movs	r1, #1
 8001940:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001942:	f7fe ff5f 	bl	8000804 <HAL_GetTick>
 8001946:	0003      	movs	r3, r0
 8001948:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d003      	beq.n	8001958 <HAL_SPI_Receive+0x8c>
 8001950:	1dbb      	adds	r3, r7, #6
 8001952:	881b      	ldrh	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d104      	bne.n	8001962 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8001958:	2317      	movs	r3, #23
 800195a:	18fb      	adds	r3, r7, r3
 800195c:	2201      	movs	r2, #1
 800195e:	701a      	strb	r2, [r3, #0]
    goto error;
 8001960:	e0f6      	b.n	8001b50 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	225d      	movs	r2, #93	; 0x5d
 8001966:	2104      	movs	r1, #4
 8001968:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	2200      	movs	r2, #0
 800196e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	68ba      	ldr	r2, [r7, #8]
 8001974:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	1dba      	adds	r2, r7, #6
 800197a:	2144      	movs	r1, #68	; 0x44
 800197c:	8812      	ldrh	r2, [r2, #0]
 800197e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	1dba      	adds	r2, r7, #6
 8001984:	2146      	movs	r1, #70	; 0x46
 8001986:	8812      	ldrh	r2, [r2, #0]
 8001988:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2200      	movs	r2, #0
 800198e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2200      	movs	r2, #0
 8001994:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2200      	movs	r2, #0
 800199a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2200      	movs	r2, #0
 80019a0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2200      	movs	r2, #0
 80019a6:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	68da      	ldr	r2, [r3, #12]
 80019ac:	23e0      	movs	r3, #224	; 0xe0
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d908      	bls.n	80019c6 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	496a      	ldr	r1, [pc, #424]	; (8001b68 <HAL_SPI_Receive+0x29c>)
 80019c0:	400a      	ands	r2, r1
 80019c2:	605a      	str	r2, [r3, #4]
 80019c4:	e008      	b.n	80019d8 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	2180      	movs	r1, #128	; 0x80
 80019d2:	0149      	lsls	r1, r1, #5
 80019d4:	430a      	orrs	r2, r1
 80019d6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	2380      	movs	r3, #128	; 0x80
 80019de:	021b      	lsls	r3, r3, #8
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d10f      	bne.n	8001a04 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	2140      	movs	r1, #64	; 0x40
 80019f0:	438a      	bics	r2, r1
 80019f2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	495b      	ldr	r1, [pc, #364]	; (8001b6c <HAL_SPI_Receive+0x2a0>)
 8001a00:	400a      	ands	r2, r1
 8001a02:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2240      	movs	r2, #64	; 0x40
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	2b40      	cmp	r3, #64	; 0x40
 8001a10:	d007      	beq.n	8001a22 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2140      	movs	r1, #64	; 0x40
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	68da      	ldr	r2, [r3, #12]
 8001a26:	23e0      	movs	r3, #224	; 0xe0
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d900      	bls.n	8001a30 <HAL_SPI_Receive+0x164>
 8001a2e:	e071      	b.n	8001b14 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001a30:	e035      	b.n	8001a9e <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d117      	bne.n	8001a70 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	330c      	adds	r3, #12
 8001a46:	001a      	movs	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4c:	7812      	ldrb	r2, [r2, #0]
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a56:	1c5a      	adds	r2, r3, #1
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2246      	movs	r2, #70	; 0x46
 8001a60:	5a9b      	ldrh	r3, [r3, r2]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	3b01      	subs	r3, #1
 8001a66:	b299      	uxth	r1, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2246      	movs	r2, #70	; 0x46
 8001a6c:	5299      	strh	r1, [r3, r2]
 8001a6e:	e016      	b.n	8001a9e <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a70:	f7fe fec8 	bl	8000804 <HAL_GetTick>
 8001a74:	0002      	movs	r2, r0
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d802      	bhi.n	8001a86 <HAL_SPI_Receive+0x1ba>
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	3301      	adds	r3, #1
 8001a84:	d102      	bne.n	8001a8c <HAL_SPI_Receive+0x1c0>
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d108      	bne.n	8001a9e <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8001a8c:	2317      	movs	r3, #23
 8001a8e:	18fb      	adds	r3, r7, r3
 8001a90:	2203      	movs	r2, #3
 8001a92:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	225d      	movs	r2, #93	; 0x5d
 8001a98:	2101      	movs	r1, #1
 8001a9a:	5499      	strb	r1, [r3, r2]
          goto error;
 8001a9c:	e058      	b.n	8001b50 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2246      	movs	r2, #70	; 0x46
 8001aa2:	5a9b      	ldrh	r3, [r3, r2]
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1c3      	bne.n	8001a32 <HAL_SPI_Receive+0x166>
 8001aaa:	e039      	b.n	8001b20 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d115      	bne.n	8001ae6 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	68da      	ldr	r2, [r3, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac4:	b292      	uxth	r2, r2
 8001ac6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001acc:	1c9a      	adds	r2, r3, #2
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2246      	movs	r2, #70	; 0x46
 8001ad6:	5a9b      	ldrh	r3, [r3, r2]
 8001ad8:	b29b      	uxth	r3, r3
 8001ada:	3b01      	subs	r3, #1
 8001adc:	b299      	uxth	r1, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2246      	movs	r2, #70	; 0x46
 8001ae2:	5299      	strh	r1, [r3, r2]
 8001ae4:	e016      	b.n	8001b14 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ae6:	f7fe fe8d 	bl	8000804 <HAL_GetTick>
 8001aea:	0002      	movs	r2, r0
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d802      	bhi.n	8001afc <HAL_SPI_Receive+0x230>
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	3301      	adds	r3, #1
 8001afa:	d102      	bne.n	8001b02 <HAL_SPI_Receive+0x236>
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d108      	bne.n	8001b14 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8001b02:	2317      	movs	r3, #23
 8001b04:	18fb      	adds	r3, r7, r3
 8001b06:	2203      	movs	r2, #3
 8001b08:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	225d      	movs	r2, #93	; 0x5d
 8001b0e:	2101      	movs	r1, #1
 8001b10:	5499      	strb	r1, [r3, r2]
          goto error;
 8001b12:	e01d      	b.n	8001b50 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	2246      	movs	r2, #70	; 0x46
 8001b18:	5a9b      	ldrh	r3, [r3, r2]
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d1c5      	bne.n	8001aac <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	6839      	ldr	r1, [r7, #0]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	0018      	movs	r0, r3
 8001b28:	f000 fb34 	bl	8002194 <SPI_EndRxTransaction>
 8001b2c:	1e03      	subs	r3, r0, #0
 8001b2e:	d002      	beq.n	8001b36 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2220      	movs	r2, #32
 8001b34:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d004      	beq.n	8001b48 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8001b3e:	2317      	movs	r3, #23
 8001b40:	18fb      	adds	r3, r7, r3
 8001b42:	2201      	movs	r2, #1
 8001b44:	701a      	strb	r2, [r3, #0]
 8001b46:	e003      	b.n	8001b50 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	225d      	movs	r2, #93	; 0x5d
 8001b4c:	2101      	movs	r1, #1
 8001b4e:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	225c      	movs	r2, #92	; 0x5c
 8001b54:	2100      	movs	r1, #0
 8001b56:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001b58:	2317      	movs	r3, #23
 8001b5a:	18fb      	adds	r3, r7, r3
 8001b5c:	781b      	ldrb	r3, [r3, #0]
}
 8001b5e:	0018      	movs	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	b007      	add	sp, #28
 8001b64:	bd90      	pop	{r4, r7, pc}
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	ffffefff 	.word	0xffffefff
 8001b6c:	ffffbfff 	.word	0xffffbfff

08001b70 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b08a      	sub	sp, #40	; 0x28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	60b9      	str	r1, [r7, #8]
 8001b7a:	607a      	str	r2, [r7, #4]
 8001b7c:	001a      	movs	r2, r3
 8001b7e:	1cbb      	adds	r3, r7, #2
 8001b80:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001b82:	2301      	movs	r3, #1
 8001b84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001b86:	2323      	movs	r3, #35	; 0x23
 8001b88:	18fb      	adds	r3, r7, r3
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	225c      	movs	r2, #92	; 0x5c
 8001b92:	5c9b      	ldrb	r3, [r3, r2]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d101      	bne.n	8001b9c <HAL_SPI_TransmitReceive+0x2c>
 8001b98:	2302      	movs	r3, #2
 8001b9a:	e1c4      	b.n	8001f26 <HAL_SPI_TransmitReceive+0x3b6>
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	225c      	movs	r2, #92	; 0x5c
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ba4:	f7fe fe2e 	bl	8000804 <HAL_GetTick>
 8001ba8:	0003      	movs	r3, r0
 8001baa:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001bac:	201b      	movs	r0, #27
 8001bae:	183b      	adds	r3, r7, r0
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	215d      	movs	r1, #93	; 0x5d
 8001bb4:	5c52      	ldrb	r2, [r2, r1]
 8001bb6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001bbe:	2312      	movs	r3, #18
 8001bc0:	18fb      	adds	r3, r7, r3
 8001bc2:	1cba      	adds	r2, r7, #2
 8001bc4:	8812      	ldrh	r2, [r2, #0]
 8001bc6:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001bc8:	183b      	adds	r3, r7, r0
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d011      	beq.n	8001bf4 <HAL_SPI_TransmitReceive+0x84>
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	2382      	movs	r3, #130	; 0x82
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d107      	bne.n	8001bea <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d103      	bne.n	8001bea <HAL_SPI_TransmitReceive+0x7a>
 8001be2:	183b      	adds	r3, r7, r0
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	2b04      	cmp	r3, #4
 8001be8:	d004      	beq.n	8001bf4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8001bea:	2323      	movs	r3, #35	; 0x23
 8001bec:	18fb      	adds	r3, r7, r3
 8001bee:	2202      	movs	r2, #2
 8001bf0:	701a      	strb	r2, [r3, #0]
    goto error;
 8001bf2:	e191      	b.n	8001f18 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d006      	beq.n	8001c08 <HAL_SPI_TransmitReceive+0x98>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d003      	beq.n	8001c08 <HAL_SPI_TransmitReceive+0x98>
 8001c00:	1cbb      	adds	r3, r7, #2
 8001c02:	881b      	ldrh	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d104      	bne.n	8001c12 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8001c08:	2323      	movs	r3, #35	; 0x23
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	701a      	strb	r2, [r3, #0]
    goto error;
 8001c10:	e182      	b.n	8001f18 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	225d      	movs	r2, #93	; 0x5d
 8001c16:	5c9b      	ldrb	r3, [r3, r2]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	2b04      	cmp	r3, #4
 8001c1c:	d003      	beq.n	8001c26 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	225d      	movs	r2, #93	; 0x5d
 8001c22:	2105      	movs	r1, #5
 8001c24:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	1cba      	adds	r2, r7, #2
 8001c36:	2146      	movs	r1, #70	; 0x46
 8001c38:	8812      	ldrh	r2, [r2, #0]
 8001c3a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	1cba      	adds	r2, r7, #2
 8001c40:	2144      	movs	r1, #68	; 0x44
 8001c42:	8812      	ldrh	r2, [r2, #0]
 8001c44:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	68ba      	ldr	r2, [r7, #8]
 8001c4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	1cba      	adds	r2, r7, #2
 8001c50:	8812      	ldrh	r2, [r2, #0]
 8001c52:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	1cba      	adds	r2, r7, #2
 8001c58:	8812      	ldrh	r2, [r2, #0]
 8001c5a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2200      	movs	r2, #0
 8001c66:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	68da      	ldr	r2, [r3, #12]
 8001c6c:	23e0      	movs	r3, #224	; 0xe0
 8001c6e:	00db      	lsls	r3, r3, #3
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d908      	bls.n	8001c86 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	49ac      	ldr	r1, [pc, #688]	; (8001f30 <HAL_SPI_TransmitReceive+0x3c0>)
 8001c80:	400a      	ands	r2, r1
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	e008      	b.n	8001c98 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	685a      	ldr	r2, [r3, #4]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2180      	movs	r1, #128	; 0x80
 8001c92:	0149      	lsls	r1, r1, #5
 8001c94:	430a      	orrs	r2, r1
 8001c96:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2240      	movs	r2, #64	; 0x40
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	2b40      	cmp	r3, #64	; 0x40
 8001ca4:	d007      	beq.n	8001cb6 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2140      	movs	r1, #64	; 0x40
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	68da      	ldr	r2, [r3, #12]
 8001cba:	23e0      	movs	r3, #224	; 0xe0
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d800      	bhi.n	8001cc4 <HAL_SPI_TransmitReceive+0x154>
 8001cc2:	e083      	b.n	8001dcc <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d005      	beq.n	8001cd8 <HAL_SPI_TransmitReceive+0x168>
 8001ccc:	2312      	movs	r3, #18
 8001cce:	18fb      	adds	r3, r7, r3
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d000      	beq.n	8001cd8 <HAL_SPI_TransmitReceive+0x168>
 8001cd6:	e06d      	b.n	8001db4 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cdc:	881a      	ldrh	r2, [r3, #0]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ce8:	1c9a      	adds	r2, r3, #2
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	3b01      	subs	r3, #1
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001cfc:	e05a      	b.n	8001db4 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	2202      	movs	r2, #2
 8001d06:	4013      	ands	r3, r2
 8001d08:	2b02      	cmp	r3, #2
 8001d0a:	d11b      	bne.n	8001d44 <HAL_SPI_TransmitReceive+0x1d4>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d016      	beq.n	8001d44 <HAL_SPI_TransmitReceive+0x1d4>
 8001d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d113      	bne.n	8001d44 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d20:	881a      	ldrh	r2, [r3, #0]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d2c:	1c9a      	adds	r2, r3, #2
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	3b01      	subs	r3, #1
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001d40:	2300      	movs	r3, #0
 8001d42:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d11c      	bne.n	8001d8c <HAL_SPI_TransmitReceive+0x21c>
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	2246      	movs	r2, #70	; 0x46
 8001d56:	5a9b      	ldrh	r3, [r3, r2]
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d016      	beq.n	8001d8c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	68da      	ldr	r2, [r3, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d68:	b292      	uxth	r2, r2
 8001d6a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d70:	1c9a      	adds	r2, r3, #2
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2246      	movs	r2, #70	; 0x46
 8001d7a:	5a9b      	ldrh	r3, [r3, r2]
 8001d7c:	b29b      	uxth	r3, r3
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	b299      	uxth	r1, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2246      	movs	r2, #70	; 0x46
 8001d86:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001d8c:	f7fe fd3a 	bl	8000804 <HAL_GetTick>
 8001d90:	0002      	movs	r2, r0
 8001d92:	69fb      	ldr	r3, [r7, #28]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d80b      	bhi.n	8001db4 <HAL_SPI_TransmitReceive+0x244>
 8001d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d9e:	3301      	adds	r3, #1
 8001da0:	d008      	beq.n	8001db4 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8001da2:	2323      	movs	r3, #35	; 0x23
 8001da4:	18fb      	adds	r3, r7, r3
 8001da6:	2203      	movs	r2, #3
 8001da8:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	225d      	movs	r2, #93	; 0x5d
 8001dae:	2101      	movs	r1, #1
 8001db0:	5499      	strb	r1, [r3, r2]
        goto error;
 8001db2:	e0b1      	b.n	8001f18 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d19f      	bne.n	8001cfe <HAL_SPI_TransmitReceive+0x18e>
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2246      	movs	r2, #70	; 0x46
 8001dc2:	5a9b      	ldrh	r3, [r3, r2]
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d199      	bne.n	8001cfe <HAL_SPI_TransmitReceive+0x18e>
 8001dca:	e089      	b.n	8001ee0 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d005      	beq.n	8001de0 <HAL_SPI_TransmitReceive+0x270>
 8001dd4:	2312      	movs	r3, #18
 8001dd6:	18fb      	adds	r3, r7, r3
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d000      	beq.n	8001de0 <HAL_SPI_TransmitReceive+0x270>
 8001dde:	e074      	b.n	8001eca <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	330c      	adds	r3, #12
 8001dea:	7812      	ldrb	r2, [r2, #0]
 8001dec:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001df2:	1c5a      	adds	r2, r3, #1
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e06:	e060      	b.n	8001eca <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	2202      	movs	r2, #2
 8001e10:	4013      	ands	r3, r2
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d11c      	bne.n	8001e50 <HAL_SPI_TransmitReceive+0x2e0>
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d017      	beq.n	8001e50 <HAL_SPI_TransmitReceive+0x2e0>
 8001e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d114      	bne.n	8001e50 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	330c      	adds	r3, #12
 8001e30:	7812      	ldrb	r2, [r2, #0]
 8001e32:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e38:	1c5a      	adds	r2, r3, #1
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	3b01      	subs	r3, #1
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	2201      	movs	r2, #1
 8001e58:	4013      	ands	r3, r2
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d11e      	bne.n	8001e9c <HAL_SPI_TransmitReceive+0x32c>
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2246      	movs	r2, #70	; 0x46
 8001e62:	5a9b      	ldrh	r3, [r3, r2]
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d018      	beq.n	8001e9c <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	330c      	adds	r3, #12
 8001e70:	001a      	movs	r2, r3
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	7812      	ldrb	r2, [r2, #0]
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e80:	1c5a      	adds	r2, r3, #1
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2246      	movs	r2, #70	; 0x46
 8001e8a:	5a9b      	ldrh	r3, [r3, r2]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	b299      	uxth	r1, r3
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2246      	movs	r2, #70	; 0x46
 8001e96:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001e9c:	f7fe fcb2 	bl	8000804 <HAL_GetTick>
 8001ea0:	0002      	movs	r2, r0
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d802      	bhi.n	8001eb2 <HAL_SPI_TransmitReceive+0x342>
 8001eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eae:	3301      	adds	r3, #1
 8001eb0:	d102      	bne.n	8001eb8 <HAL_SPI_TransmitReceive+0x348>
 8001eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d108      	bne.n	8001eca <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8001eb8:	2323      	movs	r3, #35	; 0x23
 8001eba:	18fb      	adds	r3, r7, r3
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	225d      	movs	r2, #93	; 0x5d
 8001ec4:	2101      	movs	r1, #1
 8001ec6:	5499      	strb	r1, [r3, r2]
        goto error;
 8001ec8:	e026      	b.n	8001f18 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d199      	bne.n	8001e08 <HAL_SPI_TransmitReceive+0x298>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2246      	movs	r2, #70	; 0x46
 8001ed8:	5a9b      	ldrh	r3, [r3, r2]
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d193      	bne.n	8001e08 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001ee0:	69fa      	ldr	r2, [r7, #28]
 8001ee2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	0018      	movs	r0, r3
 8001ee8:	f000 f9b2 	bl	8002250 <SPI_EndRxTxTransaction>
 8001eec:	1e03      	subs	r3, r0, #0
 8001eee:	d006      	beq.n	8001efe <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8001ef0:	2323      	movs	r3, #35	; 0x23
 8001ef2:	18fb      	adds	r3, r7, r3
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2220      	movs	r2, #32
 8001efc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d004      	beq.n	8001f10 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8001f06:	2323      	movs	r3, #35	; 0x23
 8001f08:	18fb      	adds	r3, r7, r3
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	701a      	strb	r2, [r3, #0]
 8001f0e:	e003      	b.n	8001f18 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	225d      	movs	r2, #93	; 0x5d
 8001f14:	2101      	movs	r1, #1
 8001f16:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	225c      	movs	r2, #92	; 0x5c
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001f20:	2323      	movs	r3, #35	; 0x23
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	781b      	ldrb	r3, [r3, #0]
}
 8001f26:	0018      	movs	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	b00a      	add	sp, #40	; 0x28
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	46c0      	nop			; (mov r8, r8)
 8001f30:	ffffefff 	.word	0xffffefff

08001f34 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b088      	sub	sp, #32
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	60f8      	str	r0, [r7, #12]
 8001f3c:	60b9      	str	r1, [r7, #8]
 8001f3e:	603b      	str	r3, [r7, #0]
 8001f40:	1dfb      	adds	r3, r7, #7
 8001f42:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001f44:	f7fe fc5e 	bl	8000804 <HAL_GetTick>
 8001f48:	0002      	movs	r2, r0
 8001f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f4c:	1a9b      	subs	r3, r3, r2
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	18d3      	adds	r3, r2, r3
 8001f52:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001f54:	f7fe fc56 	bl	8000804 <HAL_GetTick>
 8001f58:	0003      	movs	r3, r0
 8001f5a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001f5c:	4b3a      	ldr	r3, [pc, #232]	; (8002048 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	015b      	lsls	r3, r3, #5
 8001f62:	0d1b      	lsrs	r3, r3, #20
 8001f64:	69fa      	ldr	r2, [r7, #28]
 8001f66:	4353      	muls	r3, r2
 8001f68:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f6a:	e058      	b.n	800201e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	d055      	beq.n	800201e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001f72:	f7fe fc47 	bl	8000804 <HAL_GetTick>
 8001f76:	0002      	movs	r2, r0
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	69fa      	ldr	r2, [r7, #28]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d902      	bls.n	8001f88 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d142      	bne.n	800200e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	685a      	ldr	r2, [r3, #4]
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	21e0      	movs	r1, #224	; 0xe0
 8001f94:	438a      	bics	r2, r1
 8001f96:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	2382      	movs	r3, #130	; 0x82
 8001f9e:	005b      	lsls	r3, r3, #1
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d113      	bne.n	8001fcc <SPI_WaitFlagStateUntilTimeout+0x98>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	2380      	movs	r3, #128	; 0x80
 8001faa:	021b      	lsls	r3, r3, #8
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d005      	beq.n	8001fbc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	689a      	ldr	r2, [r3, #8]
 8001fb4:	2380      	movs	r3, #128	; 0x80
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d107      	bne.n	8001fcc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2140      	movs	r1, #64	; 0x40
 8001fc8:	438a      	bics	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fd0:	2380      	movs	r3, #128	; 0x80
 8001fd2:	019b      	lsls	r3, r3, #6
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d110      	bne.n	8001ffa <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	491a      	ldr	r1, [pc, #104]	; (800204c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001fe4:	400a      	ands	r2, r1
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2180      	movs	r1, #128	; 0x80
 8001ff4:	0189      	lsls	r1, r1, #6
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	225d      	movs	r2, #93	; 0x5d
 8001ffe:	2101      	movs	r1, #1
 8002000:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	225c      	movs	r2, #92	; 0x5c
 8002006:	2100      	movs	r1, #0
 8002008:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e017      	b.n	800203e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d101      	bne.n	8002018 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	3b01      	subs	r3, #1
 800201c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	68ba      	ldr	r2, [r7, #8]
 8002026:	4013      	ands	r3, r2
 8002028:	68ba      	ldr	r2, [r7, #8]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	425a      	negs	r2, r3
 800202e:	4153      	adcs	r3, r2
 8002030:	b2db      	uxtb	r3, r3
 8002032:	001a      	movs	r2, r3
 8002034:	1dfb      	adds	r3, r7, #7
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d197      	bne.n	8001f6c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	0018      	movs	r0, r3
 8002040:	46bd      	mov	sp, r7
 8002042:	b008      	add	sp, #32
 8002044:	bd80      	pop	{r7, pc}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	20000000 	.word	0x20000000
 800204c:	ffffdfff 	.word	0xffffdfff

08002050 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b08a      	sub	sp, #40	; 0x28
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
 800205c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800205e:	2317      	movs	r3, #23
 8002060:	18fb      	adds	r3, r7, r3
 8002062:	2200      	movs	r2, #0
 8002064:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002066:	f7fe fbcd 	bl	8000804 <HAL_GetTick>
 800206a:	0002      	movs	r2, r0
 800206c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800206e:	1a9b      	subs	r3, r3, r2
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	18d3      	adds	r3, r2, r3
 8002074:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8002076:	f7fe fbc5 	bl	8000804 <HAL_GetTick>
 800207a:	0003      	movs	r3, r0
 800207c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	330c      	adds	r3, #12
 8002084:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002086:	4b41      	ldr	r3, [pc, #260]	; (800218c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	0013      	movs	r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	189b      	adds	r3, r3, r2
 8002090:	00da      	lsls	r2, r3, #3
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	0d1b      	lsrs	r3, r3, #20
 8002096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002098:	4353      	muls	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800209c:	e068      	b.n	8002170 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	23c0      	movs	r3, #192	; 0xc0
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d10a      	bne.n	80020be <SPI_WaitFifoStateUntilTimeout+0x6e>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d107      	bne.n	80020be <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	2117      	movs	r1, #23
 80020b6:	187b      	adds	r3, r7, r1
 80020b8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80020ba:	187b      	adds	r3, r7, r1
 80020bc:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	d055      	beq.n	8002170 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80020c4:	f7fe fb9e 	bl	8000804 <HAL_GetTick>
 80020c8:	0002      	movs	r2, r0
 80020ca:	6a3b      	ldr	r3, [r7, #32]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d902      	bls.n	80020da <SPI_WaitFifoStateUntilTimeout+0x8a>
 80020d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d142      	bne.n	8002160 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	21e0      	movs	r1, #224	; 0xe0
 80020e6:	438a      	bics	r2, r1
 80020e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	2382      	movs	r3, #130	; 0x82
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d113      	bne.n	800211e <SPI_WaitFifoStateUntilTimeout+0xce>
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	2380      	movs	r3, #128	; 0x80
 80020fc:	021b      	lsls	r3, r3, #8
 80020fe:	429a      	cmp	r2, r3
 8002100:	d005      	beq.n	800210e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	2380      	movs	r3, #128	; 0x80
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	429a      	cmp	r2, r3
 800210c:	d107      	bne.n	800211e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2140      	movs	r1, #64	; 0x40
 800211a:	438a      	bics	r2, r1
 800211c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002122:	2380      	movs	r3, #128	; 0x80
 8002124:	019b      	lsls	r3, r3, #6
 8002126:	429a      	cmp	r2, r3
 8002128:	d110      	bne.n	800214c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4916      	ldr	r1, [pc, #88]	; (8002190 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002136:	400a      	ands	r2, r1
 8002138:	601a      	str	r2, [r3, #0]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2180      	movs	r1, #128	; 0x80
 8002146:	0189      	lsls	r1, r1, #6
 8002148:	430a      	orrs	r2, r1
 800214a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	225d      	movs	r2, #93	; 0x5d
 8002150:	2101      	movs	r1, #1
 8002152:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	225c      	movs	r2, #92	; 0x5c
 8002158:	2100      	movs	r1, #0
 800215a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e010      	b.n	8002182 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d101      	bne.n	800216a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002166:	2300      	movs	r3, #0
 8002168:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	3b01      	subs	r3, #1
 800216e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	68ba      	ldr	r2, [r7, #8]
 8002178:	4013      	ands	r3, r2
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	429a      	cmp	r2, r3
 800217e:	d18e      	bne.n	800209e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	0018      	movs	r0, r3
 8002184:	46bd      	mov	sp, r7
 8002186:	b00a      	add	sp, #40	; 0x28
 8002188:	bd80      	pop	{r7, pc}
 800218a:	46c0      	nop			; (mov r8, r8)
 800218c:	20000000 	.word	0x20000000
 8002190:	ffffdfff 	.word	0xffffdfff

08002194 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af02      	add	r7, sp, #8
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	685a      	ldr	r2, [r3, #4]
 80021a4:	2382      	movs	r3, #130	; 0x82
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d113      	bne.n	80021d4 <SPI_EndRxTransaction+0x40>
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	689a      	ldr	r2, [r3, #8]
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	021b      	lsls	r3, r3, #8
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d005      	beq.n	80021c4 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	2380      	movs	r3, #128	; 0x80
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d107      	bne.n	80021d4 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2140      	movs	r1, #64	; 0x40
 80021d0:	438a      	bics	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80021d4:	68ba      	ldr	r2, [r7, #8]
 80021d6:	68f8      	ldr	r0, [r7, #12]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	0013      	movs	r3, r2
 80021de:	2200      	movs	r2, #0
 80021e0:	2180      	movs	r1, #128	; 0x80
 80021e2:	f7ff fea7 	bl	8001f34 <SPI_WaitFlagStateUntilTimeout>
 80021e6:	1e03      	subs	r3, r0, #0
 80021e8:	d007      	beq.n	80021fa <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021ee:	2220      	movs	r2, #32
 80021f0:	431a      	orrs	r2, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e026      	b.n	8002248 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	2382      	movs	r3, #130	; 0x82
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	429a      	cmp	r2, r3
 8002204:	d11f      	bne.n	8002246 <SPI_EndRxTransaction+0xb2>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	689a      	ldr	r2, [r3, #8]
 800220a:	2380      	movs	r3, #128	; 0x80
 800220c:	021b      	lsls	r3, r3, #8
 800220e:	429a      	cmp	r2, r3
 8002210:	d005      	beq.n	800221e <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	689a      	ldr	r2, [r3, #8]
 8002216:	2380      	movs	r3, #128	; 0x80
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	429a      	cmp	r2, r3
 800221c:	d113      	bne.n	8002246 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	23c0      	movs	r3, #192	; 0xc0
 8002222:	00d9      	lsls	r1, r3, #3
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	9300      	str	r3, [sp, #0]
 800222a:	0013      	movs	r3, r2
 800222c:	2200      	movs	r2, #0
 800222e:	f7ff ff0f 	bl	8002050 <SPI_WaitFifoStateUntilTimeout>
 8002232:	1e03      	subs	r3, r0, #0
 8002234:	d007      	beq.n	8002246 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800223a:	2220      	movs	r2, #32
 800223c:	431a      	orrs	r2, r3
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e000      	b.n	8002248 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	0018      	movs	r0, r3
 800224a:	46bd      	mov	sp, r7
 800224c:	b004      	add	sp, #16
 800224e:	bd80      	pop	{r7, pc}

08002250 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af02      	add	r7, sp, #8
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	23c0      	movs	r3, #192	; 0xc0
 8002260:	0159      	lsls	r1, r3, #5
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	0013      	movs	r3, r2
 800226a:	2200      	movs	r2, #0
 800226c:	f7ff fef0 	bl	8002050 <SPI_WaitFifoStateUntilTimeout>
 8002270:	1e03      	subs	r3, r0, #0
 8002272:	d007      	beq.n	8002284 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002278:	2220      	movs	r2, #32
 800227a:	431a      	orrs	r2, r3
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e027      	b.n	80022d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002284:	68ba      	ldr	r2, [r7, #8]
 8002286:	68f8      	ldr	r0, [r7, #12]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	0013      	movs	r3, r2
 800228e:	2200      	movs	r2, #0
 8002290:	2180      	movs	r1, #128	; 0x80
 8002292:	f7ff fe4f 	bl	8001f34 <SPI_WaitFlagStateUntilTimeout>
 8002296:	1e03      	subs	r3, r0, #0
 8002298:	d007      	beq.n	80022aa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800229e:	2220      	movs	r2, #32
 80022a0:	431a      	orrs	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e014      	b.n	80022d4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80022aa:	68ba      	ldr	r2, [r7, #8]
 80022ac:	23c0      	movs	r3, #192	; 0xc0
 80022ae:	00d9      	lsls	r1, r3, #3
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	9300      	str	r3, [sp, #0]
 80022b6:	0013      	movs	r3, r2
 80022b8:	2200      	movs	r2, #0
 80022ba:	f7ff fec9 	bl	8002050 <SPI_WaitFifoStateUntilTimeout>
 80022be:	1e03      	subs	r3, r0, #0
 80022c0:	d007      	beq.n	80022d2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c6:	2220      	movs	r2, #32
 80022c8:	431a      	orrs	r2, r3
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e000      	b.n	80022d4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	0018      	movs	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	b004      	add	sp, #16
 80022da:	bd80      	pop	{r7, pc}

080022dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b082      	sub	sp, #8
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d101      	bne.n	80022ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e044      	b.n	8002378 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d107      	bne.n	8002306 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2278      	movs	r2, #120	; 0x78
 80022fa:	2100      	movs	r1, #0
 80022fc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	0018      	movs	r0, r3
 8002302:	f7fe f959 	bl	80005b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2224      	movs	r2, #36	; 0x24
 800230a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	2101      	movs	r1, #1
 8002318:	438a      	bics	r2, r1
 800231a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002320:	2b00      	cmp	r3, #0
 8002322:	d003      	beq.n	800232c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	0018      	movs	r0, r3
 8002328:	f000 fa0c 	bl	8002744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	0018      	movs	r0, r3
 8002330:	f000 f8c8 	bl	80024c4 <UART_SetConfig>
 8002334:	0003      	movs	r3, r0
 8002336:	2b01      	cmp	r3, #1
 8002338:	d101      	bne.n	800233e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e01c      	b.n	8002378 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	685a      	ldr	r2, [r3, #4]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	490d      	ldr	r1, [pc, #52]	; (8002380 <HAL_UART_Init+0xa4>)
 800234a:	400a      	ands	r2, r1
 800234c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	212a      	movs	r1, #42	; 0x2a
 800235a:	438a      	bics	r2, r1
 800235c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2101      	movs	r1, #1
 800236a:	430a      	orrs	r2, r1
 800236c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	0018      	movs	r0, r3
 8002372:	f000 fa9b 	bl	80028ac <UART_CheckIdleState>
 8002376:	0003      	movs	r3, r0
}
 8002378:	0018      	movs	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	b002      	add	sp, #8
 800237e:	bd80      	pop	{r7, pc}
 8002380:	ffffb7ff 	.word	0xffffb7ff

08002384 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	; 0x28
 8002388:	af02      	add	r7, sp, #8
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	603b      	str	r3, [r7, #0]
 8002390:	1dbb      	adds	r3, r7, #6
 8002392:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002398:	2b20      	cmp	r3, #32
 800239a:	d000      	beq.n	800239e <HAL_UART_Transmit+0x1a>
 800239c:	e08d      	b.n	80024ba <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d003      	beq.n	80023ac <HAL_UART_Transmit+0x28>
 80023a4:	1dbb      	adds	r3, r7, #6
 80023a6:	881b      	ldrh	r3, [r3, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e085      	b.n	80024bc <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	2380      	movs	r3, #128	; 0x80
 80023b6:	015b      	lsls	r3, r3, #5
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d109      	bne.n	80023d0 <HAL_UART_Transmit+0x4c>
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	691b      	ldr	r3, [r3, #16]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d105      	bne.n	80023d0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	2201      	movs	r2, #1
 80023c8:	4013      	ands	r3, r2
 80023ca:	d001      	beq.n	80023d0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e075      	b.n	80024bc <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2284      	movs	r2, #132	; 0x84
 80023d4:	2100      	movs	r1, #0
 80023d6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2221      	movs	r2, #33	; 0x21
 80023dc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80023de:	f7fe fa11 	bl	8000804 <HAL_GetTick>
 80023e2:	0003      	movs	r3, r0
 80023e4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	1dba      	adds	r2, r7, #6
 80023ea:	2150      	movs	r1, #80	; 0x50
 80023ec:	8812      	ldrh	r2, [r2, #0]
 80023ee:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	1dba      	adds	r2, r7, #6
 80023f4:	2152      	movs	r1, #82	; 0x52
 80023f6:	8812      	ldrh	r2, [r2, #0]
 80023f8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	2380      	movs	r3, #128	; 0x80
 8002400:	015b      	lsls	r3, r3, #5
 8002402:	429a      	cmp	r2, r3
 8002404:	d108      	bne.n	8002418 <HAL_UART_Transmit+0x94>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d104      	bne.n	8002418 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	61bb      	str	r3, [r7, #24]
 8002416:	e003      	b.n	8002420 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800241c:	2300      	movs	r3, #0
 800241e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002420:	e030      	b.n	8002484 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	9300      	str	r3, [sp, #0]
 800242a:	0013      	movs	r3, r2
 800242c:	2200      	movs	r2, #0
 800242e:	2180      	movs	r1, #128	; 0x80
 8002430:	f000 fae4 	bl	80029fc <UART_WaitOnFlagUntilTimeout>
 8002434:	1e03      	subs	r3, r0, #0
 8002436:	d004      	beq.n	8002442 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2220      	movs	r2, #32
 800243c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e03c      	b.n	80024bc <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8002442:	69fb      	ldr	r3, [r7, #28]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10b      	bne.n	8002460 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	881a      	ldrh	r2, [r3, #0]
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	05d2      	lsls	r2, r2, #23
 8002452:	0dd2      	lsrs	r2, r2, #23
 8002454:	b292      	uxth	r2, r2
 8002456:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	3302      	adds	r3, #2
 800245c:	61bb      	str	r3, [r7, #24]
 800245e:	e008      	b.n	8002472 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	781a      	ldrb	r2, [r3, #0]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	b292      	uxth	r2, r2
 800246a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800246c:	69fb      	ldr	r3, [r7, #28]
 800246e:	3301      	adds	r3, #1
 8002470:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2252      	movs	r2, #82	; 0x52
 8002476:	5a9b      	ldrh	r3, [r3, r2]
 8002478:	b29b      	uxth	r3, r3
 800247a:	3b01      	subs	r3, #1
 800247c:	b299      	uxth	r1, r3
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2252      	movs	r2, #82	; 0x52
 8002482:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2252      	movs	r2, #82	; 0x52
 8002488:	5a9b      	ldrh	r3, [r3, r2]
 800248a:	b29b      	uxth	r3, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	d1c8      	bne.n	8002422 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	9300      	str	r3, [sp, #0]
 8002498:	0013      	movs	r3, r2
 800249a:	2200      	movs	r2, #0
 800249c:	2140      	movs	r1, #64	; 0x40
 800249e:	f000 faad 	bl	80029fc <UART_WaitOnFlagUntilTimeout>
 80024a2:	1e03      	subs	r3, r0, #0
 80024a4:	d004      	beq.n	80024b0 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2220      	movs	r2, #32
 80024aa:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80024ac:	2303      	movs	r3, #3
 80024ae:	e005      	b.n	80024bc <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2220      	movs	r2, #32
 80024b4:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80024b6:	2300      	movs	r3, #0
 80024b8:	e000      	b.n	80024bc <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 80024ba:	2302      	movs	r3, #2
  }
}
 80024bc:	0018      	movs	r0, r3
 80024be:	46bd      	mov	sp, r7
 80024c0:	b008      	add	sp, #32
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b088      	sub	sp, #32
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80024cc:	231e      	movs	r3, #30
 80024ce:	18fb      	adds	r3, r7, r3
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	691b      	ldr	r3, [r3, #16]
 80024dc:	431a      	orrs	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	695b      	ldr	r3, [r3, #20]
 80024e2:	431a      	orrs	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	69db      	ldr	r3, [r3, #28]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a8d      	ldr	r2, [pc, #564]	; (8002728 <UART_SetConfig+0x264>)
 80024f4:	4013      	ands	r3, r2
 80024f6:	0019      	movs	r1, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	697a      	ldr	r2, [r7, #20]
 80024fe:	430a      	orrs	r2, r1
 8002500:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	4a88      	ldr	r2, [pc, #544]	; (800272c <UART_SetConfig+0x268>)
 800250a:	4013      	ands	r3, r2
 800250c:	0019      	movs	r1, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	699b      	ldr	r3, [r3, #24]
 800251e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	4313      	orrs	r3, r2
 8002528:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	4a7f      	ldr	r2, [pc, #508]	; (8002730 <UART_SetConfig+0x26c>)
 8002532:	4013      	ands	r3, r2
 8002534:	0019      	movs	r1, r3
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	430a      	orrs	r2, r1
 800253e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a7b      	ldr	r2, [pc, #492]	; (8002734 <UART_SetConfig+0x270>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d127      	bne.n	800259a <UART_SetConfig+0xd6>
 800254a:	4b7b      	ldr	r3, [pc, #492]	; (8002738 <UART_SetConfig+0x274>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	2203      	movs	r2, #3
 8002550:	4013      	ands	r3, r2
 8002552:	2b03      	cmp	r3, #3
 8002554:	d00d      	beq.n	8002572 <UART_SetConfig+0xae>
 8002556:	d81b      	bhi.n	8002590 <UART_SetConfig+0xcc>
 8002558:	2b02      	cmp	r3, #2
 800255a:	d014      	beq.n	8002586 <UART_SetConfig+0xc2>
 800255c:	d818      	bhi.n	8002590 <UART_SetConfig+0xcc>
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <UART_SetConfig+0xa4>
 8002562:	2b01      	cmp	r3, #1
 8002564:	d00a      	beq.n	800257c <UART_SetConfig+0xb8>
 8002566:	e013      	b.n	8002590 <UART_SetConfig+0xcc>
 8002568:	231f      	movs	r3, #31
 800256a:	18fb      	adds	r3, r7, r3
 800256c:	2200      	movs	r2, #0
 800256e:	701a      	strb	r2, [r3, #0]
 8002570:	e021      	b.n	80025b6 <UART_SetConfig+0xf2>
 8002572:	231f      	movs	r3, #31
 8002574:	18fb      	adds	r3, r7, r3
 8002576:	2202      	movs	r2, #2
 8002578:	701a      	strb	r2, [r3, #0]
 800257a:	e01c      	b.n	80025b6 <UART_SetConfig+0xf2>
 800257c:	231f      	movs	r3, #31
 800257e:	18fb      	adds	r3, r7, r3
 8002580:	2204      	movs	r2, #4
 8002582:	701a      	strb	r2, [r3, #0]
 8002584:	e017      	b.n	80025b6 <UART_SetConfig+0xf2>
 8002586:	231f      	movs	r3, #31
 8002588:	18fb      	adds	r3, r7, r3
 800258a:	2208      	movs	r2, #8
 800258c:	701a      	strb	r2, [r3, #0]
 800258e:	e012      	b.n	80025b6 <UART_SetConfig+0xf2>
 8002590:	231f      	movs	r3, #31
 8002592:	18fb      	adds	r3, r7, r3
 8002594:	2210      	movs	r2, #16
 8002596:	701a      	strb	r2, [r3, #0]
 8002598:	e00d      	b.n	80025b6 <UART_SetConfig+0xf2>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a67      	ldr	r2, [pc, #412]	; (800273c <UART_SetConfig+0x278>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d104      	bne.n	80025ae <UART_SetConfig+0xea>
 80025a4:	231f      	movs	r3, #31
 80025a6:	18fb      	adds	r3, r7, r3
 80025a8:	2200      	movs	r2, #0
 80025aa:	701a      	strb	r2, [r3, #0]
 80025ac:	e003      	b.n	80025b6 <UART_SetConfig+0xf2>
 80025ae:	231f      	movs	r3, #31
 80025b0:	18fb      	adds	r3, r7, r3
 80025b2:	2210      	movs	r2, #16
 80025b4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	69da      	ldr	r2, [r3, #28]
 80025ba:	2380      	movs	r3, #128	; 0x80
 80025bc:	021b      	lsls	r3, r3, #8
 80025be:	429a      	cmp	r2, r3
 80025c0:	d15c      	bne.n	800267c <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80025c2:	231f      	movs	r3, #31
 80025c4:	18fb      	adds	r3, r7, r3
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d015      	beq.n	80025f8 <UART_SetConfig+0x134>
 80025cc:	dc18      	bgt.n	8002600 <UART_SetConfig+0x13c>
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	d00d      	beq.n	80025ee <UART_SetConfig+0x12a>
 80025d2:	dc15      	bgt.n	8002600 <UART_SetConfig+0x13c>
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d002      	beq.n	80025de <UART_SetConfig+0x11a>
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d005      	beq.n	80025e8 <UART_SetConfig+0x124>
 80025dc:	e010      	b.n	8002600 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80025de:	f7fe ffc9 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 80025e2:	0003      	movs	r3, r0
 80025e4:	61bb      	str	r3, [r7, #24]
        break;
 80025e6:	e012      	b.n	800260e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80025e8:	4b55      	ldr	r3, [pc, #340]	; (8002740 <UART_SetConfig+0x27c>)
 80025ea:	61bb      	str	r3, [r7, #24]
        break;
 80025ec:	e00f      	b.n	800260e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025ee:	f7fe ff61 	bl	80014b4 <HAL_RCC_GetSysClockFreq>
 80025f2:	0003      	movs	r3, r0
 80025f4:	61bb      	str	r3, [r7, #24]
        break;
 80025f6:	e00a      	b.n	800260e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025f8:	2380      	movs	r3, #128	; 0x80
 80025fa:	021b      	lsls	r3, r3, #8
 80025fc:	61bb      	str	r3, [r7, #24]
        break;
 80025fe:	e006      	b.n	800260e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002600:	2300      	movs	r3, #0
 8002602:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002604:	231e      	movs	r3, #30
 8002606:	18fb      	adds	r3, r7, r3
 8002608:	2201      	movs	r2, #1
 800260a:	701a      	strb	r2, [r3, #0]
        break;
 800260c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800260e:	69bb      	ldr	r3, [r7, #24]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d100      	bne.n	8002616 <UART_SetConfig+0x152>
 8002614:	e07a      	b.n	800270c <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	005a      	lsls	r2, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	085b      	lsrs	r3, r3, #1
 8002620:	18d2      	adds	r2, r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	0019      	movs	r1, r3
 8002628:	0010      	movs	r0, r2
 800262a:	f7fd fd7f 	bl	800012c <__udivsi3>
 800262e:	0003      	movs	r3, r0
 8002630:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	2b0f      	cmp	r3, #15
 8002636:	d91c      	bls.n	8002672 <UART_SetConfig+0x1ae>
 8002638:	693a      	ldr	r2, [r7, #16]
 800263a:	2380      	movs	r3, #128	; 0x80
 800263c:	025b      	lsls	r3, r3, #9
 800263e:	429a      	cmp	r2, r3
 8002640:	d217      	bcs.n	8002672 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	b29a      	uxth	r2, r3
 8002646:	200e      	movs	r0, #14
 8002648:	183b      	adds	r3, r7, r0
 800264a:	210f      	movs	r1, #15
 800264c:	438a      	bics	r2, r1
 800264e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	085b      	lsrs	r3, r3, #1
 8002654:	b29b      	uxth	r3, r3
 8002656:	2207      	movs	r2, #7
 8002658:	4013      	ands	r3, r2
 800265a:	b299      	uxth	r1, r3
 800265c:	183b      	adds	r3, r7, r0
 800265e:	183a      	adds	r2, r7, r0
 8002660:	8812      	ldrh	r2, [r2, #0]
 8002662:	430a      	orrs	r2, r1
 8002664:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	183a      	adds	r2, r7, r0
 800266c:	8812      	ldrh	r2, [r2, #0]
 800266e:	60da      	str	r2, [r3, #12]
 8002670:	e04c      	b.n	800270c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002672:	231e      	movs	r3, #30
 8002674:	18fb      	adds	r3, r7, r3
 8002676:	2201      	movs	r2, #1
 8002678:	701a      	strb	r2, [r3, #0]
 800267a:	e047      	b.n	800270c <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 800267c:	231f      	movs	r3, #31
 800267e:	18fb      	adds	r3, r7, r3
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	2b08      	cmp	r3, #8
 8002684:	d015      	beq.n	80026b2 <UART_SetConfig+0x1ee>
 8002686:	dc18      	bgt.n	80026ba <UART_SetConfig+0x1f6>
 8002688:	2b04      	cmp	r3, #4
 800268a:	d00d      	beq.n	80026a8 <UART_SetConfig+0x1e4>
 800268c:	dc15      	bgt.n	80026ba <UART_SetConfig+0x1f6>
 800268e:	2b00      	cmp	r3, #0
 8002690:	d002      	beq.n	8002698 <UART_SetConfig+0x1d4>
 8002692:	2b02      	cmp	r3, #2
 8002694:	d005      	beq.n	80026a2 <UART_SetConfig+0x1de>
 8002696:	e010      	b.n	80026ba <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002698:	f7fe ff6c 	bl	8001574 <HAL_RCC_GetPCLK1Freq>
 800269c:	0003      	movs	r3, r0
 800269e:	61bb      	str	r3, [r7, #24]
        break;
 80026a0:	e012      	b.n	80026c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026a2:	4b27      	ldr	r3, [pc, #156]	; (8002740 <UART_SetConfig+0x27c>)
 80026a4:	61bb      	str	r3, [r7, #24]
        break;
 80026a6:	e00f      	b.n	80026c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026a8:	f7fe ff04 	bl	80014b4 <HAL_RCC_GetSysClockFreq>
 80026ac:	0003      	movs	r3, r0
 80026ae:	61bb      	str	r3, [r7, #24]
        break;
 80026b0:	e00a      	b.n	80026c8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026b2:	2380      	movs	r3, #128	; 0x80
 80026b4:	021b      	lsls	r3, r3, #8
 80026b6:	61bb      	str	r3, [r7, #24]
        break;
 80026b8:	e006      	b.n	80026c8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80026ba:	2300      	movs	r3, #0
 80026bc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80026be:	231e      	movs	r3, #30
 80026c0:	18fb      	adds	r3, r7, r3
 80026c2:	2201      	movs	r2, #1
 80026c4:	701a      	strb	r2, [r3, #0]
        break;
 80026c6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d01e      	beq.n	800270c <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	085a      	lsrs	r2, r3, #1
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	18d2      	adds	r2, r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	0019      	movs	r1, r3
 80026de:	0010      	movs	r0, r2
 80026e0:	f7fd fd24 	bl	800012c <__udivsi3>
 80026e4:	0003      	movs	r3, r0
 80026e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	2b0f      	cmp	r3, #15
 80026ec:	d90a      	bls.n	8002704 <UART_SetConfig+0x240>
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	2380      	movs	r3, #128	; 0x80
 80026f2:	025b      	lsls	r3, r3, #9
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d205      	bcs.n	8002704 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	60da      	str	r2, [r3, #12]
 8002702:	e003      	b.n	800270c <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002704:	231e      	movs	r3, #30
 8002706:	18fb      	adds	r3, r7, r3
 8002708:	2201      	movs	r2, #1
 800270a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002718:	231e      	movs	r3, #30
 800271a:	18fb      	adds	r3, r7, r3
 800271c:	781b      	ldrb	r3, [r3, #0]
}
 800271e:	0018      	movs	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	b008      	add	sp, #32
 8002724:	bd80      	pop	{r7, pc}
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	ffff69f3 	.word	0xffff69f3
 800272c:	ffffcfff 	.word	0xffffcfff
 8002730:	fffff4ff 	.word	0xfffff4ff
 8002734:	40013800 	.word	0x40013800
 8002738:	40021000 	.word	0x40021000
 800273c:	40004400 	.word	0x40004400
 8002740:	007a1200 	.word	0x007a1200

08002744 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002750:	2208      	movs	r2, #8
 8002752:	4013      	ands	r3, r2
 8002754:	d00b      	beq.n	800276e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	4a4a      	ldr	r2, [pc, #296]	; (8002888 <UART_AdvFeatureConfig+0x144>)
 800275e:	4013      	ands	r3, r2
 8002760:	0019      	movs	r1, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002772:	2201      	movs	r2, #1
 8002774:	4013      	ands	r3, r2
 8002776:	d00b      	beq.n	8002790 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4a43      	ldr	r2, [pc, #268]	; (800288c <UART_AdvFeatureConfig+0x148>)
 8002780:	4013      	ands	r3, r2
 8002782:	0019      	movs	r1, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	430a      	orrs	r2, r1
 800278e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002794:	2202      	movs	r2, #2
 8002796:	4013      	ands	r3, r2
 8002798:	d00b      	beq.n	80027b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	4a3b      	ldr	r2, [pc, #236]	; (8002890 <UART_AdvFeatureConfig+0x14c>)
 80027a2:	4013      	ands	r3, r2
 80027a4:	0019      	movs	r1, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	430a      	orrs	r2, r1
 80027b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b6:	2204      	movs	r2, #4
 80027b8:	4013      	ands	r3, r2
 80027ba:	d00b      	beq.n	80027d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	4a34      	ldr	r2, [pc, #208]	; (8002894 <UART_AdvFeatureConfig+0x150>)
 80027c4:	4013      	ands	r3, r2
 80027c6:	0019      	movs	r1, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	430a      	orrs	r2, r1
 80027d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d8:	2210      	movs	r2, #16
 80027da:	4013      	ands	r3, r2
 80027dc:	d00b      	beq.n	80027f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	4a2c      	ldr	r2, [pc, #176]	; (8002898 <UART_AdvFeatureConfig+0x154>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	0019      	movs	r1, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	430a      	orrs	r2, r1
 80027f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fa:	2220      	movs	r2, #32
 80027fc:	4013      	ands	r3, r2
 80027fe:	d00b      	beq.n	8002818 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	4a25      	ldr	r2, [pc, #148]	; (800289c <UART_AdvFeatureConfig+0x158>)
 8002808:	4013      	ands	r3, r2
 800280a:	0019      	movs	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	430a      	orrs	r2, r1
 8002816:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800281c:	2240      	movs	r2, #64	; 0x40
 800281e:	4013      	ands	r3, r2
 8002820:	d01d      	beq.n	800285e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	4a1d      	ldr	r2, [pc, #116]	; (80028a0 <UART_AdvFeatureConfig+0x15c>)
 800282a:	4013      	ands	r3, r2
 800282c:	0019      	movs	r1, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800283e:	2380      	movs	r3, #128	; 0x80
 8002840:	035b      	lsls	r3, r3, #13
 8002842:	429a      	cmp	r2, r3
 8002844:	d10b      	bne.n	800285e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	4a15      	ldr	r2, [pc, #84]	; (80028a4 <UART_AdvFeatureConfig+0x160>)
 800284e:	4013      	ands	r3, r2
 8002850:	0019      	movs	r1, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002862:	2280      	movs	r2, #128	; 0x80
 8002864:	4013      	ands	r3, r2
 8002866:	d00b      	beq.n	8002880 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	4a0e      	ldr	r2, [pc, #56]	; (80028a8 <UART_AdvFeatureConfig+0x164>)
 8002870:	4013      	ands	r3, r2
 8002872:	0019      	movs	r1, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	430a      	orrs	r2, r1
 800287e:	605a      	str	r2, [r3, #4]
  }
}
 8002880:	46c0      	nop			; (mov r8, r8)
 8002882:	46bd      	mov	sp, r7
 8002884:	b002      	add	sp, #8
 8002886:	bd80      	pop	{r7, pc}
 8002888:	ffff7fff 	.word	0xffff7fff
 800288c:	fffdffff 	.word	0xfffdffff
 8002890:	fffeffff 	.word	0xfffeffff
 8002894:	fffbffff 	.word	0xfffbffff
 8002898:	ffffefff 	.word	0xffffefff
 800289c:	ffffdfff 	.word	0xffffdfff
 80028a0:	ffefffff 	.word	0xffefffff
 80028a4:	ff9fffff 	.word	0xff9fffff
 80028a8:	fff7ffff 	.word	0xfff7ffff

080028ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b092      	sub	sp, #72	; 0x48
 80028b0:	af02      	add	r7, sp, #8
 80028b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2284      	movs	r2, #132	; 0x84
 80028b8:	2100      	movs	r1, #0
 80028ba:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80028bc:	f7fd ffa2 	bl	8000804 <HAL_GetTick>
 80028c0:	0003      	movs	r3, r0
 80028c2:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2208      	movs	r2, #8
 80028cc:	4013      	ands	r3, r2
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d12c      	bne.n	800292c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80028d4:	2280      	movs	r2, #128	; 0x80
 80028d6:	0391      	lsls	r1, r2, #14
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	4a46      	ldr	r2, [pc, #280]	; (80029f4 <UART_CheckIdleState+0x148>)
 80028dc:	9200      	str	r2, [sp, #0]
 80028de:	2200      	movs	r2, #0
 80028e0:	f000 f88c 	bl	80029fc <UART_WaitOnFlagUntilTimeout>
 80028e4:	1e03      	subs	r3, r0, #0
 80028e6:	d021      	beq.n	800292c <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028e8:	f3ef 8310 	mrs	r3, PRIMASK
 80028ec:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80028f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80028f2:	2301      	movs	r3, #1
 80028f4:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f8:	f383 8810 	msr	PRIMASK, r3
}
 80028fc:	46c0      	nop			; (mov r8, r8)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2180      	movs	r1, #128	; 0x80
 800290a:	438a      	bics	r2, r1
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002910:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002914:	f383 8810 	msr	PRIMASK, r3
}
 8002918:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2220      	movs	r2, #32
 800291e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2278      	movs	r2, #120	; 0x78
 8002924:	2100      	movs	r1, #0
 8002926:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e05f      	b.n	80029ec <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	2204      	movs	r2, #4
 8002934:	4013      	ands	r3, r2
 8002936:	2b04      	cmp	r3, #4
 8002938:	d146      	bne.n	80029c8 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800293a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800293c:	2280      	movs	r2, #128	; 0x80
 800293e:	03d1      	lsls	r1, r2, #15
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	4a2c      	ldr	r2, [pc, #176]	; (80029f4 <UART_CheckIdleState+0x148>)
 8002944:	9200      	str	r2, [sp, #0]
 8002946:	2200      	movs	r2, #0
 8002948:	f000 f858 	bl	80029fc <UART_WaitOnFlagUntilTimeout>
 800294c:	1e03      	subs	r3, r0, #0
 800294e:	d03b      	beq.n	80029c8 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002950:	f3ef 8310 	mrs	r3, PRIMASK
 8002954:	60fb      	str	r3, [r7, #12]
  return(result);
 8002956:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002958:	637b      	str	r3, [r7, #52]	; 0x34
 800295a:	2301      	movs	r3, #1
 800295c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	f383 8810 	msr	PRIMASK, r3
}
 8002964:	46c0      	nop			; (mov r8, r8)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4921      	ldr	r1, [pc, #132]	; (80029f8 <UART_CheckIdleState+0x14c>)
 8002972:	400a      	ands	r2, r1
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002978:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	f383 8810 	msr	PRIMASK, r3
}
 8002980:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002982:	f3ef 8310 	mrs	r3, PRIMASK
 8002986:	61bb      	str	r3, [r7, #24]
  return(result);
 8002988:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800298a:	633b      	str	r3, [r7, #48]	; 0x30
 800298c:	2301      	movs	r3, #1
 800298e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	f383 8810 	msr	PRIMASK, r3
}
 8002996:	46c0      	nop			; (mov r8, r8)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	689a      	ldr	r2, [r3, #8]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2101      	movs	r1, #1
 80029a4:	438a      	bics	r2, r1
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029aa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ac:	6a3b      	ldr	r3, [r7, #32]
 80029ae:	f383 8810 	msr	PRIMASK, r3
}
 80029b2:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2280      	movs	r2, #128	; 0x80
 80029b8:	2120      	movs	r1, #32
 80029ba:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2278      	movs	r2, #120	; 0x78
 80029c0:	2100      	movs	r1, #0
 80029c2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e011      	b.n	80029ec <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2220      	movs	r2, #32
 80029cc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2280      	movs	r2, #128	; 0x80
 80029d2:	2120      	movs	r1, #32
 80029d4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2278      	movs	r2, #120	; 0x78
 80029e6:	2100      	movs	r1, #0
 80029e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	0018      	movs	r0, r3
 80029ee:	46bd      	mov	sp, r7
 80029f0:	b010      	add	sp, #64	; 0x40
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	01ffffff 	.word	0x01ffffff
 80029f8:	fffffedf 	.word	0xfffffedf

080029fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	603b      	str	r3, [r7, #0]
 8002a08:	1dfb      	adds	r3, r7, #7
 8002a0a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a0c:	e051      	b.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	3301      	adds	r3, #1
 8002a12:	d04e      	beq.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a14:	f7fd fef6 	bl	8000804 <HAL_GetTick>
 8002a18:	0002      	movs	r2, r0
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d302      	bcc.n	8002a2a <UART_WaitOnFlagUntilTimeout+0x2e>
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e051      	b.n	8002ad2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2204      	movs	r2, #4
 8002a36:	4013      	ands	r3, r2
 8002a38:	d03b      	beq.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	2b80      	cmp	r3, #128	; 0x80
 8002a3e:	d038      	beq.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	2b40      	cmp	r3, #64	; 0x40
 8002a44:	d035      	beq.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	69db      	ldr	r3, [r3, #28]
 8002a4c:	2208      	movs	r2, #8
 8002a4e:	4013      	ands	r3, r2
 8002a50:	2b08      	cmp	r3, #8
 8002a52:	d111      	bne.n	8002a78 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2208      	movs	r2, #8
 8002a5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f000 f83c 	bl	8002adc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2284      	movs	r2, #132	; 0x84
 8002a68:	2108      	movs	r1, #8
 8002a6a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	2278      	movs	r2, #120	; 0x78
 8002a70:	2100      	movs	r1, #0
 8002a72:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e02c      	b.n	8002ad2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	69da      	ldr	r2, [r3, #28]
 8002a7e:	2380      	movs	r3, #128	; 0x80
 8002a80:	011b      	lsls	r3, r3, #4
 8002a82:	401a      	ands	r2, r3
 8002a84:	2380      	movs	r3, #128	; 0x80
 8002a86:	011b      	lsls	r3, r3, #4
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d112      	bne.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2280      	movs	r2, #128	; 0x80
 8002a92:	0112      	lsls	r2, r2, #4
 8002a94:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f000 f81f 	bl	8002adc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2284      	movs	r2, #132	; 0x84
 8002aa2:	2120      	movs	r1, #32
 8002aa4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2278      	movs	r2, #120	; 0x78
 8002aaa:	2100      	movs	r1, #0
 8002aac:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e00f      	b.n	8002ad2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	69db      	ldr	r3, [r3, #28]
 8002ab8:	68ba      	ldr	r2, [r7, #8]
 8002aba:	4013      	ands	r3, r2
 8002abc:	68ba      	ldr	r2, [r7, #8]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	425a      	negs	r2, r3
 8002ac2:	4153      	adcs	r3, r2
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	001a      	movs	r2, r3
 8002ac8:	1dfb      	adds	r3, r7, #7
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d09e      	beq.n	8002a0e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	b004      	add	sp, #16
 8002ad8:	bd80      	pop	{r7, pc}
	...

08002adc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b08e      	sub	sp, #56	; 0x38
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ae4:	f3ef 8310 	mrs	r3, PRIMASK
 8002ae8:	617b      	str	r3, [r7, #20]
  return(result);
 8002aea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002aec:	637b      	str	r3, [r7, #52]	; 0x34
 8002aee:	2301      	movs	r3, #1
 8002af0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	f383 8810 	msr	PRIMASK, r3
}
 8002af8:	46c0      	nop			; (mov r8, r8)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4926      	ldr	r1, [pc, #152]	; (8002ba0 <UART_EndRxTransfer+0xc4>)
 8002b06:	400a      	ands	r2, r1
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b0c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	f383 8810 	msr	PRIMASK, r3
}
 8002b14:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b16:	f3ef 8310 	mrs	r3, PRIMASK
 8002b1a:	623b      	str	r3, [r7, #32]
  return(result);
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b1e:	633b      	str	r3, [r7, #48]	; 0x30
 8002b20:	2301      	movs	r3, #1
 8002b22:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b26:	f383 8810 	msr	PRIMASK, r3
}
 8002b2a:	46c0      	nop			; (mov r8, r8)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2101      	movs	r1, #1
 8002b38:	438a      	bics	r2, r1
 8002b3a:	609a      	str	r2, [r3, #8]
 8002b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b3e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b42:	f383 8810 	msr	PRIMASK, r3
}
 8002b46:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d118      	bne.n	8002b82 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b50:	f3ef 8310 	mrs	r3, PRIMASK
 8002b54:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b56:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f383 8810 	msr	PRIMASK, r3
}
 8002b64:	46c0      	nop			; (mov r8, r8)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2110      	movs	r1, #16
 8002b72:	438a      	bics	r2, r1
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	f383 8810 	msr	PRIMASK, r3
}
 8002b80:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2280      	movs	r2, #128	; 0x80
 8002b86:	2120      	movs	r1, #32
 8002b88:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002b96:	46c0      	nop			; (mov r8, r8)
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b00e      	add	sp, #56	; 0x38
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	46c0      	nop			; (mov r8, r8)
 8002ba0:	fffffedf 	.word	0xfffffedf

08002ba4 <__errno>:
 8002ba4:	4b01      	ldr	r3, [pc, #4]	; (8002bac <__errno+0x8>)
 8002ba6:	6818      	ldr	r0, [r3, #0]
 8002ba8:	4770      	bx	lr
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	2000000c 	.word	0x2000000c

08002bb0 <__libc_init_array>:
 8002bb0:	b570      	push	{r4, r5, r6, lr}
 8002bb2:	2600      	movs	r6, #0
 8002bb4:	4d0c      	ldr	r5, [pc, #48]	; (8002be8 <__libc_init_array+0x38>)
 8002bb6:	4c0d      	ldr	r4, [pc, #52]	; (8002bec <__libc_init_array+0x3c>)
 8002bb8:	1b64      	subs	r4, r4, r5
 8002bba:	10a4      	asrs	r4, r4, #2
 8002bbc:	42a6      	cmp	r6, r4
 8002bbe:	d109      	bne.n	8002bd4 <__libc_init_array+0x24>
 8002bc0:	2600      	movs	r6, #0
 8002bc2:	f000 fc8b 	bl	80034dc <_init>
 8002bc6:	4d0a      	ldr	r5, [pc, #40]	; (8002bf0 <__libc_init_array+0x40>)
 8002bc8:	4c0a      	ldr	r4, [pc, #40]	; (8002bf4 <__libc_init_array+0x44>)
 8002bca:	1b64      	subs	r4, r4, r5
 8002bcc:	10a4      	asrs	r4, r4, #2
 8002bce:	42a6      	cmp	r6, r4
 8002bd0:	d105      	bne.n	8002bde <__libc_init_array+0x2e>
 8002bd2:	bd70      	pop	{r4, r5, r6, pc}
 8002bd4:	00b3      	lsls	r3, r6, #2
 8002bd6:	58eb      	ldr	r3, [r5, r3]
 8002bd8:	4798      	blx	r3
 8002bda:	3601      	adds	r6, #1
 8002bdc:	e7ee      	b.n	8002bbc <__libc_init_array+0xc>
 8002bde:	00b3      	lsls	r3, r6, #2
 8002be0:	58eb      	ldr	r3, [r5, r3]
 8002be2:	4798      	blx	r3
 8002be4:	3601      	adds	r6, #1
 8002be6:	e7f2      	b.n	8002bce <__libc_init_array+0x1e>
 8002be8:	0800357c 	.word	0x0800357c
 8002bec:	0800357c 	.word	0x0800357c
 8002bf0:	0800357c 	.word	0x0800357c
 8002bf4:	08003580 	.word	0x08003580

08002bf8 <memset>:
 8002bf8:	0003      	movs	r3, r0
 8002bfa:	1882      	adds	r2, r0, r2
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d100      	bne.n	8002c02 <memset+0xa>
 8002c00:	4770      	bx	lr
 8002c02:	7019      	strb	r1, [r3, #0]
 8002c04:	3301      	adds	r3, #1
 8002c06:	e7f9      	b.n	8002bfc <memset+0x4>

08002c08 <siprintf>:
 8002c08:	b40e      	push	{r1, r2, r3}
 8002c0a:	b500      	push	{lr}
 8002c0c:	490b      	ldr	r1, [pc, #44]	; (8002c3c <siprintf+0x34>)
 8002c0e:	b09c      	sub	sp, #112	; 0x70
 8002c10:	ab1d      	add	r3, sp, #116	; 0x74
 8002c12:	9002      	str	r0, [sp, #8]
 8002c14:	9006      	str	r0, [sp, #24]
 8002c16:	9107      	str	r1, [sp, #28]
 8002c18:	9104      	str	r1, [sp, #16]
 8002c1a:	4809      	ldr	r0, [pc, #36]	; (8002c40 <siprintf+0x38>)
 8002c1c:	4909      	ldr	r1, [pc, #36]	; (8002c44 <siprintf+0x3c>)
 8002c1e:	cb04      	ldmia	r3!, {r2}
 8002c20:	9105      	str	r1, [sp, #20]
 8002c22:	6800      	ldr	r0, [r0, #0]
 8002c24:	a902      	add	r1, sp, #8
 8002c26:	9301      	str	r3, [sp, #4]
 8002c28:	f000 f870 	bl	8002d0c <_svfiprintf_r>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	9a02      	ldr	r2, [sp, #8]
 8002c30:	7013      	strb	r3, [r2, #0]
 8002c32:	b01c      	add	sp, #112	; 0x70
 8002c34:	bc08      	pop	{r3}
 8002c36:	b003      	add	sp, #12
 8002c38:	4718      	bx	r3
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	7fffffff 	.word	0x7fffffff
 8002c40:	2000000c 	.word	0x2000000c
 8002c44:	ffff0208 	.word	0xffff0208

08002c48 <__ssputs_r>:
 8002c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c4a:	688e      	ldr	r6, [r1, #8]
 8002c4c:	b085      	sub	sp, #20
 8002c4e:	0007      	movs	r7, r0
 8002c50:	000c      	movs	r4, r1
 8002c52:	9203      	str	r2, [sp, #12]
 8002c54:	9301      	str	r3, [sp, #4]
 8002c56:	429e      	cmp	r6, r3
 8002c58:	d83c      	bhi.n	8002cd4 <__ssputs_r+0x8c>
 8002c5a:	2390      	movs	r3, #144	; 0x90
 8002c5c:	898a      	ldrh	r2, [r1, #12]
 8002c5e:	00db      	lsls	r3, r3, #3
 8002c60:	421a      	tst	r2, r3
 8002c62:	d034      	beq.n	8002cce <__ssputs_r+0x86>
 8002c64:	6909      	ldr	r1, [r1, #16]
 8002c66:	6823      	ldr	r3, [r4, #0]
 8002c68:	6960      	ldr	r0, [r4, #20]
 8002c6a:	1a5b      	subs	r3, r3, r1
 8002c6c:	9302      	str	r3, [sp, #8]
 8002c6e:	2303      	movs	r3, #3
 8002c70:	4343      	muls	r3, r0
 8002c72:	0fdd      	lsrs	r5, r3, #31
 8002c74:	18ed      	adds	r5, r5, r3
 8002c76:	9b01      	ldr	r3, [sp, #4]
 8002c78:	9802      	ldr	r0, [sp, #8]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	181b      	adds	r3, r3, r0
 8002c7e:	106d      	asrs	r5, r5, #1
 8002c80:	42ab      	cmp	r3, r5
 8002c82:	d900      	bls.n	8002c86 <__ssputs_r+0x3e>
 8002c84:	001d      	movs	r5, r3
 8002c86:	0553      	lsls	r3, r2, #21
 8002c88:	d532      	bpl.n	8002cf0 <__ssputs_r+0xa8>
 8002c8a:	0029      	movs	r1, r5
 8002c8c:	0038      	movs	r0, r7
 8002c8e:	f000 fb53 	bl	8003338 <_malloc_r>
 8002c92:	1e06      	subs	r6, r0, #0
 8002c94:	d109      	bne.n	8002caa <__ssputs_r+0x62>
 8002c96:	230c      	movs	r3, #12
 8002c98:	603b      	str	r3, [r7, #0]
 8002c9a:	2340      	movs	r3, #64	; 0x40
 8002c9c:	2001      	movs	r0, #1
 8002c9e:	89a2      	ldrh	r2, [r4, #12]
 8002ca0:	4240      	negs	r0, r0
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	81a3      	strh	r3, [r4, #12]
 8002ca6:	b005      	add	sp, #20
 8002ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002caa:	9a02      	ldr	r2, [sp, #8]
 8002cac:	6921      	ldr	r1, [r4, #16]
 8002cae:	f000 faba 	bl	8003226 <memcpy>
 8002cb2:	89a3      	ldrh	r3, [r4, #12]
 8002cb4:	4a14      	ldr	r2, [pc, #80]	; (8002d08 <__ssputs_r+0xc0>)
 8002cb6:	401a      	ands	r2, r3
 8002cb8:	2380      	movs	r3, #128	; 0x80
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	81a3      	strh	r3, [r4, #12]
 8002cbe:	9b02      	ldr	r3, [sp, #8]
 8002cc0:	6126      	str	r6, [r4, #16]
 8002cc2:	18f6      	adds	r6, r6, r3
 8002cc4:	6026      	str	r6, [r4, #0]
 8002cc6:	6165      	str	r5, [r4, #20]
 8002cc8:	9e01      	ldr	r6, [sp, #4]
 8002cca:	1aed      	subs	r5, r5, r3
 8002ccc:	60a5      	str	r5, [r4, #8]
 8002cce:	9b01      	ldr	r3, [sp, #4]
 8002cd0:	429e      	cmp	r6, r3
 8002cd2:	d900      	bls.n	8002cd6 <__ssputs_r+0x8e>
 8002cd4:	9e01      	ldr	r6, [sp, #4]
 8002cd6:	0032      	movs	r2, r6
 8002cd8:	9903      	ldr	r1, [sp, #12]
 8002cda:	6820      	ldr	r0, [r4, #0]
 8002cdc:	f000 faac 	bl	8003238 <memmove>
 8002ce0:	68a3      	ldr	r3, [r4, #8]
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	1b9b      	subs	r3, r3, r6
 8002ce6:	60a3      	str	r3, [r4, #8]
 8002ce8:	6823      	ldr	r3, [r4, #0]
 8002cea:	199e      	adds	r6, r3, r6
 8002cec:	6026      	str	r6, [r4, #0]
 8002cee:	e7da      	b.n	8002ca6 <__ssputs_r+0x5e>
 8002cf0:	002a      	movs	r2, r5
 8002cf2:	0038      	movs	r0, r7
 8002cf4:	f000 fb96 	bl	8003424 <_realloc_r>
 8002cf8:	1e06      	subs	r6, r0, #0
 8002cfa:	d1e0      	bne.n	8002cbe <__ssputs_r+0x76>
 8002cfc:	0038      	movs	r0, r7
 8002cfe:	6921      	ldr	r1, [r4, #16]
 8002d00:	f000 faae 	bl	8003260 <_free_r>
 8002d04:	e7c7      	b.n	8002c96 <__ssputs_r+0x4e>
 8002d06:	46c0      	nop			; (mov r8, r8)
 8002d08:	fffffb7f 	.word	0xfffffb7f

08002d0c <_svfiprintf_r>:
 8002d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d0e:	b0a1      	sub	sp, #132	; 0x84
 8002d10:	9003      	str	r0, [sp, #12]
 8002d12:	001d      	movs	r5, r3
 8002d14:	898b      	ldrh	r3, [r1, #12]
 8002d16:	000f      	movs	r7, r1
 8002d18:	0016      	movs	r6, r2
 8002d1a:	061b      	lsls	r3, r3, #24
 8002d1c:	d511      	bpl.n	8002d42 <_svfiprintf_r+0x36>
 8002d1e:	690b      	ldr	r3, [r1, #16]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d10e      	bne.n	8002d42 <_svfiprintf_r+0x36>
 8002d24:	2140      	movs	r1, #64	; 0x40
 8002d26:	f000 fb07 	bl	8003338 <_malloc_r>
 8002d2a:	6038      	str	r0, [r7, #0]
 8002d2c:	6138      	str	r0, [r7, #16]
 8002d2e:	2800      	cmp	r0, #0
 8002d30:	d105      	bne.n	8002d3e <_svfiprintf_r+0x32>
 8002d32:	230c      	movs	r3, #12
 8002d34:	9a03      	ldr	r2, [sp, #12]
 8002d36:	3801      	subs	r0, #1
 8002d38:	6013      	str	r3, [r2, #0]
 8002d3a:	b021      	add	sp, #132	; 0x84
 8002d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d3e:	2340      	movs	r3, #64	; 0x40
 8002d40:	617b      	str	r3, [r7, #20]
 8002d42:	2300      	movs	r3, #0
 8002d44:	ac08      	add	r4, sp, #32
 8002d46:	6163      	str	r3, [r4, #20]
 8002d48:	3320      	adds	r3, #32
 8002d4a:	7663      	strb	r3, [r4, #25]
 8002d4c:	3310      	adds	r3, #16
 8002d4e:	76a3      	strb	r3, [r4, #26]
 8002d50:	9507      	str	r5, [sp, #28]
 8002d52:	0035      	movs	r5, r6
 8002d54:	782b      	ldrb	r3, [r5, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <_svfiprintf_r+0x52>
 8002d5a:	2b25      	cmp	r3, #37	; 0x25
 8002d5c:	d147      	bne.n	8002dee <_svfiprintf_r+0xe2>
 8002d5e:	1bab      	subs	r3, r5, r6
 8002d60:	9305      	str	r3, [sp, #20]
 8002d62:	42b5      	cmp	r5, r6
 8002d64:	d00c      	beq.n	8002d80 <_svfiprintf_r+0x74>
 8002d66:	0032      	movs	r2, r6
 8002d68:	0039      	movs	r1, r7
 8002d6a:	9803      	ldr	r0, [sp, #12]
 8002d6c:	f7ff ff6c 	bl	8002c48 <__ssputs_r>
 8002d70:	1c43      	adds	r3, r0, #1
 8002d72:	d100      	bne.n	8002d76 <_svfiprintf_r+0x6a>
 8002d74:	e0ae      	b.n	8002ed4 <_svfiprintf_r+0x1c8>
 8002d76:	6962      	ldr	r2, [r4, #20]
 8002d78:	9b05      	ldr	r3, [sp, #20]
 8002d7a:	4694      	mov	ip, r2
 8002d7c:	4463      	add	r3, ip
 8002d7e:	6163      	str	r3, [r4, #20]
 8002d80:	782b      	ldrb	r3, [r5, #0]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d100      	bne.n	8002d88 <_svfiprintf_r+0x7c>
 8002d86:	e0a5      	b.n	8002ed4 <_svfiprintf_r+0x1c8>
 8002d88:	2201      	movs	r2, #1
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	4252      	negs	r2, r2
 8002d8e:	6062      	str	r2, [r4, #4]
 8002d90:	a904      	add	r1, sp, #16
 8002d92:	3254      	adds	r2, #84	; 0x54
 8002d94:	1852      	adds	r2, r2, r1
 8002d96:	1c6e      	adds	r6, r5, #1
 8002d98:	6023      	str	r3, [r4, #0]
 8002d9a:	60e3      	str	r3, [r4, #12]
 8002d9c:	60a3      	str	r3, [r4, #8]
 8002d9e:	7013      	strb	r3, [r2, #0]
 8002da0:	65a3      	str	r3, [r4, #88]	; 0x58
 8002da2:	2205      	movs	r2, #5
 8002da4:	7831      	ldrb	r1, [r6, #0]
 8002da6:	4854      	ldr	r0, [pc, #336]	; (8002ef8 <_svfiprintf_r+0x1ec>)
 8002da8:	f000 fa32 	bl	8003210 <memchr>
 8002dac:	1c75      	adds	r5, r6, #1
 8002dae:	2800      	cmp	r0, #0
 8002db0:	d11f      	bne.n	8002df2 <_svfiprintf_r+0xe6>
 8002db2:	6822      	ldr	r2, [r4, #0]
 8002db4:	06d3      	lsls	r3, r2, #27
 8002db6:	d504      	bpl.n	8002dc2 <_svfiprintf_r+0xb6>
 8002db8:	2353      	movs	r3, #83	; 0x53
 8002dba:	a904      	add	r1, sp, #16
 8002dbc:	185b      	adds	r3, r3, r1
 8002dbe:	2120      	movs	r1, #32
 8002dc0:	7019      	strb	r1, [r3, #0]
 8002dc2:	0713      	lsls	r3, r2, #28
 8002dc4:	d504      	bpl.n	8002dd0 <_svfiprintf_r+0xc4>
 8002dc6:	2353      	movs	r3, #83	; 0x53
 8002dc8:	a904      	add	r1, sp, #16
 8002dca:	185b      	adds	r3, r3, r1
 8002dcc:	212b      	movs	r1, #43	; 0x2b
 8002dce:	7019      	strb	r1, [r3, #0]
 8002dd0:	7833      	ldrb	r3, [r6, #0]
 8002dd2:	2b2a      	cmp	r3, #42	; 0x2a
 8002dd4:	d016      	beq.n	8002e04 <_svfiprintf_r+0xf8>
 8002dd6:	0035      	movs	r5, r6
 8002dd8:	2100      	movs	r1, #0
 8002dda:	200a      	movs	r0, #10
 8002ddc:	68e3      	ldr	r3, [r4, #12]
 8002dde:	782a      	ldrb	r2, [r5, #0]
 8002de0:	1c6e      	adds	r6, r5, #1
 8002de2:	3a30      	subs	r2, #48	; 0x30
 8002de4:	2a09      	cmp	r2, #9
 8002de6:	d94e      	bls.n	8002e86 <_svfiprintf_r+0x17a>
 8002de8:	2900      	cmp	r1, #0
 8002dea:	d111      	bne.n	8002e10 <_svfiprintf_r+0x104>
 8002dec:	e017      	b.n	8002e1e <_svfiprintf_r+0x112>
 8002dee:	3501      	adds	r5, #1
 8002df0:	e7b0      	b.n	8002d54 <_svfiprintf_r+0x48>
 8002df2:	4b41      	ldr	r3, [pc, #260]	; (8002ef8 <_svfiprintf_r+0x1ec>)
 8002df4:	6822      	ldr	r2, [r4, #0]
 8002df6:	1ac0      	subs	r0, r0, r3
 8002df8:	2301      	movs	r3, #1
 8002dfa:	4083      	lsls	r3, r0
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	002e      	movs	r6, r5
 8002e00:	6023      	str	r3, [r4, #0]
 8002e02:	e7ce      	b.n	8002da2 <_svfiprintf_r+0x96>
 8002e04:	9b07      	ldr	r3, [sp, #28]
 8002e06:	1d19      	adds	r1, r3, #4
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	9107      	str	r1, [sp, #28]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	db01      	blt.n	8002e14 <_svfiprintf_r+0x108>
 8002e10:	930b      	str	r3, [sp, #44]	; 0x2c
 8002e12:	e004      	b.n	8002e1e <_svfiprintf_r+0x112>
 8002e14:	425b      	negs	r3, r3
 8002e16:	60e3      	str	r3, [r4, #12]
 8002e18:	2302      	movs	r3, #2
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	6023      	str	r3, [r4, #0]
 8002e1e:	782b      	ldrb	r3, [r5, #0]
 8002e20:	2b2e      	cmp	r3, #46	; 0x2e
 8002e22:	d10a      	bne.n	8002e3a <_svfiprintf_r+0x12e>
 8002e24:	786b      	ldrb	r3, [r5, #1]
 8002e26:	2b2a      	cmp	r3, #42	; 0x2a
 8002e28:	d135      	bne.n	8002e96 <_svfiprintf_r+0x18a>
 8002e2a:	9b07      	ldr	r3, [sp, #28]
 8002e2c:	3502      	adds	r5, #2
 8002e2e:	1d1a      	adds	r2, r3, #4
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	9207      	str	r2, [sp, #28]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	db2b      	blt.n	8002e90 <_svfiprintf_r+0x184>
 8002e38:	9309      	str	r3, [sp, #36]	; 0x24
 8002e3a:	4e30      	ldr	r6, [pc, #192]	; (8002efc <_svfiprintf_r+0x1f0>)
 8002e3c:	2203      	movs	r2, #3
 8002e3e:	0030      	movs	r0, r6
 8002e40:	7829      	ldrb	r1, [r5, #0]
 8002e42:	f000 f9e5 	bl	8003210 <memchr>
 8002e46:	2800      	cmp	r0, #0
 8002e48:	d006      	beq.n	8002e58 <_svfiprintf_r+0x14c>
 8002e4a:	2340      	movs	r3, #64	; 0x40
 8002e4c:	1b80      	subs	r0, r0, r6
 8002e4e:	4083      	lsls	r3, r0
 8002e50:	6822      	ldr	r2, [r4, #0]
 8002e52:	3501      	adds	r5, #1
 8002e54:	4313      	orrs	r3, r2
 8002e56:	6023      	str	r3, [r4, #0]
 8002e58:	7829      	ldrb	r1, [r5, #0]
 8002e5a:	2206      	movs	r2, #6
 8002e5c:	4828      	ldr	r0, [pc, #160]	; (8002f00 <_svfiprintf_r+0x1f4>)
 8002e5e:	1c6e      	adds	r6, r5, #1
 8002e60:	7621      	strb	r1, [r4, #24]
 8002e62:	f000 f9d5 	bl	8003210 <memchr>
 8002e66:	2800      	cmp	r0, #0
 8002e68:	d03c      	beq.n	8002ee4 <_svfiprintf_r+0x1d8>
 8002e6a:	4b26      	ldr	r3, [pc, #152]	; (8002f04 <_svfiprintf_r+0x1f8>)
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d125      	bne.n	8002ebc <_svfiprintf_r+0x1b0>
 8002e70:	2207      	movs	r2, #7
 8002e72:	9b07      	ldr	r3, [sp, #28]
 8002e74:	3307      	adds	r3, #7
 8002e76:	4393      	bics	r3, r2
 8002e78:	3308      	adds	r3, #8
 8002e7a:	9307      	str	r3, [sp, #28]
 8002e7c:	6963      	ldr	r3, [r4, #20]
 8002e7e:	9a04      	ldr	r2, [sp, #16]
 8002e80:	189b      	adds	r3, r3, r2
 8002e82:	6163      	str	r3, [r4, #20]
 8002e84:	e765      	b.n	8002d52 <_svfiprintf_r+0x46>
 8002e86:	4343      	muls	r3, r0
 8002e88:	0035      	movs	r5, r6
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	189b      	adds	r3, r3, r2
 8002e8e:	e7a6      	b.n	8002dde <_svfiprintf_r+0xd2>
 8002e90:	2301      	movs	r3, #1
 8002e92:	425b      	negs	r3, r3
 8002e94:	e7d0      	b.n	8002e38 <_svfiprintf_r+0x12c>
 8002e96:	2300      	movs	r3, #0
 8002e98:	200a      	movs	r0, #10
 8002e9a:	001a      	movs	r2, r3
 8002e9c:	3501      	adds	r5, #1
 8002e9e:	6063      	str	r3, [r4, #4]
 8002ea0:	7829      	ldrb	r1, [r5, #0]
 8002ea2:	1c6e      	adds	r6, r5, #1
 8002ea4:	3930      	subs	r1, #48	; 0x30
 8002ea6:	2909      	cmp	r1, #9
 8002ea8:	d903      	bls.n	8002eb2 <_svfiprintf_r+0x1a6>
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d0c5      	beq.n	8002e3a <_svfiprintf_r+0x12e>
 8002eae:	9209      	str	r2, [sp, #36]	; 0x24
 8002eb0:	e7c3      	b.n	8002e3a <_svfiprintf_r+0x12e>
 8002eb2:	4342      	muls	r2, r0
 8002eb4:	0035      	movs	r5, r6
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	1852      	adds	r2, r2, r1
 8002eba:	e7f1      	b.n	8002ea0 <_svfiprintf_r+0x194>
 8002ebc:	ab07      	add	r3, sp, #28
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	003a      	movs	r2, r7
 8002ec2:	0021      	movs	r1, r4
 8002ec4:	4b10      	ldr	r3, [pc, #64]	; (8002f08 <_svfiprintf_r+0x1fc>)
 8002ec6:	9803      	ldr	r0, [sp, #12]
 8002ec8:	e000      	b.n	8002ecc <_svfiprintf_r+0x1c0>
 8002eca:	bf00      	nop
 8002ecc:	9004      	str	r0, [sp, #16]
 8002ece:	9b04      	ldr	r3, [sp, #16]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	d1d3      	bne.n	8002e7c <_svfiprintf_r+0x170>
 8002ed4:	89bb      	ldrh	r3, [r7, #12]
 8002ed6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8002ed8:	065b      	lsls	r3, r3, #25
 8002eda:	d400      	bmi.n	8002ede <_svfiprintf_r+0x1d2>
 8002edc:	e72d      	b.n	8002d3a <_svfiprintf_r+0x2e>
 8002ede:	2001      	movs	r0, #1
 8002ee0:	4240      	negs	r0, r0
 8002ee2:	e72a      	b.n	8002d3a <_svfiprintf_r+0x2e>
 8002ee4:	ab07      	add	r3, sp, #28
 8002ee6:	9300      	str	r3, [sp, #0]
 8002ee8:	003a      	movs	r2, r7
 8002eea:	0021      	movs	r1, r4
 8002eec:	4b06      	ldr	r3, [pc, #24]	; (8002f08 <_svfiprintf_r+0x1fc>)
 8002eee:	9803      	ldr	r0, [sp, #12]
 8002ef0:	f000 f87c 	bl	8002fec <_printf_i>
 8002ef4:	e7ea      	b.n	8002ecc <_svfiprintf_r+0x1c0>
 8002ef6:	46c0      	nop			; (mov r8, r8)
 8002ef8:	08003548 	.word	0x08003548
 8002efc:	0800354e 	.word	0x0800354e
 8002f00:	08003552 	.word	0x08003552
 8002f04:	00000000 	.word	0x00000000
 8002f08:	08002c49 	.word	0x08002c49

08002f0c <_printf_common>:
 8002f0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f0e:	0015      	movs	r5, r2
 8002f10:	9301      	str	r3, [sp, #4]
 8002f12:	688a      	ldr	r2, [r1, #8]
 8002f14:	690b      	ldr	r3, [r1, #16]
 8002f16:	000c      	movs	r4, r1
 8002f18:	9000      	str	r0, [sp, #0]
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	da00      	bge.n	8002f20 <_printf_common+0x14>
 8002f1e:	0013      	movs	r3, r2
 8002f20:	0022      	movs	r2, r4
 8002f22:	602b      	str	r3, [r5, #0]
 8002f24:	3243      	adds	r2, #67	; 0x43
 8002f26:	7812      	ldrb	r2, [r2, #0]
 8002f28:	2a00      	cmp	r2, #0
 8002f2a:	d001      	beq.n	8002f30 <_printf_common+0x24>
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	602b      	str	r3, [r5, #0]
 8002f30:	6823      	ldr	r3, [r4, #0]
 8002f32:	069b      	lsls	r3, r3, #26
 8002f34:	d502      	bpl.n	8002f3c <_printf_common+0x30>
 8002f36:	682b      	ldr	r3, [r5, #0]
 8002f38:	3302      	adds	r3, #2
 8002f3a:	602b      	str	r3, [r5, #0]
 8002f3c:	6822      	ldr	r2, [r4, #0]
 8002f3e:	2306      	movs	r3, #6
 8002f40:	0017      	movs	r7, r2
 8002f42:	401f      	ands	r7, r3
 8002f44:	421a      	tst	r2, r3
 8002f46:	d027      	beq.n	8002f98 <_printf_common+0x8c>
 8002f48:	0023      	movs	r3, r4
 8002f4a:	3343      	adds	r3, #67	; 0x43
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	1e5a      	subs	r2, r3, #1
 8002f50:	4193      	sbcs	r3, r2
 8002f52:	6822      	ldr	r2, [r4, #0]
 8002f54:	0692      	lsls	r2, r2, #26
 8002f56:	d430      	bmi.n	8002fba <_printf_common+0xae>
 8002f58:	0022      	movs	r2, r4
 8002f5a:	9901      	ldr	r1, [sp, #4]
 8002f5c:	9800      	ldr	r0, [sp, #0]
 8002f5e:	9e08      	ldr	r6, [sp, #32]
 8002f60:	3243      	adds	r2, #67	; 0x43
 8002f62:	47b0      	blx	r6
 8002f64:	1c43      	adds	r3, r0, #1
 8002f66:	d025      	beq.n	8002fb4 <_printf_common+0xa8>
 8002f68:	2306      	movs	r3, #6
 8002f6a:	6820      	ldr	r0, [r4, #0]
 8002f6c:	682a      	ldr	r2, [r5, #0]
 8002f6e:	68e1      	ldr	r1, [r4, #12]
 8002f70:	2500      	movs	r5, #0
 8002f72:	4003      	ands	r3, r0
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d103      	bne.n	8002f80 <_printf_common+0x74>
 8002f78:	1a8d      	subs	r5, r1, r2
 8002f7a:	43eb      	mvns	r3, r5
 8002f7c:	17db      	asrs	r3, r3, #31
 8002f7e:	401d      	ands	r5, r3
 8002f80:	68a3      	ldr	r3, [r4, #8]
 8002f82:	6922      	ldr	r2, [r4, #16]
 8002f84:	4293      	cmp	r3, r2
 8002f86:	dd01      	ble.n	8002f8c <_printf_common+0x80>
 8002f88:	1a9b      	subs	r3, r3, r2
 8002f8a:	18ed      	adds	r5, r5, r3
 8002f8c:	2700      	movs	r7, #0
 8002f8e:	42bd      	cmp	r5, r7
 8002f90:	d120      	bne.n	8002fd4 <_printf_common+0xc8>
 8002f92:	2000      	movs	r0, #0
 8002f94:	e010      	b.n	8002fb8 <_printf_common+0xac>
 8002f96:	3701      	adds	r7, #1
 8002f98:	68e3      	ldr	r3, [r4, #12]
 8002f9a:	682a      	ldr	r2, [r5, #0]
 8002f9c:	1a9b      	subs	r3, r3, r2
 8002f9e:	42bb      	cmp	r3, r7
 8002fa0:	ddd2      	ble.n	8002f48 <_printf_common+0x3c>
 8002fa2:	0022      	movs	r2, r4
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	9901      	ldr	r1, [sp, #4]
 8002fa8:	9800      	ldr	r0, [sp, #0]
 8002faa:	9e08      	ldr	r6, [sp, #32]
 8002fac:	3219      	adds	r2, #25
 8002fae:	47b0      	blx	r6
 8002fb0:	1c43      	adds	r3, r0, #1
 8002fb2:	d1f0      	bne.n	8002f96 <_printf_common+0x8a>
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	4240      	negs	r0, r0
 8002fb8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002fba:	2030      	movs	r0, #48	; 0x30
 8002fbc:	18e1      	adds	r1, r4, r3
 8002fbe:	3143      	adds	r1, #67	; 0x43
 8002fc0:	7008      	strb	r0, [r1, #0]
 8002fc2:	0021      	movs	r1, r4
 8002fc4:	1c5a      	adds	r2, r3, #1
 8002fc6:	3145      	adds	r1, #69	; 0x45
 8002fc8:	7809      	ldrb	r1, [r1, #0]
 8002fca:	18a2      	adds	r2, r4, r2
 8002fcc:	3243      	adds	r2, #67	; 0x43
 8002fce:	3302      	adds	r3, #2
 8002fd0:	7011      	strb	r1, [r2, #0]
 8002fd2:	e7c1      	b.n	8002f58 <_printf_common+0x4c>
 8002fd4:	0022      	movs	r2, r4
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	9901      	ldr	r1, [sp, #4]
 8002fda:	9800      	ldr	r0, [sp, #0]
 8002fdc:	9e08      	ldr	r6, [sp, #32]
 8002fde:	321a      	adds	r2, #26
 8002fe0:	47b0      	blx	r6
 8002fe2:	1c43      	adds	r3, r0, #1
 8002fe4:	d0e6      	beq.n	8002fb4 <_printf_common+0xa8>
 8002fe6:	3701      	adds	r7, #1
 8002fe8:	e7d1      	b.n	8002f8e <_printf_common+0x82>
	...

08002fec <_printf_i>:
 8002fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fee:	b08b      	sub	sp, #44	; 0x2c
 8002ff0:	9206      	str	r2, [sp, #24]
 8002ff2:	000a      	movs	r2, r1
 8002ff4:	3243      	adds	r2, #67	; 0x43
 8002ff6:	9307      	str	r3, [sp, #28]
 8002ff8:	9005      	str	r0, [sp, #20]
 8002ffa:	9204      	str	r2, [sp, #16]
 8002ffc:	7e0a      	ldrb	r2, [r1, #24]
 8002ffe:	000c      	movs	r4, r1
 8003000:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003002:	2a78      	cmp	r2, #120	; 0x78
 8003004:	d807      	bhi.n	8003016 <_printf_i+0x2a>
 8003006:	2a62      	cmp	r2, #98	; 0x62
 8003008:	d809      	bhi.n	800301e <_printf_i+0x32>
 800300a:	2a00      	cmp	r2, #0
 800300c:	d100      	bne.n	8003010 <_printf_i+0x24>
 800300e:	e0c1      	b.n	8003194 <_printf_i+0x1a8>
 8003010:	2a58      	cmp	r2, #88	; 0x58
 8003012:	d100      	bne.n	8003016 <_printf_i+0x2a>
 8003014:	e08c      	b.n	8003130 <_printf_i+0x144>
 8003016:	0026      	movs	r6, r4
 8003018:	3642      	adds	r6, #66	; 0x42
 800301a:	7032      	strb	r2, [r6, #0]
 800301c:	e022      	b.n	8003064 <_printf_i+0x78>
 800301e:	0010      	movs	r0, r2
 8003020:	3863      	subs	r0, #99	; 0x63
 8003022:	2815      	cmp	r0, #21
 8003024:	d8f7      	bhi.n	8003016 <_printf_i+0x2a>
 8003026:	f7fd f877 	bl	8000118 <__gnu_thumb1_case_shi>
 800302a:	0016      	.short	0x0016
 800302c:	fff6001f 	.word	0xfff6001f
 8003030:	fff6fff6 	.word	0xfff6fff6
 8003034:	001ffff6 	.word	0x001ffff6
 8003038:	fff6fff6 	.word	0xfff6fff6
 800303c:	fff6fff6 	.word	0xfff6fff6
 8003040:	003600a8 	.word	0x003600a8
 8003044:	fff6009a 	.word	0xfff6009a
 8003048:	00b9fff6 	.word	0x00b9fff6
 800304c:	0036fff6 	.word	0x0036fff6
 8003050:	fff6fff6 	.word	0xfff6fff6
 8003054:	009e      	.short	0x009e
 8003056:	0026      	movs	r6, r4
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	3642      	adds	r6, #66	; 0x42
 800305c:	1d11      	adds	r1, r2, #4
 800305e:	6019      	str	r1, [r3, #0]
 8003060:	6813      	ldr	r3, [r2, #0]
 8003062:	7033      	strb	r3, [r6, #0]
 8003064:	2301      	movs	r3, #1
 8003066:	e0a7      	b.n	80031b8 <_printf_i+0x1cc>
 8003068:	6808      	ldr	r0, [r1, #0]
 800306a:	6819      	ldr	r1, [r3, #0]
 800306c:	1d0a      	adds	r2, r1, #4
 800306e:	0605      	lsls	r5, r0, #24
 8003070:	d50b      	bpl.n	800308a <_printf_i+0x9e>
 8003072:	680d      	ldr	r5, [r1, #0]
 8003074:	601a      	str	r2, [r3, #0]
 8003076:	2d00      	cmp	r5, #0
 8003078:	da03      	bge.n	8003082 <_printf_i+0x96>
 800307a:	232d      	movs	r3, #45	; 0x2d
 800307c:	9a04      	ldr	r2, [sp, #16]
 800307e:	426d      	negs	r5, r5
 8003080:	7013      	strb	r3, [r2, #0]
 8003082:	4b61      	ldr	r3, [pc, #388]	; (8003208 <_printf_i+0x21c>)
 8003084:	270a      	movs	r7, #10
 8003086:	9303      	str	r3, [sp, #12]
 8003088:	e01b      	b.n	80030c2 <_printf_i+0xd6>
 800308a:	680d      	ldr	r5, [r1, #0]
 800308c:	601a      	str	r2, [r3, #0]
 800308e:	0641      	lsls	r1, r0, #25
 8003090:	d5f1      	bpl.n	8003076 <_printf_i+0x8a>
 8003092:	b22d      	sxth	r5, r5
 8003094:	e7ef      	b.n	8003076 <_printf_i+0x8a>
 8003096:	680d      	ldr	r5, [r1, #0]
 8003098:	6819      	ldr	r1, [r3, #0]
 800309a:	1d08      	adds	r0, r1, #4
 800309c:	6018      	str	r0, [r3, #0]
 800309e:	062e      	lsls	r6, r5, #24
 80030a0:	d501      	bpl.n	80030a6 <_printf_i+0xba>
 80030a2:	680d      	ldr	r5, [r1, #0]
 80030a4:	e003      	b.n	80030ae <_printf_i+0xc2>
 80030a6:	066d      	lsls	r5, r5, #25
 80030a8:	d5fb      	bpl.n	80030a2 <_printf_i+0xb6>
 80030aa:	680d      	ldr	r5, [r1, #0]
 80030ac:	b2ad      	uxth	r5, r5
 80030ae:	4b56      	ldr	r3, [pc, #344]	; (8003208 <_printf_i+0x21c>)
 80030b0:	2708      	movs	r7, #8
 80030b2:	9303      	str	r3, [sp, #12]
 80030b4:	2a6f      	cmp	r2, #111	; 0x6f
 80030b6:	d000      	beq.n	80030ba <_printf_i+0xce>
 80030b8:	3702      	adds	r7, #2
 80030ba:	0023      	movs	r3, r4
 80030bc:	2200      	movs	r2, #0
 80030be:	3343      	adds	r3, #67	; 0x43
 80030c0:	701a      	strb	r2, [r3, #0]
 80030c2:	6863      	ldr	r3, [r4, #4]
 80030c4:	60a3      	str	r3, [r4, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	db03      	blt.n	80030d2 <_printf_i+0xe6>
 80030ca:	2204      	movs	r2, #4
 80030cc:	6821      	ldr	r1, [r4, #0]
 80030ce:	4391      	bics	r1, r2
 80030d0:	6021      	str	r1, [r4, #0]
 80030d2:	2d00      	cmp	r5, #0
 80030d4:	d102      	bne.n	80030dc <_printf_i+0xf0>
 80030d6:	9e04      	ldr	r6, [sp, #16]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00c      	beq.n	80030f6 <_printf_i+0x10a>
 80030dc:	9e04      	ldr	r6, [sp, #16]
 80030de:	0028      	movs	r0, r5
 80030e0:	0039      	movs	r1, r7
 80030e2:	f7fd f8a9 	bl	8000238 <__aeabi_uidivmod>
 80030e6:	9b03      	ldr	r3, [sp, #12]
 80030e8:	3e01      	subs	r6, #1
 80030ea:	5c5b      	ldrb	r3, [r3, r1]
 80030ec:	7033      	strb	r3, [r6, #0]
 80030ee:	002b      	movs	r3, r5
 80030f0:	0005      	movs	r5, r0
 80030f2:	429f      	cmp	r7, r3
 80030f4:	d9f3      	bls.n	80030de <_printf_i+0xf2>
 80030f6:	2f08      	cmp	r7, #8
 80030f8:	d109      	bne.n	800310e <_printf_i+0x122>
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	07db      	lsls	r3, r3, #31
 80030fe:	d506      	bpl.n	800310e <_printf_i+0x122>
 8003100:	6863      	ldr	r3, [r4, #4]
 8003102:	6922      	ldr	r2, [r4, #16]
 8003104:	4293      	cmp	r3, r2
 8003106:	dc02      	bgt.n	800310e <_printf_i+0x122>
 8003108:	2330      	movs	r3, #48	; 0x30
 800310a:	3e01      	subs	r6, #1
 800310c:	7033      	strb	r3, [r6, #0]
 800310e:	9b04      	ldr	r3, [sp, #16]
 8003110:	1b9b      	subs	r3, r3, r6
 8003112:	6123      	str	r3, [r4, #16]
 8003114:	9b07      	ldr	r3, [sp, #28]
 8003116:	0021      	movs	r1, r4
 8003118:	9300      	str	r3, [sp, #0]
 800311a:	9805      	ldr	r0, [sp, #20]
 800311c:	9b06      	ldr	r3, [sp, #24]
 800311e:	aa09      	add	r2, sp, #36	; 0x24
 8003120:	f7ff fef4 	bl	8002f0c <_printf_common>
 8003124:	1c43      	adds	r3, r0, #1
 8003126:	d14c      	bne.n	80031c2 <_printf_i+0x1d6>
 8003128:	2001      	movs	r0, #1
 800312a:	4240      	negs	r0, r0
 800312c:	b00b      	add	sp, #44	; 0x2c
 800312e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003130:	3145      	adds	r1, #69	; 0x45
 8003132:	700a      	strb	r2, [r1, #0]
 8003134:	4a34      	ldr	r2, [pc, #208]	; (8003208 <_printf_i+0x21c>)
 8003136:	9203      	str	r2, [sp, #12]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	6821      	ldr	r1, [r4, #0]
 800313c:	ca20      	ldmia	r2!, {r5}
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	0608      	lsls	r0, r1, #24
 8003142:	d516      	bpl.n	8003172 <_printf_i+0x186>
 8003144:	07cb      	lsls	r3, r1, #31
 8003146:	d502      	bpl.n	800314e <_printf_i+0x162>
 8003148:	2320      	movs	r3, #32
 800314a:	4319      	orrs	r1, r3
 800314c:	6021      	str	r1, [r4, #0]
 800314e:	2710      	movs	r7, #16
 8003150:	2d00      	cmp	r5, #0
 8003152:	d1b2      	bne.n	80030ba <_printf_i+0xce>
 8003154:	2320      	movs	r3, #32
 8003156:	6822      	ldr	r2, [r4, #0]
 8003158:	439a      	bics	r2, r3
 800315a:	6022      	str	r2, [r4, #0]
 800315c:	e7ad      	b.n	80030ba <_printf_i+0xce>
 800315e:	2220      	movs	r2, #32
 8003160:	6809      	ldr	r1, [r1, #0]
 8003162:	430a      	orrs	r2, r1
 8003164:	6022      	str	r2, [r4, #0]
 8003166:	0022      	movs	r2, r4
 8003168:	2178      	movs	r1, #120	; 0x78
 800316a:	3245      	adds	r2, #69	; 0x45
 800316c:	7011      	strb	r1, [r2, #0]
 800316e:	4a27      	ldr	r2, [pc, #156]	; (800320c <_printf_i+0x220>)
 8003170:	e7e1      	b.n	8003136 <_printf_i+0x14a>
 8003172:	0648      	lsls	r0, r1, #25
 8003174:	d5e6      	bpl.n	8003144 <_printf_i+0x158>
 8003176:	b2ad      	uxth	r5, r5
 8003178:	e7e4      	b.n	8003144 <_printf_i+0x158>
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	680d      	ldr	r5, [r1, #0]
 800317e:	1d10      	adds	r0, r2, #4
 8003180:	6949      	ldr	r1, [r1, #20]
 8003182:	6018      	str	r0, [r3, #0]
 8003184:	6813      	ldr	r3, [r2, #0]
 8003186:	062e      	lsls	r6, r5, #24
 8003188:	d501      	bpl.n	800318e <_printf_i+0x1a2>
 800318a:	6019      	str	r1, [r3, #0]
 800318c:	e002      	b.n	8003194 <_printf_i+0x1a8>
 800318e:	066d      	lsls	r5, r5, #25
 8003190:	d5fb      	bpl.n	800318a <_printf_i+0x19e>
 8003192:	8019      	strh	r1, [r3, #0]
 8003194:	2300      	movs	r3, #0
 8003196:	9e04      	ldr	r6, [sp, #16]
 8003198:	6123      	str	r3, [r4, #16]
 800319a:	e7bb      	b.n	8003114 <_printf_i+0x128>
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	1d11      	adds	r1, r2, #4
 80031a0:	6019      	str	r1, [r3, #0]
 80031a2:	6816      	ldr	r6, [r2, #0]
 80031a4:	2100      	movs	r1, #0
 80031a6:	0030      	movs	r0, r6
 80031a8:	6862      	ldr	r2, [r4, #4]
 80031aa:	f000 f831 	bl	8003210 <memchr>
 80031ae:	2800      	cmp	r0, #0
 80031b0:	d001      	beq.n	80031b6 <_printf_i+0x1ca>
 80031b2:	1b80      	subs	r0, r0, r6
 80031b4:	6060      	str	r0, [r4, #4]
 80031b6:	6863      	ldr	r3, [r4, #4]
 80031b8:	6123      	str	r3, [r4, #16]
 80031ba:	2300      	movs	r3, #0
 80031bc:	9a04      	ldr	r2, [sp, #16]
 80031be:	7013      	strb	r3, [r2, #0]
 80031c0:	e7a8      	b.n	8003114 <_printf_i+0x128>
 80031c2:	6923      	ldr	r3, [r4, #16]
 80031c4:	0032      	movs	r2, r6
 80031c6:	9906      	ldr	r1, [sp, #24]
 80031c8:	9805      	ldr	r0, [sp, #20]
 80031ca:	9d07      	ldr	r5, [sp, #28]
 80031cc:	47a8      	blx	r5
 80031ce:	1c43      	adds	r3, r0, #1
 80031d0:	d0aa      	beq.n	8003128 <_printf_i+0x13c>
 80031d2:	6823      	ldr	r3, [r4, #0]
 80031d4:	079b      	lsls	r3, r3, #30
 80031d6:	d415      	bmi.n	8003204 <_printf_i+0x218>
 80031d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031da:	68e0      	ldr	r0, [r4, #12]
 80031dc:	4298      	cmp	r0, r3
 80031de:	daa5      	bge.n	800312c <_printf_i+0x140>
 80031e0:	0018      	movs	r0, r3
 80031e2:	e7a3      	b.n	800312c <_printf_i+0x140>
 80031e4:	0022      	movs	r2, r4
 80031e6:	2301      	movs	r3, #1
 80031e8:	9906      	ldr	r1, [sp, #24]
 80031ea:	9805      	ldr	r0, [sp, #20]
 80031ec:	9e07      	ldr	r6, [sp, #28]
 80031ee:	3219      	adds	r2, #25
 80031f0:	47b0      	blx	r6
 80031f2:	1c43      	adds	r3, r0, #1
 80031f4:	d098      	beq.n	8003128 <_printf_i+0x13c>
 80031f6:	3501      	adds	r5, #1
 80031f8:	68e3      	ldr	r3, [r4, #12]
 80031fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031fc:	1a9b      	subs	r3, r3, r2
 80031fe:	42ab      	cmp	r3, r5
 8003200:	dcf0      	bgt.n	80031e4 <_printf_i+0x1f8>
 8003202:	e7e9      	b.n	80031d8 <_printf_i+0x1ec>
 8003204:	2500      	movs	r5, #0
 8003206:	e7f7      	b.n	80031f8 <_printf_i+0x20c>
 8003208:	08003559 	.word	0x08003559
 800320c:	0800356a 	.word	0x0800356a

08003210 <memchr>:
 8003210:	b2c9      	uxtb	r1, r1
 8003212:	1882      	adds	r2, r0, r2
 8003214:	4290      	cmp	r0, r2
 8003216:	d101      	bne.n	800321c <memchr+0xc>
 8003218:	2000      	movs	r0, #0
 800321a:	4770      	bx	lr
 800321c:	7803      	ldrb	r3, [r0, #0]
 800321e:	428b      	cmp	r3, r1
 8003220:	d0fb      	beq.n	800321a <memchr+0xa>
 8003222:	3001      	adds	r0, #1
 8003224:	e7f6      	b.n	8003214 <memchr+0x4>

08003226 <memcpy>:
 8003226:	2300      	movs	r3, #0
 8003228:	b510      	push	{r4, lr}
 800322a:	429a      	cmp	r2, r3
 800322c:	d100      	bne.n	8003230 <memcpy+0xa>
 800322e:	bd10      	pop	{r4, pc}
 8003230:	5ccc      	ldrb	r4, [r1, r3]
 8003232:	54c4      	strb	r4, [r0, r3]
 8003234:	3301      	adds	r3, #1
 8003236:	e7f8      	b.n	800322a <memcpy+0x4>

08003238 <memmove>:
 8003238:	b510      	push	{r4, lr}
 800323a:	4288      	cmp	r0, r1
 800323c:	d902      	bls.n	8003244 <memmove+0xc>
 800323e:	188b      	adds	r3, r1, r2
 8003240:	4298      	cmp	r0, r3
 8003242:	d303      	bcc.n	800324c <memmove+0x14>
 8003244:	2300      	movs	r3, #0
 8003246:	e007      	b.n	8003258 <memmove+0x20>
 8003248:	5c8b      	ldrb	r3, [r1, r2]
 800324a:	5483      	strb	r3, [r0, r2]
 800324c:	3a01      	subs	r2, #1
 800324e:	d2fb      	bcs.n	8003248 <memmove+0x10>
 8003250:	bd10      	pop	{r4, pc}
 8003252:	5ccc      	ldrb	r4, [r1, r3]
 8003254:	54c4      	strb	r4, [r0, r3]
 8003256:	3301      	adds	r3, #1
 8003258:	429a      	cmp	r2, r3
 800325a:	d1fa      	bne.n	8003252 <memmove+0x1a>
 800325c:	e7f8      	b.n	8003250 <memmove+0x18>
	...

08003260 <_free_r>:
 8003260:	b570      	push	{r4, r5, r6, lr}
 8003262:	0005      	movs	r5, r0
 8003264:	2900      	cmp	r1, #0
 8003266:	d010      	beq.n	800328a <_free_r+0x2a>
 8003268:	1f0c      	subs	r4, r1, #4
 800326a:	6823      	ldr	r3, [r4, #0]
 800326c:	2b00      	cmp	r3, #0
 800326e:	da00      	bge.n	8003272 <_free_r+0x12>
 8003270:	18e4      	adds	r4, r4, r3
 8003272:	0028      	movs	r0, r5
 8003274:	f000 f918 	bl	80034a8 <__malloc_lock>
 8003278:	4a1d      	ldr	r2, [pc, #116]	; (80032f0 <_free_r+0x90>)
 800327a:	6813      	ldr	r3, [r2, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d105      	bne.n	800328c <_free_r+0x2c>
 8003280:	6063      	str	r3, [r4, #4]
 8003282:	6014      	str	r4, [r2, #0]
 8003284:	0028      	movs	r0, r5
 8003286:	f000 f917 	bl	80034b8 <__malloc_unlock>
 800328a:	bd70      	pop	{r4, r5, r6, pc}
 800328c:	42a3      	cmp	r3, r4
 800328e:	d908      	bls.n	80032a2 <_free_r+0x42>
 8003290:	6821      	ldr	r1, [r4, #0]
 8003292:	1860      	adds	r0, r4, r1
 8003294:	4283      	cmp	r3, r0
 8003296:	d1f3      	bne.n	8003280 <_free_r+0x20>
 8003298:	6818      	ldr	r0, [r3, #0]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	1841      	adds	r1, r0, r1
 800329e:	6021      	str	r1, [r4, #0]
 80032a0:	e7ee      	b.n	8003280 <_free_r+0x20>
 80032a2:	001a      	movs	r2, r3
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <_free_r+0x4e>
 80032aa:	42a3      	cmp	r3, r4
 80032ac:	d9f9      	bls.n	80032a2 <_free_r+0x42>
 80032ae:	6811      	ldr	r1, [r2, #0]
 80032b0:	1850      	adds	r0, r2, r1
 80032b2:	42a0      	cmp	r0, r4
 80032b4:	d10b      	bne.n	80032ce <_free_r+0x6e>
 80032b6:	6820      	ldr	r0, [r4, #0]
 80032b8:	1809      	adds	r1, r1, r0
 80032ba:	1850      	adds	r0, r2, r1
 80032bc:	6011      	str	r1, [r2, #0]
 80032be:	4283      	cmp	r3, r0
 80032c0:	d1e0      	bne.n	8003284 <_free_r+0x24>
 80032c2:	6818      	ldr	r0, [r3, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	1841      	adds	r1, r0, r1
 80032c8:	6011      	str	r1, [r2, #0]
 80032ca:	6053      	str	r3, [r2, #4]
 80032cc:	e7da      	b.n	8003284 <_free_r+0x24>
 80032ce:	42a0      	cmp	r0, r4
 80032d0:	d902      	bls.n	80032d8 <_free_r+0x78>
 80032d2:	230c      	movs	r3, #12
 80032d4:	602b      	str	r3, [r5, #0]
 80032d6:	e7d5      	b.n	8003284 <_free_r+0x24>
 80032d8:	6821      	ldr	r1, [r4, #0]
 80032da:	1860      	adds	r0, r4, r1
 80032dc:	4283      	cmp	r3, r0
 80032de:	d103      	bne.n	80032e8 <_free_r+0x88>
 80032e0:	6818      	ldr	r0, [r3, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	1841      	adds	r1, r0, r1
 80032e6:	6021      	str	r1, [r4, #0]
 80032e8:	6063      	str	r3, [r4, #4]
 80032ea:	6054      	str	r4, [r2, #4]
 80032ec:	e7ca      	b.n	8003284 <_free_r+0x24>
 80032ee:	46c0      	nop			; (mov r8, r8)
 80032f0:	20000180 	.word	0x20000180

080032f4 <sbrk_aligned>:
 80032f4:	b570      	push	{r4, r5, r6, lr}
 80032f6:	4e0f      	ldr	r6, [pc, #60]	; (8003334 <sbrk_aligned+0x40>)
 80032f8:	000d      	movs	r5, r1
 80032fa:	6831      	ldr	r1, [r6, #0]
 80032fc:	0004      	movs	r4, r0
 80032fe:	2900      	cmp	r1, #0
 8003300:	d102      	bne.n	8003308 <sbrk_aligned+0x14>
 8003302:	f000 f8bf 	bl	8003484 <_sbrk_r>
 8003306:	6030      	str	r0, [r6, #0]
 8003308:	0029      	movs	r1, r5
 800330a:	0020      	movs	r0, r4
 800330c:	f000 f8ba 	bl	8003484 <_sbrk_r>
 8003310:	1c43      	adds	r3, r0, #1
 8003312:	d00a      	beq.n	800332a <sbrk_aligned+0x36>
 8003314:	2303      	movs	r3, #3
 8003316:	1cc5      	adds	r5, r0, #3
 8003318:	439d      	bics	r5, r3
 800331a:	42a8      	cmp	r0, r5
 800331c:	d007      	beq.n	800332e <sbrk_aligned+0x3a>
 800331e:	1a29      	subs	r1, r5, r0
 8003320:	0020      	movs	r0, r4
 8003322:	f000 f8af 	bl	8003484 <_sbrk_r>
 8003326:	1c43      	adds	r3, r0, #1
 8003328:	d101      	bne.n	800332e <sbrk_aligned+0x3a>
 800332a:	2501      	movs	r5, #1
 800332c:	426d      	negs	r5, r5
 800332e:	0028      	movs	r0, r5
 8003330:	bd70      	pop	{r4, r5, r6, pc}
 8003332:	46c0      	nop			; (mov r8, r8)
 8003334:	20000184 	.word	0x20000184

08003338 <_malloc_r>:
 8003338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800333a:	2203      	movs	r2, #3
 800333c:	1ccb      	adds	r3, r1, #3
 800333e:	4393      	bics	r3, r2
 8003340:	3308      	adds	r3, #8
 8003342:	0006      	movs	r6, r0
 8003344:	001f      	movs	r7, r3
 8003346:	2b0c      	cmp	r3, #12
 8003348:	d232      	bcs.n	80033b0 <_malloc_r+0x78>
 800334a:	270c      	movs	r7, #12
 800334c:	42b9      	cmp	r1, r7
 800334e:	d831      	bhi.n	80033b4 <_malloc_r+0x7c>
 8003350:	0030      	movs	r0, r6
 8003352:	f000 f8a9 	bl	80034a8 <__malloc_lock>
 8003356:	4d32      	ldr	r5, [pc, #200]	; (8003420 <_malloc_r+0xe8>)
 8003358:	682b      	ldr	r3, [r5, #0]
 800335a:	001c      	movs	r4, r3
 800335c:	2c00      	cmp	r4, #0
 800335e:	d12e      	bne.n	80033be <_malloc_r+0x86>
 8003360:	0039      	movs	r1, r7
 8003362:	0030      	movs	r0, r6
 8003364:	f7ff ffc6 	bl	80032f4 <sbrk_aligned>
 8003368:	0004      	movs	r4, r0
 800336a:	1c43      	adds	r3, r0, #1
 800336c:	d11e      	bne.n	80033ac <_malloc_r+0x74>
 800336e:	682c      	ldr	r4, [r5, #0]
 8003370:	0025      	movs	r5, r4
 8003372:	2d00      	cmp	r5, #0
 8003374:	d14a      	bne.n	800340c <_malloc_r+0xd4>
 8003376:	6823      	ldr	r3, [r4, #0]
 8003378:	0029      	movs	r1, r5
 800337a:	18e3      	adds	r3, r4, r3
 800337c:	0030      	movs	r0, r6
 800337e:	9301      	str	r3, [sp, #4]
 8003380:	f000 f880 	bl	8003484 <_sbrk_r>
 8003384:	9b01      	ldr	r3, [sp, #4]
 8003386:	4283      	cmp	r3, r0
 8003388:	d143      	bne.n	8003412 <_malloc_r+0xda>
 800338a:	6823      	ldr	r3, [r4, #0]
 800338c:	3703      	adds	r7, #3
 800338e:	1aff      	subs	r7, r7, r3
 8003390:	2303      	movs	r3, #3
 8003392:	439f      	bics	r7, r3
 8003394:	3708      	adds	r7, #8
 8003396:	2f0c      	cmp	r7, #12
 8003398:	d200      	bcs.n	800339c <_malloc_r+0x64>
 800339a:	270c      	movs	r7, #12
 800339c:	0039      	movs	r1, r7
 800339e:	0030      	movs	r0, r6
 80033a0:	f7ff ffa8 	bl	80032f4 <sbrk_aligned>
 80033a4:	1c43      	adds	r3, r0, #1
 80033a6:	d034      	beq.n	8003412 <_malloc_r+0xda>
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	19df      	adds	r7, r3, r7
 80033ac:	6027      	str	r7, [r4, #0]
 80033ae:	e013      	b.n	80033d8 <_malloc_r+0xa0>
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	dacb      	bge.n	800334c <_malloc_r+0x14>
 80033b4:	230c      	movs	r3, #12
 80033b6:	2500      	movs	r5, #0
 80033b8:	6033      	str	r3, [r6, #0]
 80033ba:	0028      	movs	r0, r5
 80033bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80033be:	6822      	ldr	r2, [r4, #0]
 80033c0:	1bd1      	subs	r1, r2, r7
 80033c2:	d420      	bmi.n	8003406 <_malloc_r+0xce>
 80033c4:	290b      	cmp	r1, #11
 80033c6:	d917      	bls.n	80033f8 <_malloc_r+0xc0>
 80033c8:	19e2      	adds	r2, r4, r7
 80033ca:	6027      	str	r7, [r4, #0]
 80033cc:	42a3      	cmp	r3, r4
 80033ce:	d111      	bne.n	80033f4 <_malloc_r+0xbc>
 80033d0:	602a      	str	r2, [r5, #0]
 80033d2:	6863      	ldr	r3, [r4, #4]
 80033d4:	6011      	str	r1, [r2, #0]
 80033d6:	6053      	str	r3, [r2, #4]
 80033d8:	0030      	movs	r0, r6
 80033da:	0025      	movs	r5, r4
 80033dc:	f000 f86c 	bl	80034b8 <__malloc_unlock>
 80033e0:	2207      	movs	r2, #7
 80033e2:	350b      	adds	r5, #11
 80033e4:	1d23      	adds	r3, r4, #4
 80033e6:	4395      	bics	r5, r2
 80033e8:	1aea      	subs	r2, r5, r3
 80033ea:	429d      	cmp	r5, r3
 80033ec:	d0e5      	beq.n	80033ba <_malloc_r+0x82>
 80033ee:	1b5b      	subs	r3, r3, r5
 80033f0:	50a3      	str	r3, [r4, r2]
 80033f2:	e7e2      	b.n	80033ba <_malloc_r+0x82>
 80033f4:	605a      	str	r2, [r3, #4]
 80033f6:	e7ec      	b.n	80033d2 <_malloc_r+0x9a>
 80033f8:	6862      	ldr	r2, [r4, #4]
 80033fa:	42a3      	cmp	r3, r4
 80033fc:	d101      	bne.n	8003402 <_malloc_r+0xca>
 80033fe:	602a      	str	r2, [r5, #0]
 8003400:	e7ea      	b.n	80033d8 <_malloc_r+0xa0>
 8003402:	605a      	str	r2, [r3, #4]
 8003404:	e7e8      	b.n	80033d8 <_malloc_r+0xa0>
 8003406:	0023      	movs	r3, r4
 8003408:	6864      	ldr	r4, [r4, #4]
 800340a:	e7a7      	b.n	800335c <_malloc_r+0x24>
 800340c:	002c      	movs	r4, r5
 800340e:	686d      	ldr	r5, [r5, #4]
 8003410:	e7af      	b.n	8003372 <_malloc_r+0x3a>
 8003412:	230c      	movs	r3, #12
 8003414:	0030      	movs	r0, r6
 8003416:	6033      	str	r3, [r6, #0]
 8003418:	f000 f84e 	bl	80034b8 <__malloc_unlock>
 800341c:	e7cd      	b.n	80033ba <_malloc_r+0x82>
 800341e:	46c0      	nop			; (mov r8, r8)
 8003420:	20000180 	.word	0x20000180

08003424 <_realloc_r>:
 8003424:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003426:	0007      	movs	r7, r0
 8003428:	000e      	movs	r6, r1
 800342a:	0014      	movs	r4, r2
 800342c:	2900      	cmp	r1, #0
 800342e:	d105      	bne.n	800343c <_realloc_r+0x18>
 8003430:	0011      	movs	r1, r2
 8003432:	f7ff ff81 	bl	8003338 <_malloc_r>
 8003436:	0005      	movs	r5, r0
 8003438:	0028      	movs	r0, r5
 800343a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800343c:	2a00      	cmp	r2, #0
 800343e:	d103      	bne.n	8003448 <_realloc_r+0x24>
 8003440:	f7ff ff0e 	bl	8003260 <_free_r>
 8003444:	0025      	movs	r5, r4
 8003446:	e7f7      	b.n	8003438 <_realloc_r+0x14>
 8003448:	f000 f83e 	bl	80034c8 <_malloc_usable_size_r>
 800344c:	9001      	str	r0, [sp, #4]
 800344e:	4284      	cmp	r4, r0
 8003450:	d803      	bhi.n	800345a <_realloc_r+0x36>
 8003452:	0035      	movs	r5, r6
 8003454:	0843      	lsrs	r3, r0, #1
 8003456:	42a3      	cmp	r3, r4
 8003458:	d3ee      	bcc.n	8003438 <_realloc_r+0x14>
 800345a:	0021      	movs	r1, r4
 800345c:	0038      	movs	r0, r7
 800345e:	f7ff ff6b 	bl	8003338 <_malloc_r>
 8003462:	1e05      	subs	r5, r0, #0
 8003464:	d0e8      	beq.n	8003438 <_realloc_r+0x14>
 8003466:	9b01      	ldr	r3, [sp, #4]
 8003468:	0022      	movs	r2, r4
 800346a:	429c      	cmp	r4, r3
 800346c:	d900      	bls.n	8003470 <_realloc_r+0x4c>
 800346e:	001a      	movs	r2, r3
 8003470:	0031      	movs	r1, r6
 8003472:	0028      	movs	r0, r5
 8003474:	f7ff fed7 	bl	8003226 <memcpy>
 8003478:	0031      	movs	r1, r6
 800347a:	0038      	movs	r0, r7
 800347c:	f7ff fef0 	bl	8003260 <_free_r>
 8003480:	e7da      	b.n	8003438 <_realloc_r+0x14>
	...

08003484 <_sbrk_r>:
 8003484:	2300      	movs	r3, #0
 8003486:	b570      	push	{r4, r5, r6, lr}
 8003488:	4d06      	ldr	r5, [pc, #24]	; (80034a4 <_sbrk_r+0x20>)
 800348a:	0004      	movs	r4, r0
 800348c:	0008      	movs	r0, r1
 800348e:	602b      	str	r3, [r5, #0]
 8003490:	f7fd f8f8 	bl	8000684 <_sbrk>
 8003494:	1c43      	adds	r3, r0, #1
 8003496:	d103      	bne.n	80034a0 <_sbrk_r+0x1c>
 8003498:	682b      	ldr	r3, [r5, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d000      	beq.n	80034a0 <_sbrk_r+0x1c>
 800349e:	6023      	str	r3, [r4, #0]
 80034a0:	bd70      	pop	{r4, r5, r6, pc}
 80034a2:	46c0      	nop			; (mov r8, r8)
 80034a4:	20000188 	.word	0x20000188

080034a8 <__malloc_lock>:
 80034a8:	b510      	push	{r4, lr}
 80034aa:	4802      	ldr	r0, [pc, #8]	; (80034b4 <__malloc_lock+0xc>)
 80034ac:	f000 f814 	bl	80034d8 <__retarget_lock_acquire_recursive>
 80034b0:	bd10      	pop	{r4, pc}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	2000018c 	.word	0x2000018c

080034b8 <__malloc_unlock>:
 80034b8:	b510      	push	{r4, lr}
 80034ba:	4802      	ldr	r0, [pc, #8]	; (80034c4 <__malloc_unlock+0xc>)
 80034bc:	f000 f80d 	bl	80034da <__retarget_lock_release_recursive>
 80034c0:	bd10      	pop	{r4, pc}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	2000018c 	.word	0x2000018c

080034c8 <_malloc_usable_size_r>:
 80034c8:	1f0b      	subs	r3, r1, #4
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	1f18      	subs	r0, r3, #4
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	da01      	bge.n	80034d6 <_malloc_usable_size_r+0xe>
 80034d2:	580b      	ldr	r3, [r1, r0]
 80034d4:	18c0      	adds	r0, r0, r3
 80034d6:	4770      	bx	lr

080034d8 <__retarget_lock_acquire_recursive>:
 80034d8:	4770      	bx	lr

080034da <__retarget_lock_release_recursive>:
 80034da:	4770      	bx	lr

080034dc <_init>:
 80034dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034de:	46c0      	nop			; (mov r8, r8)
 80034e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034e2:	bc08      	pop	{r3}
 80034e4:	469e      	mov	lr, r3
 80034e6:	4770      	bx	lr

080034e8 <_fini>:
 80034e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ea:	46c0      	nop			; (mov r8, r8)
 80034ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034ee:	bc08      	pop	{r3}
 80034f0:	469e      	mov	lr, r3
 80034f2:	4770      	bx	lr
