Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 30 09:37:15 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: UDISP/UDisp/U0/clk_out_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[10]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[11]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[12]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[4]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[6]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[7]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[8]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: UGAME/score_reg[9]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 365 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.268        0.000                      0                  164        0.143        0.000                      0                  164        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.268        0.000                      0                  164        0.143        0.000                      0                  164        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 4.851ns (53.119%)  route 4.281ns (46.881%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.861     6.406    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.560 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.788     7.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     7.674 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.674    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.075 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.075    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.189    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.303    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.509     9.146    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.873 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313    10.186    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.303    10.489 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.489    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.067 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.607    11.673    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.372 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.372    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.643 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.474    13.118    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.373    13.491 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.730    14.221    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y18         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y18         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.488    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.221    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.034ns  (logic 4.851ns (53.697%)  route 4.183ns (46.303%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.861     6.406    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.560 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.788     7.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     7.674 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.674    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.075 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.075    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.189    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.303    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.509     9.146    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.873 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313    10.186    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.303    10.489 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.489    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.067 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.607    11.673    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.372 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.372    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.643 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.447    13.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.373    13.464 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.659    14.122    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y18         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y18         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.488    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 4.851ns (53.802%)  route 4.165ns (46.198%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.861     6.406    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.560 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.788     7.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     7.674 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.674    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.075 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.075    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.189    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.303    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.509     9.146    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.873 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313    10.186    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.303    10.489 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.489    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.067 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.607    11.673    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.372 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.372    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.643 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.474    13.118    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y45         LUT3 (Prop_lut3_I1_O)        0.373    13.491 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.614    14.105    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y8          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.488    14.829    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.487    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 4.851ns (53.829%)  route 4.161ns (46.171%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.861     6.406    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.560 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.788     7.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     7.674 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.674    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.075 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.075    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.189    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.303    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.509     9.146    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.873 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313    10.186    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.303    10.489 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.489    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.067 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.607    11.673    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.372 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.372    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.643 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.474    13.117    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.373    13.490 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.610    14.100    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y8          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.488    14.829    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.487    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 4.851ns (53.901%)  route 4.149ns (46.099%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.861     6.406    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.560 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.788     7.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     7.674 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.674    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.075 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.075    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.189    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.303    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.509     9.146    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.873 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313    10.186    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.303    10.489 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.489    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.067 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.607    11.673    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.372 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.372    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.643 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.330    12.974    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.373    13.347 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.741    14.088    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.488    14.829    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.487    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.996ns  (logic 4.851ns (53.924%)  route 4.145ns (46.076%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.861     6.406    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.560 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.788     7.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     7.674 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.674    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.075 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.075    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.189    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.303    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.509     9.146    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.873 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313    10.186    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.303    10.489 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.489    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.067 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.607    11.673    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.372 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.372    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.643 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.447    13.091    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.373    13.464 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.621    14.084    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y8          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.488    14.829    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.487    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 4.851ns (53.957%)  route 4.139ns (46.043%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.861     6.406    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.560 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.788     7.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     7.674 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.674    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.075 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.075    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.189    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.303    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.509     9.146    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.873 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313    10.186    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.303    10.489 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.489    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.067 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.607    11.673    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.372 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.372    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.643 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.474    13.117    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y44         LUT3 (Prop_lut3_I1_O)        0.373    13.490 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.588    14.079    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y18         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y18         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.488    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 4.851ns (55.648%)  route 3.866ns (44.352%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[1]/Q
                         net (fo=9, routed)           0.861     6.406    UGAME/UPIPE/UMEMGEN/addr_v_cnt[1]
    SLICE_X48Y37         LUT3 (Prop_lut3_I1_O)        0.154     6.560 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64/O
                         net (fo=2, routed)           0.788     7.347    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_64_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.327     7.674 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66/O
                         net (fo=1, routed)           0.000     7.674    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_66_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.075 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     8.075    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_54_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.189 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.189    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.303 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.303    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.637 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.509     9.146    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.873 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313    10.186    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y41         LUT2 (Prop_lut2_I1_O)        0.303    10.489 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.489    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.067 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.607    11.673    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.372 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.372    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.643 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.330    12.974    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y46         LUT3 (Prop_lut3_I1_O)        0.373    13.347 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.459    13.806    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y18         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y18         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.488    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                         -13.806    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 UGAME/USCENCE/UTEXT/text_h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 1.805ns (32.549%)  route 3.740ns (67.451%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X46Y29         FDRE                                         r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[7]/Q
                         net (fo=6, routed)           1.104     6.697    vga_inst/_carry__1_0[4]
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  vga_inst/addr_h_cnt4_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.821    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0_1[2]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.222 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.222    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.493 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0/CO[0]
                         net (fo=5, routed)           1.178     8.671    vga_inst/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X47Y30         LUT4 (Prop_lut4_I0_O)        0.373     9.044 r  vga_inst/blk_mem_gen_font_inst_i_10/O
                         net (fo=3, routed)           0.516     9.560    vga_inst/_carry__1
    SLICE_X48Y30         LUT4 (Prop_lut4_I0_O)        0.118     9.678 r  vga_inst/blk_mem_gen_font_inst_i_5/O
                         net (fo=2, routed)           0.943    10.621    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y10         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.477    14.818    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.768    14.274    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                         -10.621    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 UGAME/USCENCE/UTEXT/text_h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 1.811ns (32.676%)  route 3.731ns (67.324%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.554     5.075    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X46Y29         FDRE                                         r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y29         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  UGAME/USCENCE/UTEXT/text_h_cnt_reg[7]/Q
                         net (fo=6, routed)           1.104     6.697    vga_inst/_carry__1_0[4]
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.821 r  vga_inst/addr_h_cnt4_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.821    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0_1[2]
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.222 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry/CO[3]
                         net (fo=1, routed)           0.000     7.222    UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.493 r  UGAME/USCENCE/UTEXT/UTEXT/UMEMGEN/addr_h_cnt4_carry__0/CO[0]
                         net (fo=5, routed)           1.178     8.671    vga_inst/vgaRed_OBUF[3]_inst_i_2_2[0]
    SLICE_X47Y30         LUT4 (Prop_lut4_I0_O)        0.373     9.044 r  vga_inst/blk_mem_gen_font_inst_i_10/O
                         net (fo=3, routed)           0.516     9.560    vga_inst/_carry__1
    SLICE_X48Y30         LUT5 (Prop_lut5_I0_O)        0.124     9.684 r  vga_inst/blk_mem_gen_font_inst_i_4/O
                         net (fo=2, routed)           0.934    10.618    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y10         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.477    14.818    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.260    15.078    
                         clock uncertainty           -0.035    15.042    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.476    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UOP/U0/push_window_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOP/U0/push_debounced_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.449    UOP/U0/CLK
    SLICE_X57Y39         FDCE                                         r  UOP/U0/push_window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  UOP/U0/push_window_reg[0]/Q
                         net (fo=1, routed)           0.091     1.681    UOP/U0/push_window[0]
    SLICE_X56Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.726 r  UOP/U0/push_debounced/O
                         net (fo=1, routed)           0.000     1.726    UOP/U0/push_debounced_n_0
    SLICE_X56Y39         FDCE                                         r  UOP/U0/push_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     1.962    UOP/U0/CLK
    SLICE_X56Y39         FDCE                                         r  UOP/U0/push_debounced_reg/C
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y39         FDCE (Hold_fdce_C_D)         0.121     1.583    UOP/U0/push_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.434%)  route 0.338ns (70.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.559     1.442    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y13         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.338     1.921    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X28Y14         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.828     1.955    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X28Y14         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.070     1.776    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UGAME/USCENCE/UTEXT/alphabet_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.394%)  route 0.323ns (69.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.551     1.434    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  UGAME/USCENCE/UTEXT/alphabet_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  UGAME/USCENCE/UTEXT/alphabet_reg[1]/Q
                         net (fo=2, routed)           0.323     1.898    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y10         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.994    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.699    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UGAME/USCENCE/UTEXT/alphabet_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.895%)  route 0.364ns (72.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.551     1.434    UGAME/USCENCE/UTEXT/clk_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  UGAME/USCENCE/UTEXT/alphabet_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  UGAME/USCENCE/UTEXT/alphabet_reg[2]/Q
                         net (fo=2, routed)           0.364     1.940    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y10         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.866     1.994    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.699    UGAME/USCENCE/UTEXT/UTEXT/blk_mem_gen_font_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 UOP/U0/push_window_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOP/U0/push_window_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.449    UOP/U0/CLK
    SLICE_X57Y39         FDCE                                         r  UOP/U0/push_window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  UOP/U0/push_window_reg[1]/Q
                         net (fo=2, routed)           0.188     1.778    UOP/U0/push_window[1]
    SLICE_X57Y39         FDCE                                         r  UOP/U0/push_window_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     1.962    UOP/U0/CLK
    SLICE_X57Y39         FDCE                                         r  UOP/U0/push_window_reg[0]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y39         FDCE (Hold_fdce_C_D)         0.070     1.519    UOP/U0/push_window_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.566     1.449    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/Q
                         net (fo=2, routed)           0.175     1.788    UGAME/UBIRD/UBIRDCTRL/is_clicked_next
    SLICE_X56Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_i_1/O
                         net (fo=1, routed)           0.000     1.833    UGAME/UBIRD/UBIRDCTRL/is_clicked_next_i_1_n_0
    SLICE_X56Y39         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.835     1.962    UGAME/UBIRD/UBIRDCTRL/clk_IBUF_BUFG
    SLICE_X56Y39         FDCE                                         r  UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y39         FDCE (Hold_fdce_C_D)         0.120     1.569    UGAME/UBIRD/UBIRDCTRL/is_clicked_next_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.559     1.442    clk_wiz_0_inst/CLK
    SLICE_X36Y35         FDRE                                         r  clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.705    clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  clk_wiz_0_inst/num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    clk_wiz_0_inst/num_reg[8]_i_1_n_5
    SLICE_X36Y35         FDRE                                         r  clk_wiz_0_inst/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.827     1.954    clk_wiz_0_inst/CLK
    SLICE_X36Y35         FDRE                                         r  clk_wiz_0_inst/num_reg[10]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_wiz_0_inst/num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.559     1.442    clk_wiz_0_inst/CLK
    SLICE_X36Y36         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_wiz_0_inst/num_reg[14]/Q
                         net (fo=1, routed)           0.121     1.705    clk_wiz_0_inst/num_reg_n_0_[14]
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  clk_wiz_0_inst/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    clk_wiz_0_inst/num_reg[12]_i_1_n_5
    SLICE_X36Y36         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.827     1.954    clk_wiz_0_inst/CLK
    SLICE_X36Y36         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.560     1.443    clk_wiz_0_inst/CLK
    SLICE_X36Y37         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_wiz_0_inst/num_reg[18]/Q
                         net (fo=1, routed)           0.121     1.706    clk_wiz_0_inst/num_reg_n_0_[18]
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X36Y37         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.828     1.955    clk_wiz_0_inst/CLK
    SLICE_X36Y37         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.559     1.442    clk_wiz_0_inst/CLK
    SLICE_X36Y34         FDRE                                         r  clk_wiz_0_inst/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_wiz_0_inst/num_reg[6]/Q
                         net (fo=1, routed)           0.121     1.705    clk_wiz_0_inst/num_reg_n_0_[6]
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  clk_wiz_0_inst/num_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    clk_wiz_0_inst/num_reg[4]_i_1_n_5
    SLICE_X36Y34         FDRE                                         r  clk_wiz_0_inst/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.826     1.953    clk_wiz_0_inst/CLK
    SLICE_X36Y34         FDRE                                         r  clk_wiz_0_inst/num_reg[6]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_wiz_0_inst/num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y36  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y36  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y42  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35  UGAME/is_dead_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y21  UDISP/UDisp/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y21  UDISP/UDisp/U0/counter_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y23  UDISP/UDisp/U0/counter_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y23  UDISP/UDisp/U0/counter_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y24  UDISP/UDisp/U0/counter_out_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y24  UDISP/UDisp/U0/counter_out_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y24  UDISP/UDisp/U0/counter_out_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y24  UDISP/UDisp/U0/counter_out_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y24  UDISP/UDisp/U0/counter_out_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y24  UDISP/UDisp/U0/counter_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y24  UDISP/UDisp/U0/counter_out_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y24  UDISP/UDisp/U0/counter_out_reg[15]/C



