<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="alu.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="dec.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dec_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="dm.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dm_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ex_mem.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="grf.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="grf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="id_ex.tfi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mem_wb.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="sfu.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sfu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1605970219" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1605970219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606453315" xil_pn:in_ck="6894620108679169630" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606453315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="ctrl.v"/>
      <outfile xil_pn:name="dec.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="ex_mem.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="id_ex.v"/>
      <outfile xil_pn:name="if_id.v"/>
      <outfile xil_pn:name="ifu.v"/>
      <outfile xil_pn:name="mem_wb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="sfu.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1605977991" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7128511773193751507" xil_pn:start_ts="1605977991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605977991" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8500988390259651033" xil_pn:start_ts="1605977991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1605970219" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7030738802500402749" xil_pn:start_ts="1605970219">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606453315" xil_pn:in_ck="6894620108679169630" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606453315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="ctrl.v"/>
      <outfile xil_pn:name="dec.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="ex_mem.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="id_ex.v"/>
      <outfile xil_pn:name="if_id.v"/>
      <outfile xil_pn:name="ifu.v"/>
      <outfile xil_pn:name="mem_wb.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="sfu.v"/>
      <outfile xil_pn:name="tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1606453319" xil_pn:in_ck="6894620108679169630" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3382187881896454442" xil_pn:start_ts="1606453315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_beh.prj"/>
      <outfile xil_pn:name="tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1606453340" xil_pn:in_ck="-4569747519004358829" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7051431581732268627" xil_pn:start_ts="1606453340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
