platform=xilinx_u280_xdma_201920_3 ## Change to serial number for our board kc705, need help forming this.
## Naming convention: https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Platform-Naming-Convention
## xilinx_kc705_base_???_1?
debug=1
save-temps=1
## The original example uses DDR memory. We can use HBM since U280 supports that.
[connectivity]
nk=preprocess:1:preprocess_1
sp=preprocess_1.input_data_packet:HBM[0]
sp=preprocess_1.input_all_peds:HBM[0]
sp=preprocess_1.bounds:HBM[0]
sp=preprocess_1.output_integrals:HBM[0]

#[profile]
#data=all:all:all
