#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a5d161d6d0 .scope module, "datapath_tb" "datapath_tb" 2 18;
 .timescale -9 -12;
v000001a5d1617460_0 .var "R", 8 0;
v000001a5d16176e0_0 .var "R_alu", 3 0;
v000001a5d1617780_0 .net "alu_result", 3 0, L_000001a5d164c480;  1 drivers
v000001a5d1617820_0 .var "clk", 0 0;
v000001a5d1616c40_0 .var/i "failedTests", 31 0;
v000001a5d16c0480_0 .var "instr_field", 5 0;
v000001a5d16c0340_0 .var "instr_op", 5 0;
v000001a5d16bfe40_0 .net "result", 8 0, L_000001a5d16bfda0;  1 drivers
v000001a5d16bf260_0 .var/i "totalTests", 31 0;
E_000001a5d165d750 .event posedge, v000001a5d1617820_0;
LS_000001a5d16bfda0_0_0 .concat8 [ 2 1 1 1], L_000001a5d16c0ac0, L_000001a5d16bf6c0, L_000001a5d16bfee0, L_000001a5d16c0e80;
LS_000001a5d16bfda0_0_4 .concat8 [ 1 1 1 1], L_000001a5d16c07a0, L_000001a5d16bfd00, L_000001a5d16c0c00, L_000001a5d16c0b60;
L_000001a5d16bfda0 .concat8 [ 5 4 0 0], LS_000001a5d16bfda0_0_0, LS_000001a5d16bfda0_0_4;
L_000001a5d16c00c0 .part L_000001a5d16bfda0, 0, 2;
S_000001a5d1663e40 .scope module, "uut" "controlUnit" 2 33, 3 16 0, S_000001a5d161d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v000001a5d1617640_0 .net *"_ivl_10", 8 0, v000001a5d1617280_0;  1 drivers
v000001a5d1616f60_0 .net "alu_op", 1 0, L_000001a5d16c0ac0;  1 drivers
v000001a5d1617000_0 .net "alu_src", 0 0, L_000001a5d16c0c00;  1 drivers
v000001a5d1616ec0_0 .net "branch", 0 0, L_000001a5d16bf6c0;  1 drivers
v000001a5d1617280_0 .var "control_wires", 8 0;
v000001a5d1616ce0_0 .net "instr_op", 5 0, v000001a5d16c0340_0;  1 drivers
v000001a5d1616920_0 .net "mem_read", 0 0, L_000001a5d16c0e80;  1 drivers
v000001a5d16170a0_0 .net "mem_to_reg", 0 0, L_000001a5d16bfd00;  1 drivers
v000001a5d1616a60_0 .net "mem_write", 0 0, L_000001a5d16bfee0;  1 drivers
v000001a5d16171e0_0 .net "reg_dst", 0 0, L_000001a5d16c0b60;  1 drivers
v000001a5d1617320_0 .net "reg_write", 0 0, L_000001a5d16c07a0;  1 drivers
E_000001a5d165de50 .event anyedge, v000001a5d1616ce0_0;
L_000001a5d16c0b60 .part v000001a5d1617280_0, 8, 1;
L_000001a5d16c0c00 .part v000001a5d1617280_0, 7, 1;
L_000001a5d16bfd00 .part v000001a5d1617280_0, 6, 1;
L_000001a5d16c07a0 .part v000001a5d1617280_0, 5, 1;
L_000001a5d16c0e80 .part v000001a5d1617280_0, 4, 1;
L_000001a5d16bfee0 .part v000001a5d1617280_0, 3, 1;
L_000001a5d16bf6c0 .part v000001a5d1617280_0, 2, 1;
L_000001a5d16c0ac0 .part v000001a5d1617280_0, 0, 2;
S_000001a5d16649e0 .scope module, "uut2" "aluControlUnit" 2 45, 4 16 0, S_000001a5d161d6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
L_000001a5d164c480 .functor BUFZ 4, v000001a5d1616ba0_0, C4<0000>, C4<0000>, C4<0000>;
v000001a5d1617500_0 .net "alu_op", 1 0, L_000001a5d16c00c0;  1 drivers
v000001a5d1617140_0 .net "alu_out", 3 0, L_000001a5d164c480;  alias, 1 drivers
v000001a5d1616ba0_0 .var "alu_result", 3 0;
v000001a5d16173c0_0 .net "instruction_5_0", 5 0, v000001a5d16c0480_0;  1 drivers
E_000001a5d165da10 .event anyedge, v000001a5d16173c0_0, v000001a5d1617500_0;
    .scope S_000001a5d1663e40;
T_0 ;
    %wait E_000001a5d165de50;
    %load/vec4 v000001a5d1616ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 290, 0, 9;
    %store/vec4 v000001a5d1617280_0, 0, 9;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 240, 0, 9;
    %store/vec4 v000001a5d1617280_0, 0, 9;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 456, 320, 9;
    %store/vec4 v000001a5d1617280_0, 0, 9;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 325, 320, 9;
    %store/vec4 v000001a5d1617280_0, 0, 9;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 418, 0, 9;
    %store/vec4 v000001a5d1617280_0, 0, 9;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a5d16649e0;
T_1 ;
    %wait E_000001a5d165da10;
    %load/vec4 v000001a5d1617500_0;
    %load/vec4 v000001a5d16173c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 255, 191, 8;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 242, 112, 8;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 244, 112, 8;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 245, 112, 8;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 250, 112, 8;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 247, 112, 8;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a5d1616ba0_0, 0, 4;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a5d1616ba0_0, 0, 4;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a5d1616ba0_0, 0, 4;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a5d1616ba0_0, 0, 4;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a5d1616ba0_0, 0, 4;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a5d1616ba0_0, 0, 4;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a5d1616ba0_0, 0, 4;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a5d1616ba0_0, 0, 4;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a5d161d6d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_000001a5d161d6d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a5d1617820_0, 0, 1;
T_3.0 ;
    %load/vec4 v000001a5d1617820_0;
    %inv;
    %store/vec4 v000001a5d1617820_0, 0, 1;
    %delay 50000, 0;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001a5d161d6d0;
T_4 ;
    %wait E_000001a5d165d750;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", "Test Group 1: Testing Control unit... " {0 0 0};
    %vpi_call 2 70 "$write", "\011Test Case 1.1: R-format ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 290, 0, 9;
    %store/vec4 v000001a5d1617460_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v000001a5d1617460_0;
    %load/vec4 v000001a5d16bfe40_0;
    %cmp/ne;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 2 77 "$display", "failed: Expected: %b, got %b", v000001a5d1617460_0, v000001a5d16bfe40_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 80 "$display", "passed" {0 0 0};
T_4.1 ;
    %vpi_call 2 83 "$write", "\011Test Case 1.2: iw ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 240, 0, 9;
    %store/vec4 v000001a5d1617460_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v000001a5d1617460_0;
    %load/vec4 v000001a5d16bfe40_0;
    %cmp/ne;
    %jmp/0xz  T_4.2, 4;
    %vpi_call 2 90 "$display", "failed: Expected: %b, got %b", v000001a5d1617460_0, v000001a5d16bfe40_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 93 "$display", "passed" {0 0 0};
T_4.3 ;
    %vpi_call 2 96 "$write", "\011Test Case 1.3: sw ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 456, 320, 9;
    %store/vec4 v000001a5d1617460_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v000001a5d1617460_0;
    %load/vec4 v000001a5d16bfe40_0;
    %cmp/ne;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 2 103 "$display", "failed: Expected: %b, got %b", v000001a5d1617460_0, v000001a5d16bfe40_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 106 "$display", "passed" {0 0 0};
T_4.5 ;
    %vpi_call 2 109 "$write", "\011Test Case 1.4: beq ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 325, 320, 9;
    %store/vec4 v000001a5d1617460_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v000001a5d1617460_0;
    %load/vec4 v000001a5d16bfe40_0;
    %cmp/ne;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 2 116 "$display", "failed: Expected: %b, got %b", v000001a5d1617460_0, v000001a5d16bfe40_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 119 "$display", "passed" {0 0 0};
T_4.7 ;
    %vpi_call 2 122 "$write", "\011Test Case 1.5: imm ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 418, 0, 9;
    %store/vec4 v000001a5d1617460_0, 0, 9;
    %delay 100000, 0;
    %load/vec4 v000001a5d1617460_0;
    %load/vec4 v000001a5d16bfe40_0;
    %cmp/ne;
    %jmp/0xz  T_4.8, 4;
    %vpi_call 2 129 "$display", "failed: Expected: %b, got %b", v000001a5d1617460_0, v000001a5d16bfe40_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 2 132 "$display", "passed" {0 0 0};
T_4.9 ;
    %vpi_call 2 139 "$display", "\012Test Group 2: Testing ALU Control unit... " {0 0 0};
    %vpi_call 2 141 "$write", "\011Test Case 2.1: R-type (add) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.10, 6;
    %vpi_call 2 149 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %vpi_call 2 152 "$display", "passed" {0 0 0};
T_4.11 ;
    %vpi_call 2 155 "$write", "\011Test Case 2.2: R-type (add, imm) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.12, 6;
    %vpi_call 2 163 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %vpi_call 2 166 "$display", "passed" {0 0 0};
T_4.13 ;
    %vpi_call 2 169 "$write", "\011Test Case 2.3: R-type (sub) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.14, 6;
    %vpi_call 2 177 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %vpi_call 2 180 "$display", "passed" {0 0 0};
T_4.15 ;
    %vpi_call 2 183 "$write", "\011Test Case 2.4: R-type (sub, imm) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.16, 6;
    %vpi_call 2 191 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %vpi_call 2 194 "$display", "passed" {0 0 0};
T_4.17 ;
    %vpi_call 2 197 "$write", "\011Test Case 2.5: R-type (AND) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.18, 6;
    %vpi_call 2 205 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %vpi_call 2 208 "$display", "passed" {0 0 0};
T_4.19 ;
    %vpi_call 2 211 "$write", "\011Test Case 2.6: R-type (AND, imm) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.20, 6;
    %vpi_call 2 219 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %vpi_call 2 222 "$display", "passed" {0 0 0};
T_4.21 ;
    %vpi_call 2 225 "$write", "\011Test Case 2.7: R-type (OR) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.22, 6;
    %vpi_call 2 233 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.23;
T_4.22 ;
    %vpi_call 2 236 "$display", "passed" {0 0 0};
T_4.23 ;
    %vpi_call 2 239 "$write", "\011Test Case 2.8: R-type (OR, imm) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.24, 6;
    %vpi_call 2 247 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.25;
T_4.24 ;
    %vpi_call 2 250 "$display", "passed" {0 0 0};
T_4.25 ;
    %vpi_call 2 253 "$write", "\011Test Case 2.9: R-type (NOR) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.26, 6;
    %vpi_call 2 261 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.27;
T_4.26 ;
    %vpi_call 2 264 "$display", "passed" {0 0 0};
T_4.27 ;
    %vpi_call 2 267 "$write", "\011Test Case 2.10: R-type (NOR, imm) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.28, 6;
    %vpi_call 2 275 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %vpi_call 2 278 "$display", "passed" {0 0 0};
T_4.29 ;
    %vpi_call 2 281 "$write", "\011Test Case 2.11: R-type (Set on less than) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.30, 6;
    %vpi_call 2 289 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.31;
T_4.30 ;
    %vpi_call 2 292 "$display", "passed" {0 0 0};
T_4.31 ;
    %vpi_call 2 295 "$write", "\011Test Case 2.12: R-type (Set on less than, imm) ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.32, 6;
    %vpi_call 2 303 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.33;
T_4.32 ;
    %vpi_call 2 306 "$display", "passed" {0 0 0};
T_4.33 ;
    %vpi_call 2 309 "$write", "\011Test Case 2.13: lw ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.34, 6;
    %vpi_call 2 317 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.35;
T_4.34 ;
    %vpi_call 2 320 "$display", "passed" {0 0 0};
T_4.35 ;
    %vpi_call 2 323 "$write", "\011Test Case 2.14: sw ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.36, 6;
    %vpi_call 2 331 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.37;
T_4.36 ;
    %vpi_call 2 334 "$display", "passed" {0 0 0};
T_4.37 ;
    %vpi_call 2 337 "$write", "\011Test Case 2.15: beq ..." {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d16bf260_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001a5d16c0340_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v000001a5d16c0480_0, 0, 6;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a5d16176e0_0, 0, 4;
    %delay 100000, 0;
    %load/vec4 v000001a5d16176e0_0;
    %load/vec4 v000001a5d1617780_0;
    %cmp/ne;
    %jmp/0xz  T_4.38, 6;
    %vpi_call 2 345 "$display", "failed: Expected: %b, got %b", v000001a5d16176e0_0, v000001a5d1617780_0 {0 0 0};
    %load/vec4 v000001a5d1616c40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a5d1616c40_0, 0, 32;
    %jmp T_4.39;
T_4.38 ;
    %vpi_call 2 348 "$display", "passed" {0 0 0};
T_4.39 ;
    %vpi_call 2 354 "$write", "\012--------------------------------------------------------------" {0 0 0};
    %load/vec4 v000001a5d16bf260_0;
    %load/vec4 v000001a5d1616c40_0;
    %sub;
    %vpi_call 2 355 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v000001a5d16bf260_0 {1 0 0};
    %vpi_call 2 356 "$write", "\012--------------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 357 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "controlUnit.v";
    "aluControlUnit.v";
