//file automatically generated by CFlexHDL and PipelineC tool from the corresponding C source
//see https://github.com/JulianKemmerer/PipelineC-Graphics
//
//based on a code Copyright (c) 2023 Andy Sloane (MIT license):
// https://github.com/a1k0n/donut-raymarch/blob/main/di2.c
//(C) 2023 Victor Suarez Rovere <suarezvictor@gmail.com>

/* Generated by Yosys 0.22+4 (git sha1 0e13d7e4c, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module bin_op_and_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [4:0] \1814.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left & right;
  assign \1814.read_pipe  = { left, right, 3'hz };
  assign return_output = _0_;
endmodule

module bin_op_eq_uint12_t_uint10_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [47:0] \4409.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output return_output;
  wire return_output;
  input [9:0] right;
  wire [9:0] right;
  assign _0_ = left == { 2'h0, right };
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \4409.read_pipe  = { left, right, 26'hzzzzzzz };
  assign return_output = _2_;
endmodule

module bin_op_eq_uint12_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [38:0] \4371.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 11'h000, right };
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \4371.read_pipe  = { left, right, 26'hzzzzzzz };
  assign return_output = _2_;
endmodule

module bin_op_eq_uint12_t_uint9_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [46:0] \4447.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output return_output;
  wire return_output;
  input [8:0] right;
  wire [8:0] right;
  assign _0_ = left == { 3'h0, right };
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \4447.read_pipe  = { left, right, 26'hzzzzzzz };
  assign return_output = _2_;
endmodule

module bin_op_eq_uint16_t_uint10_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [59:0] \4755.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [9:0] right;
  wire [9:0] right;
  assign _0_ = left == { 6'h00, right };
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \4755.read_pipe  = { left, right, 34'hzzzzzzzzz };
  assign return_output = _2_;
endmodule

module bin_op_eq_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [50:0] \1840.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 15'h0000, right };
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \1840.read_pipe  = { left, right, 34'hzzzzzzzzz };
  assign return_output = _2_;
endmodule

module bin_op_eq_uint16_t_uint9_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [58:0] \4793.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [8:0] right;
  wire [8:0] right;
  assign _0_ = left == { 7'h00, right };
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \4793.read_pipe  = { left, right, 34'hzzzzzzzzz };
  assign return_output = _2_;
endmodule

module bin_op_eq_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [5:0] \2063.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == right;
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \2063.read_pipe  = { left, right, 4'hz };
  assign return_output = _2_;
endmodule

module bin_op_eq_uint2_t_uint2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [9:0] \1878.read_pipe ;
  input [1:0] left;
  wire [1:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left == right;
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \1878.read_pipe  = { left, right, 6'hzz };
  assign return_output = _2_;
endmodule

module bin_op_eq_uint32_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [101:0] \3997.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output return_output;
  wire return_output;
  input [3:0] right;
  wire [3:0] right;
  assign _0_ = left == { 28'h0000000, right };
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \3997.read_pipe  = { left, right, 66'hzzzzzzzzzzzzzzzzz };
  assign return_output = _2_;
endmodule

module bin_op_eq_uint4_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire [17:0] \2254.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [3:0] right;
  wire [3:0] right;
  assign _0_ = left == right;
  assign _1_ = 1'h1 & _0_;
  assign _2_ = _1_ ? 1'h1 : 1'h0;
  assign \2254.read_pipe  = { left, right, 10'hzzz };
  assign return_output = _2_;
endmodule

module bin_op_gt_int16_t_int11_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  wire _7_;
  wire [62:0] \5149.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [10:0] right;
  wire [10:0] right;
  assign _0_ = left[15] == right[10];
  assign _1_ = 1'h0 == 1'h0;
  assign _2_ = left[14:0] != { right[10], right[10], right[10], right[10], right };
  assign _3_ = left[14:0] > { right[10], right[10], right[10], right[10], right };
  assign _4_ = _5_ ? _3_ : right[10];
  assign _5_ = _1_ & _0_;
  assign _6_ = _1_ ? _2_ : 1'h0;
  assign _7_ = _4_ ? 1'h1 : 1'h0;
  assign \5149.read_pipe  = { 34'hzzzzzzzzz, left, right, 2'hz };
  assign return_output = _7_;
endmodule

module bin_op_gt_int16_t_int2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  wire _7_;
  wire [53:0] \4972.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left[15] == right[1];
  assign _1_ = 1'h0 == 1'h0;
  assign _2_ = left[14:0] != { right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right };
  assign _3_ = left[14:0] > { right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right };
  assign _4_ = _5_ ? _3_ : right[1];
  assign _5_ = _1_ & _0_;
  assign _6_ = _1_ ? _2_ : 1'h0;
  assign _7_ = _4_ ? 1'h1 : 1'h0;
  assign \4972.read_pipe  = { 34'hzzzzzzzzz, left, right, 2'hz };
  assign return_output = _7_;
endmodule

module bin_op_gt_int16_t_int3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  wire _7_;
  wire [54:0] \17891.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left[15] == right[2];
  assign _1_ = 1'h0 == 1'h0;
  assign _2_ = left[14:0] != { right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right };
  assign _3_ = left[14:0] > { right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right };
  assign _4_ = _5_ ? _3_ : right[2];
  assign _5_ = _1_ & _0_;
  assign _6_ = _1_ ? _2_ : 1'h0;
  assign _7_ = _4_ ? 1'h1 : 1'h0;
  assign \17891.read_pipe  = { 34'hzzzzzzzzz, left, right, 2'hz };
  assign return_output = _7_;
endmodule

module bin_op_gte_uint12_t_uint10_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire [48:0] \4604.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output return_output;
  wire return_output;
  input [9:0] right;
  wire [9:0] right;
  assign _0_ = 1'h0 == 1'h0;
  assign _1_ = left != { 2'h0, right };
  assign _2_ = left >= { 2'h0, right };
  assign _3_ = _0_ ? _2_ : \4604.read_pipe [0];
  assign _4_ = _0_ ? _1_ : 1'h0;
  assign _5_ = _3_ ? 1'h1 : 1'h0;
  assign \4604.read_pipe  = { 25'hzzzzzzz, left, right, 2'hz };
  assign return_output = _5_;
endmodule

module bin_op_gte_uint12_t_uint11_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire [49:0] \4507.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output return_output;
  wire return_output;
  input [10:0] right;
  wire [10:0] right;
  assign _0_ = 1'h0 == 1'h0;
  assign _1_ = left != { 1'h0, right };
  assign _2_ = left >= { 1'h0, right };
  assign _3_ = _0_ ? _2_ : \4507.read_pipe [0];
  assign _4_ = _0_ ? _1_ : 1'h0;
  assign _5_ = _3_ ? 1'h1 : 1'h0;
  assign \4507.read_pipe  = { 25'hzzzzzzz, left, right, 2'hz };
  assign return_output = _5_;
endmodule

module bin_op_gte_uint16_t_uint16_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire [66:0] \2153.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = 1'h0 == 1'h0;
  assign _1_ = left != right;
  assign _2_ = left >= right;
  assign _3_ = _0_ ? _2_ : \2153.read_pipe [0];
  assign _4_ = _0_ ? _1_ : 1'h0;
  assign _5_ = _3_ ? 1'h1 : 1'h0;
  assign \2153.read_pipe  = { 33'hzzzzzzzzz, left, right, 2'hz };
  assign return_output = _5_;
endmodule

module bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [31:0] _0_;
  wire [63:0] \9012.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = $signed({ left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left }) * $signed({ right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right });
  assign \9012.read_pipe  = { 32'hzzzzzzzz, right, left };
  assign return_output = _0_;
endmodule

module bin_op_inferred_mult_int16_t_int16_t_1clk_74b2dde4(clk, left, right, return_output);
  wire [31:0] _0_;
  reg [127:0] _1_;
  wire [63:0] \15015.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [127:0] manual_registers;
  wire [127:0] manual_registers_r;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = $signed({ manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79], manual_registers_r[79:64] }) * $signed({ manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95], manual_registers_r[95:80] });
  always @(posedge clk)
    _1_ <= manual_registers;
  assign manual_registers = { \15015.read_pipe [63:32], right, left, _0_, manual_registers_r[95:64] };
  assign manual_registers_r = _1_;
  assign \15015.read_pipe  = manual_registers_r[127:64];
  assign return_output = _0_;
endmodule

module bin_op_inferred_mult_int16_t_int16_t_1clk_8e09bada(clk, left, right, return_output);
  wire [31:0] _0_;
  reg [127:0] _1_;
  wire [63:0] \11779.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [127:0] manual_registers;
  wire [127:0] manual_registers_r;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = $signed({ left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left }) * $signed({ right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right });
  always @(posedge clk)
    _1_ <= manual_registers;
  assign manual_registers = { _0_, right, left, manual_registers_r[127:64] };
  assign manual_registers_r = _1_;
  assign \11779.read_pipe  = manual_registers_r[127:64];
  assign return_output = manual_registers_r[127:96];
endmodule

module bin_op_inferred_mult_int17_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [32:0] _0_;
  wire [65:0] \9479.read_pipe ;
  input [16:0] left;
  wire [16:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = $signed({ left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left }) * $signed({ right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right });
  assign \9479.read_pipe  = { 33'hzzzzzzzzz, right, left };
  assign return_output = _0_;
endmodule

module bin_op_lt_int16_t_int11_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  wire _7_;
  wire [62:0] \5090.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [10:0] right;
  wire [10:0] right;
  assign _0_ = left[15] == right[10];
  assign _1_ = 1'h0 == 1'h0;
  assign _2_ = left[14:0] != { right[10], right[10], right[10], right[10], right };
  assign _3_ = left[14:0] < { right[10], right[10], right[10], right[10], right };
  assign _4_ = _5_ ? _3_ : left[15];
  assign _5_ = _1_ & _0_;
  assign _6_ = _1_ ? _2_ : 1'h0;
  assign _7_ = _4_ ? 1'h1 : 1'h0;
  assign \5090.read_pipe  = { 34'hzzzzzzzzz, left, right, 2'hz };
  assign return_output = _7_;
endmodule

module bin_op_lt_int16_t_int13_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  wire _7_;
  wire [64:0] \5031.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [12:0] right;
  wire [12:0] right;
  assign _0_ = left[15] == right[12];
  assign _1_ = 1'h0 == 1'h0;
  assign _2_ = left[14:0] != { right[12], right[12], right };
  assign _3_ = left[14:0] < { right[12], right[12], right };
  assign _4_ = _5_ ? _3_ : left[15];
  assign _5_ = _1_ & _0_;
  assign _6_ = _1_ ? _2_ : 1'h0;
  assign _7_ = _4_ ? 1'h1 : 1'h0;
  assign \5031.read_pipe  = { 34'hzzzzzzzzz, left, right, 2'hz };
  assign return_output = _7_;
endmodule

module bin_op_lt_int16_t_int14_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  wire _7_;
  wire [65:0] \10279.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [13:0] right;
  wire [13:0] right;
  assign _0_ = left[15] == right[13];
  assign _1_ = 1'h0 == 1'h0;
  assign _2_ = left[14:0] != { right[13], right };
  assign _3_ = left[14:0] < { right[13], right };
  assign _4_ = _5_ ? _3_ : left[15];
  assign _5_ = _1_ & _0_;
  assign _6_ = _1_ ? _2_ : 1'h0;
  assign _7_ = _4_ ? 1'h1 : 1'h0;
  assign \10279.read_pipe  = { 34'hzzzzzzzzz, left, right, 2'hz };
  assign return_output = _7_;
endmodule

module bin_op_lt_int16_t_int14_t_1clk_47c82935(clk, left, right, return_output);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  reg [131:0] _14_ = 132'b0011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01;
  wire [65:0] \14817.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [131:0] manual_registers;
  wire [131:0] manual_registers_r;
  output return_output;
  wire return_output;
  input [13:0] right;
  wire [13:0] right;
  assign _00_ = left[15] == right[13];
  assign _01_ = 1'h0 == 1'h0;
  assign _02_ = left[14:11] != { right[13], right[13:11] };
  assign _03_ = left[14:11] < { right[13], right[13:11] };
  assign _04_ = _05_ ? _03_ : left[15];
  assign _05_ = _01_ & _00_;
  assign _06_ = _01_ ? _02_ : 1'h0;
  assign _07_ = manual_registers_r[130] == 1'h0;
  assign _08_ = manual_registers_r[124:114] != manual_registers_r[108:98];
  assign _09_ = manual_registers_r[124:114] < manual_registers_r[108:98];
  assign _10_ = _11_ ? _09_ : manual_registers_r[67];
  assign _11_ = _07_ & manual_registers_r[131];
  assign _12_ = _07_ ? _08_ : manual_registers_r[130];
  assign _13_ = _10_ ? 1'h1 : 1'h0;
  always @(posedge clk)
    _14_ <= manual_registers;
  assign manual_registers = { _00_, _06_, left, right[13], right[13], right, left, right, _04_, \14817.read_pipe [0], manual_registers_r[131], _12_, manual_registers_r[129:68], _10_, _13_ };
  assign manual_registers_r = _14_;
  assign \14817.read_pipe  = manual_registers_r[131:66];
  assign return_output = _13_;
endmodule

module bin_op_lt_int16_t_int14_t_1clk_658cdf04(clk, left, right, return_output);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  reg [131:0] _14_ = 132'b0011xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0100xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01;
  wire [65:0] \11648.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [131:0] manual_registers;
  wire [131:0] manual_registers_r;
  output return_output;
  wire return_output;
  input [13:0] right;
  wire [13:0] right;
  assign _00_ = left[15] == right[13];
  assign _01_ = 1'h0 == 1'h0;
  assign _02_ = left[14:8] != { right[13], right[13:8] };
  assign _03_ = left[14:8] < { right[13], right[13:8] };
  assign _04_ = _05_ ? _03_ : left[15];
  assign _05_ = _01_ & _00_;
  assign _06_ = _01_ ? _02_ : 1'h0;
  assign _07_ = manual_registers_r[130] == 1'h0;
  assign _08_ = manual_registers_r[121:114] != manual_registers_r[105:98];
  assign _09_ = manual_registers_r[121:114] < manual_registers_r[105:98];
  assign _10_ = _11_ ? _09_ : manual_registers_r[67];
  assign _11_ = _07_ & manual_registers_r[131];
  assign _12_ = _07_ ? _08_ : manual_registers_r[130];
  assign _13_ = _10_ ? 1'h1 : 1'h0;
  always @(posedge clk)
    _14_ <= manual_registers;
  assign manual_registers = { _00_, _06_, left, right[13], right[13], right, left, right, _04_, \11648.read_pipe [0], manual_registers_r[131], _12_, manual_registers_r[129:68], _10_, _13_ };
  assign manual_registers_r = _14_;
  assign \11648.read_pipe  = manual_registers_r[131:66];
  assign return_output = _13_;
endmodule

module bin_op_lt_int16_t_int2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  wire _7_;
  wire [53:0] \18024.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left[15] == right[1];
  assign _1_ = 1'h0 == 1'h0;
  assign _2_ = left[14:0] != { right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right };
  assign _3_ = left[14:0] < { right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right };
  assign _4_ = _5_ ? _3_ : left[15];
  assign _5_ = _1_ & _0_;
  assign _6_ = _1_ ? _2_ : 1'h0;
  assign _7_ = _4_ ? 1'h1 : 1'h0;
  assign \18024.read_pipe  = { 34'hzzzzzzzzz, left, right, 2'hz };
  assign return_output = _7_;
endmodule

module bin_op_lt_int16_t_int2_t_1clk_0c1dd8d4(clk, left, right, return_output);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  reg [107:0] _14_ = 108'b001111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx010011111111111111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01;
  wire [53:0] \18425.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [107:0] manual_registers;
  wire [107:0] manual_registers_r;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _00_ = left[15] == right[1];
  assign _01_ = 1'h0 == 1'h0;
  assign _02_ = left[14] != right[1];
  assign _03_ = left[14] < right[1];
  assign _04_ = _05_ ? _03_ : left[15];
  assign _05_ = _01_ & _00_;
  assign _06_ = _01_ ? _02_ : 1'h0;
  assign _07_ = manual_registers_r[106] == 1'h0;
  assign _08_ = manual_registers_r[103:90] != manual_registers_r[87:74];
  assign _09_ = manual_registers_r[103:90] < manual_registers_r[87:74];
  assign _10_ = _11_ ? _09_ : manual_registers_r[55];
  assign _11_ = _07_ & manual_registers_r[107];
  assign _12_ = _07_ ? _08_ : manual_registers_r[106];
  assign _13_ = _10_ ? 1'h1 : 1'h0;
  always @(posedge clk)
    _14_ <= manual_registers;
  assign manual_registers = { _00_, _06_, left, right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right, left, right, _04_, \18425.read_pipe [0], manual_registers_r[107], _12_, manual_registers_r[105:56], _10_, _13_ };
  assign manual_registers_r = _14_;
  assign \18425.read_pipe  = manual_registers_r[107:54];
  assign return_output = _13_;
endmodule

module bin_op_lt_int16_t_int2_t_1clk_28f95277(clk, left, right, return_output);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  reg [107:0] _14_ = 108'b001111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx010011111111111111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01;
  wire [53:0] \19787.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [107:0] manual_registers;
  wire [107:0] manual_registers_r;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _00_ = left[15] == right[1];
  assign _01_ = 1'h0 == 1'h0;
  assign _02_ = left[14:13] != { right[1], right[1] };
  assign _03_ = left[14:13] < { right[1], right[1] };
  assign _04_ = _05_ ? _03_ : left[15];
  assign _05_ = _01_ & _00_;
  assign _06_ = _01_ ? _02_ : 1'h0;
  assign _07_ = manual_registers_r[106] == 1'h0;
  assign _08_ = manual_registers_r[102:90] != manual_registers_r[86:74];
  assign _09_ = manual_registers_r[102:90] < manual_registers_r[86:74];
  assign _10_ = _11_ ? _09_ : manual_registers_r[55];
  assign _11_ = _07_ & manual_registers_r[107];
  assign _12_ = _07_ ? _08_ : manual_registers_r[106];
  assign _13_ = _10_ ? 1'h1 : 1'h0;
  always @(posedge clk)
    _14_ <= manual_registers;
  assign manual_registers = { _00_, _06_, left, right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right, left, right, _04_, \19787.read_pipe [0], manual_registers_r[107], _12_, manual_registers_r[105:56], _10_, _13_ };
  assign manual_registers_r = _14_;
  assign \19787.read_pipe  = manual_registers_r[107:54];
  assign return_output = _13_;
endmodule

module bin_op_lt_int16_t_int2_t_1clk_b786c783(clk, left, right, return_output);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  reg [107:0] _14_ = 108'b001111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx010011111111111111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01;
  wire [53:0] \18748.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [107:0] manual_registers;
  wire [107:0] manual_registers_r;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _00_ = left[15] == right[1];
  assign _01_ = 1'h0 == 1'h0;
  assign _02_ = left[14:10] != { right[1], right[1], right[1], right[1], right[1] };
  assign _03_ = left[14:10] < { right[1], right[1], right[1], right[1], right[1] };
  assign _04_ = _05_ ? _03_ : left[15];
  assign _05_ = _01_ & _00_;
  assign _06_ = _01_ ? _02_ : 1'h0;
  assign _07_ = manual_registers_r[106] == 1'h0;
  assign _08_ = manual_registers_r[99:90] != manual_registers_r[83:74];
  assign _09_ = manual_registers_r[99:90] < manual_registers_r[83:74];
  assign _10_ = _11_ ? _09_ : manual_registers_r[55];
  assign _11_ = _07_ & manual_registers_r[107];
  assign _12_ = _07_ ? _08_ : manual_registers_r[106];
  assign _13_ = _10_ ? 1'h1 : 1'h0;
  always @(posedge clk)
    _14_ <= manual_registers;
  assign manual_registers = { _00_, _06_, left, right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right, left, right, _04_, \18748.read_pipe [0], manual_registers_r[107], _12_, manual_registers_r[105:56], _10_, _13_ };
  assign manual_registers_r = _14_;
  assign \18748.read_pipe  = manual_registers_r[107:54];
  assign return_output = _13_;
endmodule

module bin_op_lt_int16_t_int2_t_1clk_c313e59a(clk, left, right, return_output);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  reg [107:0] _14_ = 108'b001111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx010011111111111111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01;
  wire [53:0] \19072.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [107:0] manual_registers;
  wire [107:0] manual_registers_r;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _00_ = left[15] == right[1];
  assign _01_ = 1'h0 == 1'h0;
  assign _02_ = left[14:6] != { right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1] };
  assign _03_ = left[14:6] < { right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1] };
  assign _04_ = _05_ ? _03_ : left[15];
  assign _05_ = _01_ & _00_;
  assign _06_ = _01_ ? _02_ : 1'h0;
  assign _07_ = manual_registers_r[106] == 1'h0;
  assign _08_ = manual_registers_r[95:90] != manual_registers_r[79:74];
  assign _09_ = manual_registers_r[95:90] < manual_registers_r[79:74];
  assign _10_ = _11_ ? _09_ : manual_registers_r[55];
  assign _11_ = _07_ & manual_registers_r[107];
  assign _12_ = _07_ ? _08_ : manual_registers_r[106];
  assign _13_ = _10_ ? 1'h1 : 1'h0;
  always @(posedge clk)
    _14_ <= manual_registers;
  assign manual_registers = { _00_, _06_, left, right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right, left, right, _04_, \19072.read_pipe [0], manual_registers_r[107], _12_, manual_registers_r[105:56], _10_, _13_ };
  assign manual_registers_r = _14_;
  assign \19072.read_pipe  = manual_registers_r[107:54];
  assign return_output = _13_;
endmodule

module bin_op_lt_int16_t_int2_t_1clk_f734cd8c(clk, left, right, return_output);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  reg [107:0] _14_ = 108'b001111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx010011111111111111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01;
  wire [53:0] \19396.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [107:0] manual_registers;
  wire [107:0] manual_registers_r;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _00_ = left[15] == right[1];
  assign _01_ = 1'h0 == 1'h0;
  assign _02_ = left[14:1] != { right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1] };
  assign _03_ = left[14:1] < { right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1] };
  assign _04_ = _05_ ? _03_ : left[15];
  assign _05_ = _01_ & _00_;
  assign _06_ = _01_ ? _02_ : 1'h0;
  assign _07_ = manual_registers_r[106] == 1'h0;
  assign _08_ = manual_registers_r[90] != manual_registers_r[74];
  assign _09_ = manual_registers_r[90] < manual_registers_r[74];
  assign _10_ = _11_ ? _09_ : manual_registers_r[55];
  assign _11_ = _07_ & manual_registers_r[107];
  assign _12_ = _07_ ? _08_ : manual_registers_r[106];
  assign _13_ = _10_ ? 1'h1 : 1'h0;
  always @(posedge clk)
    _14_ <= manual_registers;
  assign manual_registers = { _00_, _06_, left, right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right[1], right, left, right, _04_, \19396.read_pipe [0], manual_registers_r[107], _12_, manual_registers_r[105:56], _10_, _13_ };
  assign manual_registers_r = _14_;
  assign \19396.read_pipe  = manual_registers_r[107:54];
  assign return_output = _13_;
endmodule

module bin_op_lt_int16_t_int3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire _6_;
  wire _7_;
  wire [54:0] \10338.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left[15] == right[2];
  assign _1_ = 1'h0 == 1'h0;
  assign _2_ = left[14:0] != { right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right };
  assign _3_ = left[14:0] < { right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right };
  assign _4_ = _5_ ? _3_ : left[15];
  assign _5_ = _1_ & _0_;
  assign _6_ = _1_ ? _2_ : 1'h0;
  assign _7_ = _4_ ? 1'h1 : 1'h0;
  assign \10338.read_pipe  = { 34'hzzzzzzzzz, left, right, 2'hz };
  assign return_output = _7_;
endmodule

module bin_op_lt_int16_t_int3_t_1clk_b2710fdb(clk, left, right, return_output);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  reg [109:0] _14_ = 110'b00111111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0100111111111111111111111xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx01;
  wire [54:0] \14916.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [109:0] manual_registers;
  wire [109:0] manual_registers_r;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _00_ = left[15] == right[2];
  assign _01_ = 1'h0 == 1'h0;
  assign _02_ = left[14:1] != { right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2:1] };
  assign _03_ = left[14:1] < { right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2:1] };
  assign _04_ = _05_ ? _03_ : left[15];
  assign _05_ = _01_ & _00_;
  assign _06_ = _01_ ? _02_ : 1'h0;
  assign _07_ = manual_registers_r[108] == 1'h0;
  assign _08_ = manual_registers_r[92] != manual_registers_r[76];
  assign _09_ = manual_registers_r[92] < manual_registers_r[76];
  assign _10_ = _11_ ? _09_ : manual_registers_r[56];
  assign _11_ = _07_ & manual_registers_r[109];
  assign _12_ = _07_ ? _08_ : manual_registers_r[108];
  assign _13_ = _10_ ? 1'h1 : 1'h0;
  always @(posedge clk)
    _14_ <= manual_registers;
  assign manual_registers = { _00_, _06_, left, right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right[2], right, left, right, _04_, \14916.read_pipe [0], manual_registers_r[109], _12_, manual_registers_r[107:57], _10_, _13_ };
  assign manual_registers_r = _14_;
  assign \14916.read_pipe  = manual_registers_r[109:55];
  assign return_output = _13_;
endmodule

module bin_op_lt_uint12_t_uint10_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire [48:0] \4273.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output return_output;
  wire return_output;
  input [9:0] right;
  wire [9:0] right;
  assign _0_ = 1'h0 == 1'h0;
  assign _1_ = left != { 2'h0, right };
  assign _2_ = left < { 2'h0, right };
  assign _3_ = _0_ ? _2_ : \4273.read_pipe [0];
  assign _4_ = _0_ ? _1_ : 1'h0;
  assign _5_ = _3_ ? 1'h1 : 1'h0;
  assign \4273.read_pipe  = { 25'hzzzzzzz, left, right, 2'hz };
  assign return_output = _5_;
endmodule

module bin_op_lt_uint12_t_uint11_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire [49:0] \4653.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output return_output;
  wire return_output;
  input [10:0] right;
  wire [10:0] right;
  assign _0_ = 1'h0 == 1'h0;
  assign _1_ = left != { 1'h0, right };
  assign _2_ = left < { 1'h0, right };
  assign _3_ = _0_ ? _2_ : \4653.read_pipe [0];
  assign _4_ = _0_ ? _1_ : 1'h0;
  assign _5_ = _3_ ? 1'h1 : 1'h0;
  assign \4653.read_pipe  = { 25'hzzzzzzz, left, right, 2'hz };
  assign return_output = _5_;
endmodule

module bin_op_lt_uint12_t_uint12_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire [50:0] \4556.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output return_output;
  wire return_output;
  input [11:0] right;
  wire [11:0] right;
  assign _0_ = 1'h0 == 1'h0;
  assign _1_ = left != right;
  assign _2_ = left < right;
  assign _3_ = _0_ ? _2_ : \4556.read_pipe [0];
  assign _4_ = _0_ ? _1_ : 1'h0;
  assign _5_ = _3_ ? 1'h1 : 1'h0;
  assign \4556.read_pipe  = { 25'hzzzzzzz, left, right, 2'hz };
  assign return_output = _5_;
endmodule

module bin_op_lt_uint12_t_uint9_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire _4_;
  wire _5_;
  wire [47:0] \4322.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output return_output;
  wire return_output;
  input [8:0] right;
  wire [8:0] right;
  assign _0_ = 1'h0 == 1'h0;
  assign _1_ = left != { 3'h0, right };
  assign _2_ = left < { 3'h0, right };
  assign _3_ = _0_ ? _2_ : \4322.read_pipe [0];
  assign _4_ = _0_ ? _1_ : 1'h0;
  assign _5_ = _3_ ? 1'h1 : 1'h0;
  assign \4322.read_pipe  = { 25'hzzzzzzz, left, right, 2'hz };
  assign return_output = _5_;
endmodule

module bin_op_minus_int11_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [16:0] _0_;
  wire [16:0] _1_;
  wire [142:0] \4911.read_pipe ;
  input [10:0] left;
  wire [10:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { left[10], left[10], left[10], left[10], left[10], left[10], left } - { right[15], right };
  assign _1_ = _0_ - 17'h00000;
  assign \4911.read_pipe  = { left, right, 116'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_;
endmodule

module bin_op_minus_int16_t_int12_t_0clk_de264c78(left, right, return_output);
  wire [16:0] _0_;
  wire [16:0] _1_;
  wire [143:0] \4850.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [11:0] right;
  wire [11:0] right;
  assign _0_ = { left[15], left } - { right[11], right[11], right[11], right[11], right[11], right };
  assign _1_ = _0_ - 17'h00000;
  assign \4850.read_pipe  = { left, right, 116'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_;
endmodule

module bin_op_minus_int16_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [16:0] _0_;
  wire [16:0] _1_;
  wire [147:0] \4133.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { left[15], left } - { right[15], right };
  assign _1_ = _0_ - 17'h00000;
  assign \4133.read_pipe  = { left, right, 116'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_;
endmodule

module bin_op_minus_int16_t_int16_t_1clk_0b435fb4(clk, left, right, return_output);
  wire [9:0] _0_;
  wire [9:0] _1_;
  wire [7:0] _2_;
  wire [7:0] _3_;
  reg [295:0] _4_;
  wire [147:0] \10167.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [295:0] manual_registers;
  wire [295:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[8:0] } - { 1'h0, right[8:0] };
  assign _1_ = _0_ - 10'h000;
  assign _2_ = { manual_registers_r[181], manual_registers_r[181:175] } - { manual_registers_r[197], manual_registers_r[197:191] };
  assign _3_ = _2_ - { 7'h00, manual_registers_r[148] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 25'h0000000, _1_[8:0], 7'h00, right[8:0], 7'h00, left[8:0], right, left, 7'h00, _1_, _1_[9], manual_registers_r[295:264], _3_, manual_registers_r[238:230], _3_, manual_registers_r[238:230], 9'h000, manual_registers_r[197:191], 9'h000, manual_registers_r[181:175], manual_registers_r[197:166], 9'h000, _3_, _3_[7] };
  assign manual_registers_r = _4_;
  assign \10167.read_pipe  = manual_registers_r[295:148];
  assign return_output = { _3_, manual_registers_r[238:230] };
endmodule

module bin_op_minus_int16_t_int16_t_1clk_53c482d4(clk, left, right, return_output);
  wire [4:0] _0_;
  wire [4:0] _1_;
  wire [12:0] _2_;
  wire [12:0] _3_;
  reg [295:0] _4_;
  wire [147:0] \13517.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [295:0] manual_registers;
  wire [295:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[3:0] } - { 1'h0, right[3:0] };
  assign _1_ = _0_ - 5'h00;
  assign _2_ = { manual_registers_r[181], manual_registers_r[181:170] } - { manual_registers_r[197], manual_registers_r[197:186] };
  assign _3_ = _2_ - { 12'h000, manual_registers_r[148] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 30'h00000000, _1_[3:0], 12'h000, right[3:0], 12'h000, left[3:0], right, left, 12'h000, _1_, _1_[4], manual_registers_r[295:264], _3_, manual_registers_r[233:230], _3_, manual_registers_r[233:230], 4'h0, manual_registers_r[197:186], 4'h0, manual_registers_r[181:170], manual_registers_r[197:166], 4'h0, _3_, _3_[12] };
  assign manual_registers_r = _4_;
  assign \13517.read_pipe  = manual_registers_r[295:148];
  assign return_output = { _3_, manual_registers_r[233:230] };
endmodule

module bin_op_minus_int16_t_int16_t_1clk_817b0fc9(clk, left, right, return_output);
  wire [14:0] _0_;
  wire [14:0] _1_;
  wire [2:0] _2_;
  wire [2:0] _3_;
  reg [295:0] _4_;
  wire [147:0] \19171.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [295:0] manual_registers;
  wire [295:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[13:0] } - { 1'h0, right[13:0] };
  assign _1_ = _0_ - 15'h0000;
  assign _2_ = { manual_registers_r[181], manual_registers_r[181:180] } - { manual_registers_r[197], manual_registers_r[197:196] };
  assign _3_ = _2_ - { 2'h0, manual_registers_r[148] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 20'h00000, _1_[13:0], 2'h0, right[13:0], 2'h0, left[13:0], right, left, 2'h0, _1_, _1_[14], manual_registers_r[295:264], _3_, manual_registers_r[243:230], _3_, manual_registers_r[243:230], 14'h0000, manual_registers_r[197:196], 14'h0000, manual_registers_r[181:180], manual_registers_r[197:166], 14'h0000, _3_, _3_[2] };
  assign manual_registers_r = _4_;
  assign \19171.read_pipe  = manual_registers_r[295:148];
  assign return_output = { _3_, manual_registers_r[243:230] };
endmodule

module bin_op_minus_int16_t_int16_t_1clk_89bddacd(clk, left, right, return_output);
  wire [8:0] _0_;
  wire [8:0] _1_;
  wire [8:0] _2_;
  wire [8:0] _3_;
  reg [295:0] _4_;
  wire [147:0] \18847.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [295:0] manual_registers;
  wire [295:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[7:0] } - { 1'h0, right[7:0] };
  assign _1_ = _0_ - 9'h000;
  assign _2_ = { manual_registers_r[181], manual_registers_r[181:174] } - { manual_registers_r[197], manual_registers_r[197:190] };
  assign _3_ = _2_ - { 8'h00, manual_registers_r[148] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 26'h0000000, _1_[7:0], 8'h00, right[7:0], 8'h00, left[7:0], right, left, 8'h00, _1_, _1_[8], manual_registers_r[295:264], _3_, manual_registers_r[237:230], _3_, manual_registers_r[237:230], 8'h00, manual_registers_r[197:190], 8'h00, manual_registers_r[181:174], manual_registers_r[197:166], 8'h00, _3_, _3_[8] };
  assign manual_registers_r = _4_;
  assign \18847.read_pipe  = manual_registers_r[295:148];
  assign return_output = { _3_, manual_registers_r[237:230] };
endmodule

module bin_op_minus_int16_t_int16_t_1clk_9c7be3c3(clk, left, right, return_output);
  wire [4:0] _0_;
  wire [4:0] _1_;
  wire [12:0] _2_;
  wire [12:0] _3_;
  reg [295:0] _4_;
  wire [147:0] \19886.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [295:0] manual_registers;
  wire [295:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[3:0] } - { 1'h0, right[3:0] };
  assign _1_ = _0_ - 5'h00;
  assign _2_ = { manual_registers_r[181], manual_registers_r[181:170] } - { manual_registers_r[197], manual_registers_r[197:186] };
  assign _3_ = _2_ - { 12'h000, manual_registers_r[148] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 30'h00000000, _1_[3:0], 12'h000, right[3:0], 12'h000, left[3:0], right, left, 12'h000, _1_, _1_[4], manual_registers_r[295:264], _3_, manual_registers_r[233:230], _3_, manual_registers_r[233:230], 4'h0, manual_registers_r[197:186], 4'h0, manual_registers_r[181:170], manual_registers_r[197:166], 4'h0, _3_, _3_[12] };
  assign manual_registers_r = _4_;
  assign \19886.read_pipe  = manual_registers_r[295:148];
  assign return_output = { _3_, manual_registers_r[233:230] };
endmodule

module bin_op_minus_int16_t_int16_t_1clk_9ed66035(clk, left, right, return_output);
  wire [1:0] _0_;
  wire [1:0] _1_;
  wire [15:0] _2_;
  wire [15:0] _3_;
  reg [295:0] _4_;
  wire [147:0] \18524.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [295:0] manual_registers;
  wire [295:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[0] } - { 1'h0, right[0] };
  assign _1_ = _0_ - 2'h0;
  assign _2_ = { manual_registers_r[181], manual_registers_r[181:167] } - { manual_registers_r[197], manual_registers_r[197:183] };
  assign _3_ = _2_ - { 15'h0000, manual_registers_r[148] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 33'h000000000, _1_[0], 15'h0000, right[0], 15'h0000, left[0], right, left, 15'h0000, _1_, _1_[1], manual_registers_r[295:264], _3_, manual_registers_r[230], _3_, manual_registers_r[230], 1'h0, manual_registers_r[197:183], 1'h0, manual_registers_r[181:167], manual_registers_r[197:166], 1'h0, _3_, _3_[15] };
  assign manual_registers_r = _4_;
  assign \18524.read_pipe  = manual_registers_r[295:148];
  assign return_output = { _3_, manual_registers_r[230] };
endmodule

module bin_op_minus_int17_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [17:0] _0_;
  wire [17:0] _1_;
  wire [155:0] \18146.read_pipe ;
  input [16:0] left;
  wire [16:0] left;
  output [17:0] return_output;
  wire [17:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { left[16], left } - { right[15], right[15], right };
  assign _1_ = _0_ - 18'h00000;
  assign \18146.read_pipe  = { left, right, 123'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_;
endmodule

module bin_op_minus_int17_t_int16_t_1clk_1e3ac026(clk, left, right, return_output);
  wire [1:0] _0_;
  wire [1:0] _1_;
  wire [16:0] _2_;
  wire [16:0] _3_;
  reg [311:0] _4_;
  wire [155:0] \19495.read_pipe ;
  input clk;
  wire clk;
  input [16:0] left;
  wire [16:0] left;
  wire [311:0] manual_registers;
  wire [311:0] manual_registers_r;
  output [17:0] return_output;
  wire [17:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[0] } - { 1'h0, right[0] };
  assign _1_ = _0_ - 2'h0;
  assign _2_ = { manual_registers_r[191], manual_registers_r[191:176] } - { manual_registers_r[208], manual_registers_r[208:193] };
  assign _3_ = _2_ - { 16'h0000, manual_registers_r[156] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 35'h000000000, _1_[0], 16'h0000, right[0], 16'h0000, left[0], right[15], right, left, 16'h0000, _1_, _1_[1], manual_registers_r[311:279], _3_, manual_registers_r[243], _3_, manual_registers_r[243], 1'h0, manual_registers_r[208:193], 1'h0, manual_registers_r[191:176], manual_registers_r[208:175], 1'h0, _3_, _3_[16] };
  assign manual_registers_r = _4_;
  assign \19495.read_pipe  = manual_registers_r[311:156];
  assign return_output = { _3_, manual_registers_r[243] };
endmodule

module bin_op_minus_int17_t_int16_t_1clk_2cd5b61d(clk, left, right, return_output);
  wire [14:0] _0_;
  wire [14:0] _1_;
  wire [3:0] _2_;
  wire [3:0] _3_;
  reg [311:0] _4_;
  wire [155:0] \19673.read_pipe ;
  input clk;
  wire clk;
  input [16:0] left;
  wire [16:0] left;
  wire [311:0] manual_registers;
  wire [311:0] manual_registers_r;
  output [17:0] return_output;
  wire [17:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[13:0] } - { 1'h0, right[13:0] };
  assign _1_ = _0_ - 15'h0000;
  assign _2_ = { manual_registers_r[191], manual_registers_r[191:189] } - { manual_registers_r[208], manual_registers_r[208:206] };
  assign _3_ = _2_ - { 3'h0, manual_registers_r[156] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 22'h000000, _1_[13:0], 3'h0, right[13:0], 3'h0, left[13:0], right[15], right, left, 3'h0, _1_, _1_[14], manual_registers_r[311:279], _3_, manual_registers_r[256:243], _3_, manual_registers_r[256:243], 14'h0000, manual_registers_r[208:206], 14'h0000, manual_registers_r[191:189], manual_registers_r[208:175], 14'h0000, _3_, _3_[3] };
  assign manual_registers_r = _4_;
  assign \19673.read_pipe  = manual_registers_r[311:156];
  assign return_output = { _3_, manual_registers_r[256:243] };
endmodule

module bin_op_minus_int17_t_int16_t_1clk_699272f6(clk, left, right, return_output);
  wire [11:0] _0_;
  wire [11:0] _1_;
  wire [6:0] _2_;
  wire [6:0] _3_;
  reg [311:0] _4_;
  wire [155:0] \18311.read_pipe ;
  input clk;
  wire clk;
  input [16:0] left;
  wire [16:0] left;
  wire [311:0] manual_registers;
  wire [311:0] manual_registers_r;
  output [17:0] return_output;
  wire [17:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[10:0] } - { 1'h0, right[10:0] };
  assign _1_ = _0_ - 12'h000;
  assign _2_ = { manual_registers_r[191], manual_registers_r[191:186] } - { manual_registers_r[208], manual_registers_r[208:203] };
  assign _3_ = _2_ - { 6'h00, manual_registers_r[156] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 25'h0000000, _1_[10:0], 6'h00, right[10:0], 6'h00, left[10:0], right[15], right, left, 6'h00, _1_, _1_[11], manual_registers_r[311:279], _3_, manual_registers_r[253:243], _3_, manual_registers_r[253:243], 11'h000, manual_registers_r[208:203], 11'h000, manual_registers_r[191:186], manual_registers_r[208:175], 11'h000, _3_, _3_[6] };
  assign manual_registers_r = _4_;
  assign \18311.read_pipe  = manual_registers_r[311:156];
  assign return_output = { _3_, manual_registers_r[253:243] };
endmodule

module bin_op_minus_int32_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [32:0] _0_;
  wire [32:0] _1_;
  wire [275:0] \9277.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { left[31], left } - { right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right };
  assign _1_ = _0_ - 33'h000000000;
  assign \9277.read_pipe  = { left, right, 228'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_;
endmodule

module bin_op_minus_int32_t_int17_t_0clk_de264c78(left, right, return_output);
  wire [32:0] _0_;
  wire [32:0] _1_;
  wire [276:0] \9033.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [16:0] right;
  wire [16:0] right;
  assign _0_ = { left[31], left } - { right[16], right[16], right[16], right[16], right[16], right[16], right[16], right[16], right[16], right[16], right[16], right[16], right[16], right[16], right[16], right[16], right };
  assign _1_ = _0_ - 33'h000000000;
  assign \9033.read_pipe  = { left, right, 228'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_;
endmodule

module bin_op_minus_int33_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [33:0] _0_;
  wire [33:0] _1_;
  wire [283:0] \9155.read_pipe ;
  input [32:0] left;
  wire [32:0] left;
  output [33:0] return_output;
  wire [33:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { left[32], left } - { right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right };
  assign _1_ = _0_ - 34'h000000000;
  assign \9155.read_pipe  = { left, right, 235'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_;
endmodule

module bin_op_minus_int34_t_int32_t_0clk_de264c78(left, right, return_output);
  wire [34:0] _0_;
  wire [34:0] _1_;
  wire [307:0] \9216.read_pipe ;
  input [33:0] left;
  wire [33:0] left;
  output [34:0] return_output;
  wire [34:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign _0_ = { left[33], left } - { right[31], right[31], right[31], right };
  assign _1_ = _0_ - 35'h000000000;
  assign \9216.read_pipe  = { left, right, 242'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_;
endmodule

module bin_op_neq_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  wire [5:0] \1959.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == right;
  assign _1_ = 1'h1 & _0_;
  assign _2_ = ~ _1_;
  assign _3_ = _2_ ? 1'h1 : 1'h0;
  assign \1959.read_pipe  = { left, right, 4'hz };
  assign return_output = _3_;
endmodule

module bin_op_or_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [4:0] \2857.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left | right;
  assign \2857.read_pipe  = { left, right, 3'hz };
  assign return_output = _0_;
endmodule

module bin_op_or_uint4_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire [3:0] _0_;
  wire [19:0] \2799.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output [3:0] return_output;
  wire [3:0] return_output;
  input [3:0] right;
  wire [3:0] right;
  assign _0_ = left | right;
  assign \2799.read_pipe  = { left, right, 12'hzzz };
  assign return_output = _0_;
endmodule

module bin_op_plus_int16_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [17:0] _0_;
  wire [17:0] _1_;
  wire [153:0] \4193.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[15], left } + { 1'h0, right[15], right };
  assign _1_ = _0_ + 18'h00000;
  assign \4193.read_pipe  = { left, right, 122'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_[16:0];
endmodule

module bin_op_plus_int16_t_int16_t_1clk_817b0fc9(clk, left, right, return_output);
  wire [15:0] _0_;
  wire [15:0] _1_;
  wire [2:0] _2_;
  wire [2:0] _3_;
  reg [307:0] _4_;
  wire [153:0] \19284.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [307:0] manual_registers;
  wire [307:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[14:0] } + { 1'h0, right[14:0] };
  assign _1_ = _0_ + 16'h0000;
  assign _2_ = { 1'h0, manual_registers_r[189:188] } + { 1'h0, manual_registers_r[206:205] };
  assign _3_ = _2_ + { 2'h0, manual_registers_r[154] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 20'h00000, _1_[14:0], 2'h0, right[14:0], 2'h0, left[14:0], right[15], right, left[15], left, 2'h0, _1_, _1_[15], manual_registers_r[307:276], _3_[1:0], manual_registers_r[255:241], 1'h0, _3_[1:0], manual_registers_r[255:241], 15'h0000, manual_registers_r[206:205], 15'h0000, manual_registers_r[189:188], manual_registers_r[206:173], 15'h0000, _3_, _3_[2] };
  assign manual_registers_r = _4_;
  assign \19284.read_pipe  = manual_registers_r[307:154];
  assign return_output = { _3_[1:0], manual_registers_r[255:241] };
endmodule

module bin_op_plus_int16_t_int16_t_1clk_89bddacd(clk, left, right, return_output);
  wire [9:0] _0_;
  wire [9:0] _1_;
  wire [8:0] _2_;
  wire [8:0] _3_;
  reg [307:0] _4_;
  wire [153:0] \18960.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [307:0] manual_registers;
  wire [307:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[8:0] } + { 1'h0, right[8:0] };
  assign _1_ = _0_ + 10'h000;
  assign _2_ = { 1'h0, manual_registers_r[189:182] } + { 1'h0, manual_registers_r[206:199] };
  assign _3_ = _2_ + { 8'h00, manual_registers_r[154] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 26'h0000000, _1_[8:0], 8'h00, right[8:0], 8'h00, left[8:0], right[15], right, left[15], left, 8'h00, _1_, _1_[9], manual_registers_r[307:276], _3_[7:0], manual_registers_r[249:241], 1'h0, _3_[7:0], manual_registers_r[249:241], 9'h000, manual_registers_r[206:199], 9'h000, manual_registers_r[189:182], manual_registers_r[206:173], 9'h000, _3_, _3_[8] };
  assign manual_registers_r = _4_;
  assign \18960.read_pipe  = manual_registers_r[307:154];
  assign return_output = { _3_[7:0], manual_registers_r[249:241] };
endmodule

module bin_op_plus_int16_t_int16_t_1clk_9c7be3c3(clk, left, right, return_output);
  wire [4:0] _0_;
  wire [4:0] _1_;
  wire [13:0] _2_;
  wire [13:0] _3_;
  reg [307:0] _4_;
  wire [153:0] \19999.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [307:0] manual_registers;
  wire [307:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[3:0] } + { 1'h0, right[3:0] };
  assign _1_ = _0_ + 5'h00;
  assign _2_ = { 1'h0, manual_registers_r[189:177] } + { 1'h0, manual_registers_r[206:194] };
  assign _3_ = _2_ + { 13'h0000, manual_registers_r[154] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 31'h00000000, _1_[3:0], 13'h0000, right[3:0], 13'h0000, left[3:0], right[15], right, left[15], left, 13'h0000, _1_, _1_[4], manual_registers_r[307:276], _3_[12:0], manual_registers_r[244:241], 1'h0, _3_[12:0], manual_registers_r[244:241], 4'h0, manual_registers_r[206:194], 4'h0, manual_registers_r[189:177], manual_registers_r[206:173], 4'h0, _3_, _3_[13] };
  assign manual_registers_r = _4_;
  assign \19999.read_pipe  = manual_registers_r[307:154];
  assign return_output = { _3_[12:0], manual_registers_r[244:241] };
endmodule

module bin_op_plus_int16_t_int16_t_1clk_9ed66035(clk, left, right, return_output);
  wire [1:0] _0_;
  wire [1:0] _1_;
  wire [16:0] _2_;
  wire [16:0] _3_;
  reg [307:0] _4_;
  wire [153:0] \18636.read_pipe ;
  input clk;
  wire clk;
  input [15:0] left;
  wire [15:0] left;
  wire [307:0] manual_registers;
  wire [307:0] manual_registers_r;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[0] } + { 1'h0, right[0] };
  assign _1_ = _0_ + 2'h0;
  assign _2_ = { 1'h0, manual_registers_r[189:174] } + { 1'h0, manual_registers_r[206:191] };
  assign _3_ = _2_ + { 16'h0000, manual_registers_r[154] };
  always @(posedge clk)
    _4_ <= manual_registers;
  assign manual_registers = { left, right, 34'h000000000, _1_[0], 16'h0000, right[0], 16'h0000, left[0], right[15], right, left[15], left, 16'h0000, _1_, _1_[1], manual_registers_r[307:276], _3_[15:0], manual_registers_r[241], 1'h0, _3_[15:0], manual_registers_r[241], 1'h0, manual_registers_r[206:191], 1'h0, manual_registers_r[189:174], manual_registers_r[206:173], 1'h0, _3_, _3_[16] };
  assign manual_registers_r = _4_;
  assign \18636.read_pipe  = manual_registers_r[307:154];
  assign return_output = { _3_[15:0], manual_registers_r[241] };
endmodule

module bin_op_plus_int16_t_int32_t_0clk_de264c78(left, right, return_output);
  wire [33:0] _0_;
  wire [33:0] _1_;
  wire [281:0] \10416.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign _0_ = { 1'h0, left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left[15], left } + { 1'h0, right[31], right };
  assign _1_ = _0_ + 34'h000000000;
  assign \10416.read_pipe  = { left, right, 234'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_[32:0];
endmodule

module bin_op_plus_int32_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [33:0] _0_;
  wire [33:0] _1_;
  wire [281:0] \9094.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[31], left } + { 1'h0, right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right };
  assign _1_ = _0_ + 34'h000000000;
  assign \9094.read_pipe  = { left, right, 234'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_[32:0];
endmodule

module bin_op_plus_int33_t_int16_t_0clk_de264c78(left, right, return_output);
  wire [34:0] _0_;
  wire [34:0] _1_;
  wire [289:0] \9338.read_pipe ;
  input [32:0] left;
  wire [32:0] left;
  output [33:0] return_output;
  wire [33:0] return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = { 1'h0, left[32], left } + { 1'h0, right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right[15], right };
  assign _1_ = _0_ + 35'h000000000;
  assign \9338.read_pipe  = { left, right, 241'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_[33:0];
endmodule

module bin_op_plus_int34_t_int32_t_0clk_de264c78(left, right, return_output);
  wire [35:0] _0_;
  wire [35:0] _1_;
  wire [313:0] \9399.read_pipe ;
  input [33:0] left;
  wire [33:0] left;
  output [34:0] return_output;
  wire [34:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign _0_ = { 1'h0, left[33], left } + { 1'h0, right[31], right[31], right[31], right };
  assign _1_ = _0_ + 36'h000000000;
  assign \9399.read_pipe  = { left, right, 248'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _1_[34:0];
endmodule

module bin_op_plus_uint12_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [12:0] _0_;
  wire [100:0] \4702.read_pipe ;
  input [11:0] left;
  wire [11:0] left;
  output [12:0] return_output;
  wire [12:0] return_output;
  input right;
  wire right;
  assign _0_ = { 1'h0, left } + { 12'h000, right };
  assign \4702.read_pipe  = { left, right, 88'hzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _0_;
endmodule

module bin_op_plus_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [16:0] _0_;
  wire [132:0] \2100.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input right;
  wire right;
  assign _0_ = { 1'h0, left } + { 16'h0000, right };
  assign \2100.read_pipe  = { left, right, 116'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _0_;
endmodule

module bin_op_plus_uint17_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [17:0] _0_;
  wire [140:0] \20131.read_pipe ;
  input [16:0] left;
  wire [16:0] left;
  output [17:0] return_output;
  wire [17:0] return_output;
  input right;
  wire right;
  assign _0_ = { 1'h0, left } + { 17'h00000, right };
  assign \20131.read_pipe  = { left, right, 123'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _0_;
endmodule

module bin_op_plus_uint18_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [18:0] _0_;
  wire [148:0] \17971.read_pipe ;
  input [17:0] left;
  wire [17:0] left;
  output [18:0] return_output;
  wire [18:0] return_output;
  input right;
  wire right;
  assign _0_ = { 1'h0, left } + { 18'h00000, right };
  assign \17971.read_pipe  = { left, right, 130'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _0_;
endmodule

module bin_op_plus_uint32_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [32:0] _0_;
  wire [260:0] \3944.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input right;
  wire right;
  assign _0_ = { 1'h0, left } + { 32'h00000000, right };
  assign \3944.read_pipe  = { left, right, 228'hzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz };
  assign return_output = _0_;
endmodule

module bin_op_plus_uint4_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [4:0] _0_;
  wire [36:0] \2201.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output [4:0] return_output;
  wire [4:0] return_output;
  input right;
  wire right;
  assign _0_ = { 1'h0, left } + { 4'h0, right };
  assign \2201.read_pipe  = { left, right, 32'hzzzzzzzz };
  assign return_output = _0_;
endmodule

module buttons_module_0clk_380ecc95(clk, clock_enable, btn, \module_to_global.buttons );
  wire [7:0] _0_;
  reg [7:0] _1_ = 8'h00;
  input [3:0] btn;
  wire [3:0] btn;
  wire [7:0] btn_cdc_registers;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  output [3:0] \module_to_global.buttons ;
  wire [3:0] \module_to_global.buttons ;
  wire [7:0] reg_comb_btn_cdc_registers;
  assign _0_ = clock_enable ? reg_comb_btn_cdc_registers : btn_cdc_registers;
  always @(posedge clk)
    _1_ <= _0_;
  assign btn_cdc_registers = _1_;
  assign reg_comb_btn_cdc_registers = { btn_cdc_registers[3:0], btn };
  assign \module_to_global.buttons  = btn_cdc_registers[7:4];
endmodule

module clk_cross_external_vga_timing_feedback(in_clk, in_clk_en, \in_data.data , out_clk, \rd_return_output.data );
  wire [29:0] _0_;
  wire [29:0] _1_;
  reg [29:0] _2_ = 30'h00000000;
  wire [29:0] clock_disabled_value_r;
  input in_clk;
  wire in_clk;
  input in_clk_en;
  wire in_clk_en;
  input [29:0] \in_data.data ;
  wire [29:0] \in_data.data ;
  input out_clk;
  wire out_clk;
  output [29:0] \rd_return_output.data ;
  wire [29:0] \rd_return_output.data ;
  assign _0_ = in_clk_en ? \in_data.data  : clock_disabled_value_r;
  assign _1_ = in_clk_en ? \in_data.data  : clock_disabled_value_r;
  always @(posedge in_clk)
    _2_ <= _1_;
  assign clock_disabled_value_r = _2_;
  assign \rd_return_output.data  = _0_;
endmodule

module const_sl_1_int16_t_0clk_de264c78(x, return_output);
  wire [15:0] _0_;
  wire [31:0] \4831.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign _0_ = x << 31'h00000001;
  assign \4831.read_pipe  = { 16'hzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_0_int16_t_0clk_de264c78(x, return_output);
  wire [15:0] _0_;
  wire [31:0] \18207.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign _0_ = $signed(x) >>> 31'h00000000;
  assign \18207.read_pipe  = { 16'hzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_0_uint4_t_0clk_de264c78(x, return_output);
  wire [3:0] _0_;
  wire [7:0] \4035.read_pipe ;
  output [3:0] return_output;
  wire [3:0] return_output;
  input [3:0] x;
  wire [3:0] x;
  assign _0_ = x >> 31'h00000000;
  assign \4035.read_pipe  = { 4'hz, x };
  assign return_output = _0_;
endmodule

module const_sr_0_uint8_t_0clk_de264c78(x, return_output);
  wire [7:0] _0_;
  wire [15:0] \2455.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign _0_ = x >> 31'h00000000;
  assign \2455.read_pipe  = { 8'hzz, x };
  assign return_output = _0_;
endmodule

module const_sr_14_int32_t_0clk_de264c78(x, return_output);
  wire [31:0] _0_;
  wire [63:0] \10397.read_pipe ;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] x;
  wire [31:0] x;
  assign _0_ = $signed(x) >>> 31'h0000000e;
  assign \10397.read_pipe  = { 32'hzzzzzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_1_int16_t_0clk_de264c78(x, return_output);
  wire [15:0] _0_;
  wire [31:0] \18108.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign _0_ = $signed(x) >>> 31'h00000001;
  assign \18108.read_pipe  = { 16'hzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_1_uint8_t_0clk_de264c78(x, return_output);
  wire [7:0] _0_;
  wire [15:0] \2474.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign _0_ = x >> 31'h00000001;
  assign \2474.read_pipe  = { 8'hzz, x };
  assign return_output = _0_;
endmodule

module const_sr_2_int16_t_0clk_de264c78(x, return_output);
  wire [15:0] _0_;
  wire [31:0] \9519.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign _0_ = $signed(x) >>> 31'h00000002;
  assign \9519.read_pipe  = { 16'hzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_2_int17_t_0clk_de264c78(x, return_output);
  wire [16:0] _0_;
  wire [33:0] \9538.read_pipe ;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [16:0] x;
  wire [16:0] x;
  assign _0_ = $signed(x) >>> 31'h00000002;
  assign \9538.read_pipe  = { 17'hzzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_2_int18_t_0clk_de264c78(x, return_output);
  wire [17:0] _0_;
  wire [35:0] \9582.read_pipe ;
  output [17:0] return_output;
  wire [17:0] return_output;
  input [17:0] x;
  wire [17:0] x;
  assign _0_ = $signed(x) >>> 31'h00000002;
  assign \9582.read_pipe  = { 18'hzzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_2_uint8_t_0clk_de264c78(x, return_output);
  wire [7:0] _0_;
  wire [15:0] \2493.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign _0_ = x >> 31'h00000002;
  assign \2493.read_pipe  = { 8'hzz, x };
  assign return_output = _0_;
endmodule

module const_sr_3_int16_t_0clk_de264c78(x, return_output);
  wire [15:0] _0_;
  wire [31:0] \18127.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign _0_ = $signed(x) >>> 31'h00000003;
  assign \18127.read_pipe  = { 16'hzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_3_uint4_t_0clk_de264c78(x, return_output);
  wire [3:0] _0_;
  wire [7:0] \4054.read_pipe ;
  output [3:0] return_output;
  wire [3:0] return_output;
  input [3:0] x;
  wire [3:0] x;
  assign _0_ = x >> 31'h00000003;
  assign \4054.read_pipe  = { 4'hz, x };
  assign return_output = _0_;
endmodule

module const_sr_3_uint8_t_0clk_de264c78(x, return_output);
  wire [7:0] _0_;
  wire [15:0] \2512.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign _0_ = x >> 31'h00000003;
  assign \2512.read_pipe  = { 8'hzz, x };
  assign return_output = _0_;
endmodule

module const_sr_4_int16_t_0clk_de264c78(x, return_output);
  wire [15:0] _0_;
  wire [31:0] \18226.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign _0_ = $signed(x) >>> 31'h00000004;
  assign \18226.read_pipe  = { 16'hzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_4_uint8_t_0clk_de264c78(x, return_output);
  wire [7:0] _0_;
  wire [15:0] \2531.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign _0_ = x >> 31'h00000004;
  assign \2531.read_pipe  = { 8'hzz, x };
  assign return_output = _0_;
endmodule

module const_sr_5_int16_t_0clk_de264c78(x, return_output);
  wire [15:0] _0_;
  wire [31:0] \4114.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign _0_ = $signed(x) >>> 31'h00000005;
  assign \4114.read_pipe  = { 16'hzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_5_uint8_t_0clk_de264c78(x, return_output);
  wire [7:0] _0_;
  wire [15:0] \2550.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign _0_ = x >> 31'h00000005;
  assign \2550.read_pipe  = { 8'hzz, x };
  assign return_output = _0_;
endmodule

module const_sr_6_int16_t_0clk_de264c78(x, return_output);
  wire [15:0] _0_;
  wire [31:0] \4254.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign _0_ = $signed(x) >>> 31'h00000006;
  assign \4254.read_pipe  = { 16'hzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_6_int32_t_0clk_de264c78(x, return_output);
  wire [31:0] _0_;
  wire [63:0] \9460.read_pipe ;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] x;
  wire [31:0] x;
  assign _0_ = $signed(x) >>> 31'h00000006;
  assign \9460.read_pipe  = { 32'hzzzzzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_6_int33_t_0clk_de264c78(x, return_output);
  wire [32:0] _0_;
  wire [65:0] \9500.read_pipe ;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [32:0] x;
  wire [32:0] x;
  assign _0_ = $signed(x) >>> 31'h00000006;
  assign \9500.read_pipe  = { 33'hzzzzzzzzz, x };
  assign return_output = _0_;
endmodule

module const_sr_6_uint8_t_0clk_de264c78(x, return_output);
  wire [7:0] _0_;
  wire [15:0] \2569.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign _0_ = x >> 31'h00000006;
  assign \2569.read_pipe  = { 8'hzz, x };
  assign return_output = _0_;
endmodule

module const_sr_7_uint8_t_0clk_de264c78(x, return_output);
  wire [7:0] _0_;
  wire [15:0] \2588.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign _0_ = x >> 31'h00000007;
  assign \2588.read_pipe  = { 8'hzz, x };
  assign return_output = _0_;
endmodule

module const_sr_8_int16_t_0clk_de264c78(x, return_output);
  wire [15:0] _0_;
  wire [31:0] \4095.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign _0_ = $signed(x) >>> 31'h00000008;
  assign \4095.read_pipe  = { 16'hzzzz, x };
  assign return_output = _0_;
endmodule

module donut_18clk_f17c8855(clk, \global_to_module.state , i, j, return_output);
  wire _0000_;
  wire _0001_;
  wire [15:0] _0002_;
  wire [15:0] _0003_;
  wire [15:0] _0004_;
  wire [31:0] _0005_;
  wire [31:0] _0006_;
  wire [32:0] _0007_;
  wire [31:0] _0008_;
  wire [31:0] _0009_;
  wire [32:0] _0010_;
  wire [31:0] _0011_;
  wire [31:0] _0012_;
  wire [32:0] _0013_;
  wire [15:0] _0014_;
  wire [15:0] _0015_;
  wire [16:0] _0016_;
  wire [15:0] _0017_;
  wire [15:0] _0018_;
  wire [16:0] _0019_;
  wire [16:0] _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire [15:0] _0027_;
  wire [15:0] _0028_;
  wire [15:0] _0029_;
  wire [31:0] _0030_;
  wire [31:0] _0031_;
  wire [32:0] _0032_;
  wire [31:0] _0033_;
  wire [31:0] _0034_;
  wire [32:0] _0035_;
  wire [31:0] _0036_;
  wire [31:0] _0037_;
  wire [32:0] _0038_;
  wire [15:0] _0039_;
  wire [15:0] _0040_;
  wire [16:0] _0041_;
  wire [15:0] _0042_;
  wire [15:0] _0043_;
  wire [16:0] _0044_;
  wire [16:0] _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire [15:0] _0052_;
  wire [15:0] _0053_;
  wire [15:0] _0054_;
  wire [31:0] _0055_;
  wire [31:0] _0056_;
  wire [32:0] _0057_;
  wire [31:0] _0058_;
  wire [31:0] _0059_;
  wire [32:0] _0060_;
  wire [31:0] _0061_;
  wire [31:0] _0062_;
  wire [32:0] _0063_;
  wire [15:0] _0064_;
  wire [15:0] _0065_;
  wire [16:0] _0066_;
  wire [15:0] _0067_;
  wire [15:0] _0068_;
  wire [16:0] _0069_;
  wire [16:0] _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire [15:0] _0077_;
  wire [15:0] _0078_;
  wire [15:0] _0079_;
  wire [31:0] _0080_;
  wire [31:0] _0081_;
  wire [32:0] _0082_;
  wire [31:0] _0083_;
  wire [31:0] _0084_;
  wire [32:0] _0085_;
  wire [31:0] _0086_;
  wire [31:0] _0087_;
  wire [32:0] _0088_;
  wire [15:0] _0089_;
  wire [15:0] _0090_;
  wire [16:0] _0091_;
  wire [15:0] _0092_;
  wire [15:0] _0093_;
  wire [16:0] _0094_;
  wire [16:0] _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire [15:0] _0102_;
  wire [15:0] _0103_;
  wire [15:0] _0104_;
  wire [31:0] _0105_;
  wire [31:0] _0106_;
  wire [32:0] _0107_;
  wire [31:0] _0108_;
  wire [31:0] _0109_;
  wire [32:0] _0110_;
  wire [31:0] _0111_;
  wire [31:0] _0112_;
  wire [32:0] _0113_;
  wire [15:0] _0114_;
  wire [15:0] _0115_;
  wire [16:0] _0116_;
  wire [15:0] _0117_;
  wire [15:0] _0118_;
  wire [16:0] _0119_;
  wire [16:0] _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire [15:0] _0127_;
  wire [15:0] _0128_;
  wire [15:0] _0129_;
  wire [31:0] _0130_;
  wire [31:0] _0131_;
  wire [32:0] _0132_;
  wire [31:0] _0133_;
  wire [31:0] _0134_;
  wire [32:0] _0135_;
  wire [31:0] _0136_;
  wire [31:0] _0137_;
  wire [32:0] _0138_;
  wire [15:0] _0139_;
  wire [15:0] _0140_;
  wire [16:0] _0141_;
  wire [15:0] _0142_;
  wire [15:0] _0143_;
  wire [16:0] _0144_;
  wire _0145_;
  wire [15:0] _0146_;
  reg [15:0] _0147_;
  reg [15:0] _0148_;
  reg [15:0] _0149_;
  reg [15:0] _0150_;
  reg [15:0] _0151_;
  reg [15:0] _0152_;
  reg [15:0] _0153_;
  reg [15:0] _0154_;
  reg [15:0] _0155_;
  reg [15:0] _0156_;
  reg [15:0] _0157_;
  reg [15:0] _0158_;
  reg [15:0] _0159_;
  reg [15:0] _0160_;
  reg [15:0] _0161_;
  reg [15:0] _0162_;
  reg [15:0] _0163_;
  reg [15:0] _0164_;
  reg [15:0] _0165_;
  reg [15:0] _0166_;
  reg [15:0] _0167_;
  reg [15:0] _0168_;
  reg [15:0] _0169_;
  reg [15:0] _0170_;
  reg [15:0] _0171_;
  reg [15:0] _0172_;
  reg [15:0] _0173_;
  reg [15:0] _0174_;
  reg [15:0] _0175_;
  reg [15:0] _0176_;
  reg [15:0] _0177_;
  reg [15:0] _0178_;
  reg [15:0] _0179_;
  reg [15:0] _0180_;
  reg [15:0] _0181_;
  reg [15:0] _0182_;
  reg [15:0] _0183_;
  reg [15:0] _0184_;
  reg [15:0] _0185_;
  reg [15:0] _0186_;
  reg [15:0] _0187_;
  reg [15:0] _0188_;
  reg [15:0] _0189_;
  reg [15:0] _0190_;
  reg [15:0] _0191_;
  reg [15:0] _0192_;
  reg [15:0] _0193_;
  reg [15:0] _0194_;
  reg [15:0] _0195_;
  reg [15:0] _0196_;
  reg [15:0] _0197_;
  reg [15:0] _0198_;
  reg [15:0] _0199_;
  reg [15:0] _0200_;
  reg [15:0] _0201_;
  reg [15:0] _0202_;
  reg [15:0] _0203_;
  reg [15:0] _0204_;
  reg [15:0] _0205_;
  reg [15:0] _0206_;
  reg [15:0] _0207_;
  reg [15:0] _0208_;
  reg [15:0] _0209_;
  reg [15:0] _0210_;
  reg [15:0] _0211_;
  reg [15:0] _0212_;
  reg [15:0] _0213_;
  reg [15:0] _0214_;
  reg [15:0] _0215_;
  reg [15:0] _0216_;
  reg [15:0] _0217_;
  reg [15:0] _0218_;
  reg [15:0] _0219_;
  reg [15:0] _0220_;
  reg [15:0] _0221_;
  reg [15:0] _0222_;
  reg [15:0] _0223_;
  reg [15:0] _0224_;
  reg [15:0] _0225_;
  reg [15:0] _0226_;
  reg [15:0] _0227_;
  reg [15:0] _0228_;
  reg [15:0] _0229_;
  reg [15:0] _0230_;
  reg [15:0] _0231_;
  reg [15:0] _0232_;
  reg [15:0] _0233_;
  reg [15:0] _0234_;
  reg [15:0] _0235_;
  reg [15:0] _0236_;
  reg [15:0] _0237_;
  reg [15:0] _0238_;
  reg [15:0] _0239_;
  reg [15:0] _0240_;
  reg [15:0] _0241_;
  reg [15:0] _0242_;
  reg [15:0] _0243_;
  reg [15:0] _0244_;
  reg [15:0] _0245_;
  reg [15:0] _0246_;
  reg [15:0] _0247_;
  reg [15:0] _0248_;
  reg [15:0] _0249_;
  reg [15:0] _0250_;
  reg [15:0] _0251_;
  reg [15:0] _0252_;
  reg [15:0] _0253_;
  reg [15:0] _0254_;
  reg [15:0] _0255_;
  reg [15:0] _0256_;
  reg [15:0] _0257_;
  reg [15:0] _0258_;
  reg [15:0] _0259_;
  reg [15:0] _0260_;
  reg [15:0] _0261_;
  reg [15:0] _0262_;
  reg [15:0] _0263_;
  reg [15:0] _0264_;
  reg [15:0] _0265_;
  reg [15:0] _0266_;
  reg [15:0] _0267_;
  reg [15:0] _0268_;
  reg [15:0] _0269_;
  reg [15:0] _0270_;
  reg [15:0] _0271_;
  reg [15:0] _0272_;
  reg [15:0] _0273_;
  reg [15:0] _0274_;
  reg [15:0] _0275_;
  reg [15:0] _0276_;
  reg [15:0] _0277_;
  reg [15:0] _0278_;
  reg [15:0] _0279_;
  reg [15:0] _0280_;
  reg [15:0] _0281_;
  reg [15:0] _0282_;
  reg [15:0] _0283_;
  reg [15:0] _0284_;
  reg [15:0] _0285_;
  reg [15:0] _0286_;
  reg [15:0] _0287_;
  reg [15:0] _0288_;
  reg [15:0] _0289_;
  reg [15:0] _0290_;
  reg [15:0] _0291_;
  reg [15:0] _0292_;
  reg [15:0] _0293_;
  reg [15:0] _0294_;
  reg [15:0] _0295_;
  reg [15:0] _0296_;
  reg [15:0] _0297_;
  reg [15:0] _0298_;
  reg [15:0] _0299_;
  reg [15:0] _0300_;
  reg [15:0] _0301_;
  reg [15:0] _0302_;
  reg [15:0] _0303_;
  reg [15:0] _0304_;
  reg [15:0] _0305_;
  reg [15:0] _0306_;
  reg [15:0] _0307_;
  reg [15:0] _0308_;
  reg [15:0] _0309_;
  reg [15:0] _0310_;
  reg [15:0] _0311_;
  reg [15:0] _0312_;
  reg [15:0] _0313_;
  reg [15:0] _0314_;
  reg [15:0] _0315_;
  reg [15:0] _0316_;
  reg [15:0] _0317_;
  reg [15:0] _0318_;
  reg [15:0] _0319_;
  reg [15:0] _0320_;
  reg [15:0] _0321_;
  reg [15:0] _0322_;
  reg [15:0] _0323_;
  reg [15:0] _0324_;
  reg [15:0] _0325_;
  reg [15:0] _0326_;
  reg [15:0] _0327_;
  reg [15:0] _0328_;
  reg [15:0] _0329_;
  reg [15:0] _0330_;
  reg [15:0] _0331_;
  reg [15:0] _0332_;
  reg [15:0] _0333_;
  reg [15:0] _0334_;
  reg [15:0] _0335_;
  reg [15:0] _0336_;
  reg [15:0] _0337_;
  reg [15:0] _0338_;
  reg [15:0] _0339_;
  reg [15:0] _0340_;
  reg [15:0] _0341_;
  reg [15:0] _0342_;
  reg [15:0] _0343_;
  reg [15:0] _0344_;
  reg [15:0] _0345_;
  reg [15:0] _0346_;
  reg [15:0] _0347_;
  reg [15:0] _0348_;
  reg [15:0] _0349_;
  reg [15:0] _0350_;
  reg [15:0] _0351_;
  reg [15:0] _0352_;
  reg [15:0] _0353_;
  reg [15:0] _0354_;
  reg [15:0] _0355_;
  reg [15:0] _0356_;
  reg [15:0] _0357_;
  reg [15:0] _0358_;
  reg [15:0] _0359_;
  reg [15:0] _0360_;
  reg [15:0] _0361_;
  reg [15:0] _0362_;
  reg [15:0] _0363_;
  reg [15:0] _0364_;
  reg [15:0] _0365_;
  reg [15:0] _0366_;
  reg [15:0] _0367_;
  reg [15:0] _0368_;
  reg [15:0] _0369_;
  reg [15:0] _0370_;
  reg [15:0] _0371_;
  reg [15:0] _0372_;
  reg [15:0] _0373_;
  reg [15:0] _0374_;
  reg [15:0] _0375_;
  reg [15:0] _0376_;
  reg [15:0] _0377_;
  reg [15:0] _0378_;
  reg [15:0] _0379_;
  reg [15:0] _0380_;
  reg [15:0] _0381_;
  reg [15:0] _0382_;
  reg [15:0] _0383_;
  reg [15:0] _0384_;
  reg [15:0] _0385_;
  reg [15:0] _0386_;
  reg [15:0] _0387_;
  reg [15:0] _0388_;
  reg [15:0] _0389_;
  reg [15:0] _0390_;
  reg [15:0] _0391_;
  reg [15:0] _0392_;
  reg [15:0] _0393_;
  reg [15:0] _0394_;
  reg [15:0] _0395_;
  reg [15:0] _0396_;
  reg [15:0] _0397_;
  reg [15:0] _0398_;
  reg [15:0] _0399_;
  reg [15:0] _0400_;
  reg [15:0] _0401_;
  reg [15:0] _0402_;
  reg [15:0] _0403_;
  reg [15:0] _0404_;
  reg [15:0] _0405_;
  reg [15:0] _0406_;
  reg [15:0] _0407_;
  reg [15:0] _0408_;
  reg [15:0] _0409_;
  reg [15:0] _0410_;
  reg [15:0] _0411_;
  reg [15:0] _0412_;
  reg [15:0] _0413_;
  reg [15:0] _0414_;
  reg [15:0] _0415_;
  reg [15:0] _0416_;
  reg [15:0] _0417_;
  reg [15:0] _0418_;
  reg [15:0] _0419_;
  reg [15:0] _0420_;
  reg [15:0] _0421_;
  reg [15:0] _0422_;
  reg [15:0] _0423_;
  reg [15:0] _0424_;
  reg [15:0] _0425_;
  reg [15:0] _0426_;
  reg [15:0] _0427_;
  reg [15:0] _0428_;
  reg [15:0] _0429_;
  reg [15:0] _0430_;
  reg [15:0] _0431_;
  reg [15:0] _0432_;
  reg [15:0] _0433_;
  reg [15:0] _0434_;
  reg [15:0] _0435_;
  reg [15:0] _0436_;
  reg [15:0] _0437_;
  reg [15:0] _0438_;
  reg [15:0] _0439_;
  reg [15:0] _0440_;
  reg [15:0] _0441_;
  reg [15:0] _0442_;
  reg [15:0] _0443_;
  reg [15:0] _0444_;
  reg [15:0] _0445_;
  reg [15:0] _0446_;
  reg [15:0] _0447_;
  reg [15:0] _0448_;
  reg [15:0] _0449_;
  reg [15:0] _0450_;
  reg [15:0] _0451_;
  reg [15:0] _0452_;
  reg [15:0] _0453_;
  reg [15:0] _0454_;
  reg [15:0] _0455_;
  reg [15:0] _0456_;
  reg [15:0] _0457_;
  reg [15:0] _0458_;
  reg [15:0] _0459_;
  reg [15:0] _0460_;
  reg [15:0] _0461_;
  reg [15:0] _0462_;
  reg [15:0] _0463_;
  reg [15:0] _0464_;
  reg [15:0] _0465_;
  reg [15:0] _0466_;
  reg [15:0] _0467_;
  reg [15:0] _0468_;
  reg [15:0] _0469_;
  reg [15:0] _0470_;
  reg [15:0] _0471_;
  reg [15:0] _0472_;
  reg [15:0] _0473_;
  reg [15:0] _0474_;
  reg [15:0] _0475_;
  reg [15:0] _0476_;
  reg [15:0] _0477_;
  reg [15:0] _0478_;
  reg [15:0] _0479_;
  reg [15:0] _0480_;
  reg [15:0] _0481_;
  reg [15:0] _0482_;
  reg [15:0] _0483_;
  reg [15:0] _0484_;
  reg [15:0] _0485_;
  reg [15:0] _0486_;
  reg [15:0] _0487_;
  reg [15:0] _0488_;
  reg [15:0] _0489_;
  reg [15:0] _0490_;
  reg [15:0] _0491_;
  reg [15:0] _0492_;
  reg [15:0] _0493_;
  reg [15:0] _0494_;
  reg [15:0] _0495_;
  reg [15:0] _0496_;
  reg [15:0] _0497_;
  reg [15:0] _0498_;
  reg [15:0] _0499_;
  reg [15:0] _0500_;
  reg [15:0] _0501_;
  reg [15:0] _0502_;
  reg [15:0] _0503_;
  reg [15:0] _0504_;
  reg [15:0] _0505_;
  reg [15:0] _0506_;
  reg [15:0] _0507_;
  reg [15:0] _0508_;
  reg [15:0] _0509_;
  reg [15:0] _0510_;
  reg [15:0] _0511_;
  reg [15:0] _0512_;
  reg [15:0] _0513_;
  reg [15:0] _0514_;
  reg [15:0] _0515_;
  reg [15:0] _0516_;
  reg [15:0] _0517_;
  reg [15:0] _0518_;
  reg [15:0] _0519_;
  reg [15:0] _0520_;
  reg [15:0] _0521_;
  reg [15:0] _0522_;
  reg [15:0] _0523_;
  reg [15:0] _0524_;
  reg [15:0] _0525_;
  reg [15:0] _0526_;
  reg [15:0] _0527_;
  reg [15:0] _0528_;
  reg [15:0] _0529_;
  reg [15:0] _0530_;
  reg [15:0] _0531_;
  reg [15:0] _0532_;
  reg [15:0] _0533_;
  reg [15:0] _0534_;
  reg [15:0] _0535_;
  reg [15:0] _0536_;
  reg [15:0] _0537_;
  reg [15:0] _0538_;
  reg [15:0] _0539_;
  reg [15:0] _0540_;
  reg [15:0] _0541_;
  reg [15:0] _0542_;
  reg [15:0] _0543_;
  reg [15:0] _0544_;
  reg [15:0] _0545_;
  reg [15:0] _0546_;
  reg [15:0] _0547_;
  reg [15:0] _0548_;
  reg [15:0] _0549_;
  reg [15:0] _0550_;
  reg [15:0] _0551_;
  reg [15:0] _0552_;
  reg [15:0] _0553_;
  reg [15:0] _0554_;
  reg [15:0] _0555_;
  reg [15:0] _0556_;
  reg [15:0] _0557_;
  reg [15:0] _0558_;
  reg [15:0] _0559_;
  reg [15:0] _0560_;
  reg [15:0] _0561_;
  reg [15:0] _0562_;
  reg [15:0] _0563_;
  reg [15:0] _0564_;
  reg [15:0] _0565_;
  reg [15:0] _0566_;
  reg [15:0] _0567_;
  reg [15:0] _0568_;
  reg [15:0] _0569_;
  reg [15:0] _0570_;
  reg [15:0] _0571_;
  reg [15:0] _0572_;
  reg [15:0] _0573_;
  reg [15:0] _0574_;
  reg [15:0] _0575_;
  reg [15:0] _0576_;
  reg [15:0] _0577_;
  reg [15:0] _0578_;
  reg [15:0] _0579_;
  reg [15:0] _0580_;
  reg [15:0] _0581_;
  reg [15:0] _0582_;
  reg [15:0] _0583_;
  reg [15:0] _0584_;
  reg [15:0] _0585_;
  reg [15:0] _0586_;
  reg [15:0] _0587_;
  reg [15:0] _0588_;
  reg [15:0] _0589_;
  reg [15:0] _0590_;
  reg [15:0] _0591_;
  reg [15:0] _0592_;
  reg [15:0] _0593_;
  reg [15:0] _0594_;
  reg [15:0] _0595_;
  reg [15:0] _0596_;
  reg [15:0] _0597_;
  reg [15:0] _0598_;
  reg [15:0] _0599_;
  reg [15:0] _0600_;
  reg [15:0] _0601_;
  reg [15:0] _0602_;
  reg [15:0] _0603_;
  reg [15:0] _0604_;
  reg [15:0] _0605_;
  reg [15:0] _0606_;
  reg [15:0] _0607_;
  reg [15:0] _0608_;
  reg [15:0] _0609_;
  reg [15:0] _0610_;
  reg [15:0] _0611_;
  reg [15:0] _0612_;
  reg [15:0] _0613_;
  reg [15:0] _0614_;
  reg [15:0] _0615_;
  reg [15:0] _0616_;
  reg [15:0] _0617_;
  reg [15:0] _0618_;
  reg [15:0] _0619_;
  reg [15:0] _0620_;
  reg [15:0] _0621_;
  reg [15:0] _0622_;
  reg [15:0] _0623_;
  reg [15:0] _0624_;
  reg [15:0] _0625_;
  reg [15:0] _0626_;
  reg [15:0] _0627_;
  reg [15:0] _0628_;
  reg [15:0] _0629_;
  reg [15:0] _0630_;
  reg [15:0] _0631_;
  reg [15:0] _0632_;
  reg [15:0] _0633_;
  reg [15:0] _0634_;
  reg [15:0] _0635_;
  reg [15:0] _0636_;
  reg [15:0] _0637_;
  reg [15:0] _0638_;
  reg [15:0] _0639_;
  reg [15:0] _0640_;
  reg [15:0] _0641_;
  reg [15:0] _0642_;
  reg [15:0] _0643_;
  reg [15:0] _0644_;
  reg [15:0] _0645_;
  reg [15:0] _0646_;
  reg [15:0] _0647_;
  reg [15:0] _0648_;
  reg [15:0] _0649_;
  reg [15:0] _0650_;
  reg [15:0] _0651_;
  reg [15:0] _0652_;
  reg [15:0] _0653_;
  reg [15:0] _0654_;
  reg [15:0] _0655_;
  reg [15:0] _0656_;
  reg [15:0] _0657_;
  reg [15:0] _0658_;
  reg [15:0] _0659_;
  reg [15:0] _0660_;
  reg [15:0] _0661_;
  reg [15:0] _0662_;
  reg [15:0] _0663_;
  reg [15:0] _0664_;
  reg [15:0] _0665_;
  reg [15:0] _0666_;
  reg [15:0] _0667_;
  reg [15:0] _0668_;
  reg [15:0] _0669_;
  reg [15:0] _0670_;
  reg [15:0] _0671_;
  reg [15:0] _0672_;
  reg [15:0] _0673_;
  reg [15:0] _0674_;
  reg [15:0] _0675_;
  reg [15:0] _0676_;
  reg [15:0] _0677_;
  reg [15:0] _0678_;
  reg [15:0] _0679_;
  reg [15:0] _0680_;
  reg [15:0] _0681_;
  reg [15:0] _0682_;
  reg [15:0] _0683_;
  reg [15:0] _0684_;
  reg [15:0] _0685_;
  reg [15:0] _0686_;
  reg [15:0] _0687_;
  reg [15:0] _0688_;
  reg [15:0] _0689_;
  reg [15:0] _0690_;
  reg [15:0] _0691_;
  reg [15:0] _0692_;
  reg [15:0] _0693_;
  reg [15:0] _0694_;
  reg [15:0] _0695_;
  reg [15:0] _0696_;
  reg [15:0] _0697_;
  reg [15:0] _0698_;
  reg [15:0] _0699_;
  reg [15:0] _0700_;
  reg [15:0] _0701_;
  reg [15:0] _0702_;
  reg [15:0] _0703_;
  reg [15:0] _0704_;
  reg [15:0] _0705_;
  reg [15:0] _0706_;
  reg [15:0] _0707_;
  reg [15:0] _0708_;
  reg [15:0] _0709_;
  reg [15:0] _0710_;
  reg [15:0] _0711_;
  reg [15:0] _0712_;
  reg [15:0] _0713_;
  reg [15:0] _0714_;
  reg [15:0] _0715_;
  reg [15:0] _0716_;
  reg [15:0] _0717_;
  reg [15:0] _0718_;
  reg [15:0] _0719_;
  reg [15:0] _0720_;
  reg [15:0] _0721_;
  reg [15:0] _0722_;
  reg [15:0] _0723_;
  reg [15:0] _0724_;
  reg [15:0] _0725_;
  reg [15:0] _0726_;
  reg [15:0] _0727_;
  reg [15:0] _0728_;
  reg [15:0] _0729_;
  reg [15:0] _0730_;
  reg [15:0] _0731_;
  reg [15:0] _0732_;
  reg [15:0] _0733_;
  reg [15:0] _0734_;
  reg [15:0] _0735_;
  reg [15:0] _0736_;
  reg [15:0] _0737_;
  reg [15:0] _0738_;
  reg [15:0] _0739_;
  reg [15:0] _0740_;
  reg [15:0] _0741_;
  reg [15:0] _0742_;
  reg [15:0] _0743_;
  reg [15:0] _0744_;
  reg [15:0] _0745_;
  reg [15:0] _0746_;
  reg [15:0] _0747_;
  reg [15:0] _0748_;
  reg [15:0] _0749_;
  reg [15:0] _0750_;
  reg [15:0] _0751_;
  reg [15:0] _0752_;
  reg [15:0] _0753_;
  reg [15:0] _0754_;
  reg [15:0] _0755_;
  reg [15:0] _0756_;
  reg [15:0] _0757_;
  reg [15:0] _0758_;
  reg [15:0] _0759_;
  reg [15:0] _0760_;
  reg [15:0] _0761_;
  reg [15:0] _0762_;
  reg [15:0] _0763_;
  reg [15:0] _0764_;
  reg [15:0] _0765_;
  reg [15:0] _0766_;
  reg [15:0] _0767_;
  reg [15:0] _0768_;
  reg [15:0] _0769_;
  reg [15:0] _0770_;
  reg [15:0] _0771_;
  reg [15:0] _0772_;
  reg [15:0] _0773_;
  reg [15:0] _0774_;
  reg [15:0] _0775_;
  reg [15:0] _0776_;
  reg [15:0] _0777_;
  reg [15:0] _0778_;
  reg [15:0] _0779_;
  reg [15:0] _0780_;
  reg [15:0] _0781_;
  reg [15:0] _0782_;
  reg [15:0] _0783_;
  reg [15:0] _0784_;
  reg [15:0] _0785_;
  reg [15:0] _0786_;
  reg [15:0] _0787_;
  reg [15:0] _0788_;
  reg [15:0] _0789_;
  reg [15:0] _0790_;
  reg [15:0] _0791_;
  reg [15:0] _0792_;
  reg [15:0] _0793_;
  reg [15:0] _0794_;
  reg [15:0] _0795_;
  reg [15:0] _0796_;
  reg [15:0] _0797_;
  reg [15:0] _0798_;
  reg [15:0] _0799_;
  reg [15:0] _0800_;
  reg [15:0] _0801_;
  reg [15:0] _0802_;
  reg [15:0] _0803_;
  reg [15:0] _0804_;
  reg [15:0] _0805_;
  reg [15:0] _0806_;
  reg [15:0] _0807_;
  reg [15:0] _0808_;
  reg [15:0] _0809_;
  reg [15:0] _0810_;
  reg [15:0] _0811_;
  reg [15:0] _0812_;
  reg [15:0] _0813_;
  reg [15:0] _0814_;
  reg [15:0] _0815_;
  reg [15:0] _0816_;
  reg [15:0] _0817_;
  reg [15:0] _0818_;
  reg [15:0] _0819_;
  reg [15:0] _0820_;
  reg [15:0] _0821_;
  reg [15:0] _0822_;
  reg [15:0] _0823_;
  reg [15:0] _0824_;
  reg [15:0] _0825_;
  reg [15:0] _0826_;
  reg [15:0] _0827_;
  reg [15:0] _0828_;
  reg [15:0] _0829_;
  reg [15:0] _0830_;
  reg [15:0] _0831_;
  reg [15:0] _0832_;
  reg [15:0] _0833_;
  reg [15:0] _0834_;
  reg [15:0] _0835_;
  reg [15:0] _0836_;
  reg [15:0] _0837_;
  reg [15:0] _0838_;
  reg [15:0] _0839_;
  reg [15:0] _0840_;
  reg [15:0] _0841_;
  reg [15:0] _0842_;
  reg [15:0] _0843_;
  reg [15:0] _0844_;
  reg [15:0] _0845_;
  reg [15:0] _0846_;
  reg [15:0] _0847_;
  reg [15:0] _0848_;
  reg [15:0] _0849_;
  reg [15:0] _0850_;
  reg [15:0] _0851_;
  reg [15:0] _0852_;
  reg [15:0] _0853_;
  reg [15:0] _0854_;
  reg [15:0] _0855_;
  reg [15:0] _0856_;
  reg [15:0] _0857_;
  reg [15:0] _0858_;
  reg [15:0] _0859_;
  reg [15:0] _0860_;
  reg [15:0] _0861_;
  reg [15:0] _0862_;
  reg [15:0] _0863_;
  reg [15:0] _0864_;
  reg [15:0] _0865_;
  reg [15:0] _0866_;
  reg [15:0] _0867_;
  reg [15:0] _0868_;
  reg [15:0] _0869_;
  reg [15:0] _0870_;
  reg [15:0] _0871_;
  reg [15:0] _0872_;
  reg [15:0] _0873_;
  reg [15:0] _0874_;
  reg [15:0] _0875_;
  reg [15:0] _0876_;
  reg [15:0] _0877_;
  reg [15:0] _0878_;
  reg [15:0] _0879_;
  reg [15:0] _0880_;
  reg [15:0] _0881_;
  reg [15:0] _0882_;
  reg [15:0] _0883_;
  reg [15:0] _0884_;
  reg [15:0] _0885_;
  reg [15:0] _0886_;
  reg [15:0] _0887_;
  reg [15:0] _0888_;
  reg [15:0] _0889_;
  reg [15:0] _0890_;
  reg [15:0] _0891_;
  reg [15:0] _0892_;
  reg [15:0] _0893_;
  reg [15:0] _0894_;
  reg [15:0] _0895_;
  reg [15:0] _0896_;
  reg [15:0] _0897_;
  reg [15:0] _0898_;
  reg [15:0] _0899_;
  reg [15:0] _0900_;
  reg [15:0] _0901_;
  reg [15:0] _0902_;
  reg [15:0] _0903_;
  reg [15:0] _0904_;
  reg [15:0] _0905_;
  reg [15:0] _0906_;
  reg [15:0] _0907_;
  reg [15:0] _0908_;
  reg [15:0] _0909_;
  reg [15:0] _0910_;
  reg [15:0] _0911_;
  reg [15:0] _0912_;
  reg [15:0] _0913_;
  reg [15:0] _0914_;
  reg [15:0] _0915_;
  reg [15:0] _0916_;
  reg [15:0] _0917_;
  reg [15:0] _0918_;
  reg [15:0] _0919_;
  reg [15:0] _0920_;
  reg [15:0] _0921_;
  reg [15:0] _0922_;
  reg [15:0] _0923_;
  reg [15:0] _0924_;
  reg [15:0] _0925_;
  reg [15:0] _0926_;
  reg [15:0] _0927_;
  reg [15:0] _0928_;
  reg [15:0] _0929_;
  reg [15:0] _0930_;
  reg [15:0] _0931_;
  reg [15:0] _0932_;
  reg [15:0] _0933_;
  reg [15:0] _0934_;
  reg [15:0] _0935_;
  reg [15:0] _0936_;
  reg [15:0] _0937_;
  reg [15:0] _0938_;
  reg [15:0] _0939_;
  reg [15:0] _0940_;
  reg [15:0] _0941_;
  reg [15:0] _0942_;
  reg [15:0] _0943_;
  reg [15:0] _0944_;
  reg [15:0] _0945_;
  reg [15:0] _0946_;
  reg [15:0] _0947_;
  reg [15:0] _0948_;
  reg [15:0] _0949_;
  reg [15:0] _0950_;
  reg [15:0] _0951_;
  reg [15:0] _0952_;
  reg [15:0] _0953_;
  wire [31:0] _0954_;
  wire [16:0] _0955_;
  wire [32:0] _0956_;
  wire [31:0] _0957_;
  wire [32:0] _0958_;
  wire [33:0] _0959_;
  wire [31:0] _0960_;
  wire [34:0] _0961_;
  wire [31:0] _0962_;
  wire [32:0] _0963_;
  wire [33:0] _0964_;
  wire [31:0] _0965_;
  wire [34:0] _0966_;
  wire [31:0] _0967_;
  wire [31:0] _0968_;
  wire [31:0] _0969_;
  wire [31:0] _0970_;
  wire [32:0] _0971_;
  wire [32:0] _0972_;
  wire [15:0] _0973_;
  wire [16:0] _0974_;
  wire [15:0] _0975_;
  wire [16:0] _0976_;
  wire [15:0] _0977_;
  wire [16:0] _0978_;
  wire [15:0] _0979_;
  wire [16:0] _0980_;
  wire [16:0] _0981_;
  wire [16:0] _0982_;
  wire [17:0] _0983_;
  wire [17:0] _0984_;
  wire [15:0] _0985_;
  wire [15:0] _0986_;
  wire [16:0] _0987_;
  wire [15:0] _0988_;
  wire [15:0] _0989_;
  wire [16:0] _0990_;
  wire [16:0] _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire [15:0] _0998_;
  wire [15:0] _0999_;
  wire [15:0] _1000_;
  wire [31:0] _1001_;
  wire [31:0] _1002_;
  wire [32:0] _1003_;
  wire [31:0] _1004_;
  wire [31:0] _1005_;
  wire [32:0] _1006_;
  wire [31:0] _1007_;
  wire [31:0] _1008_;
  wire [32:0] _1009_;
  wire [15:0] _1010_;
  wire [15:0] _1011_;
  wire [16:0] _1012_;
  wire [15:0] _1013_;
  wire [15:0] _1014_;
  wire [16:0] _1015_;
  wire [16:0] _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire [15:0] _1023_;
  wire [15:0] _1024_;
  wire [15:0] _1025_;
  wire [31:0] _1026_;
  wire [31:0] _1027_;
  wire [32:0] _1028_;
  wire [31:0] _1029_;
  wire [31:0] _1030_;
  wire [32:0] _1031_;
  wire [31:0] _1032_;
  wire [31:0] _1033_;
  wire [32:0] _1034_;
  wire [15:0] _1035_;
  wire [15:0] _1036_;
  wire [16:0] _1037_;
  wire [15:0] _1038_;
  wire [15:0] _1039_;
  wire [16:0] _1040_;
  wire [16:0] _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire [15:0] _1048_;
  wire [15:0] _1049_;
  wire [15:0] _1050_;
  wire [31:0] _1051_;
  wire [31:0] _1052_;
  wire [32:0] _1053_;
  wire [31:0] _1054_;
  wire [31:0] _1055_;
  wire [32:0] _1056_;
  wire [31:0] _1057_;
  wire [31:0] _1058_;
  wire [32:0] _1059_;
  wire [15:0] _1060_;
  wire [15:0] _1061_;
  wire [16:0] _1062_;
  wire [15:0] _1063_;
  wire [15:0] _1064_;
  wire [16:0] _1065_;
  wire [16:0] _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire [15:0] _1073_;
  wire [15:0] _1074_;
  wire [15:0] _1075_;
  wire [31:0] _1076_;
  wire [31:0] _1077_;
  wire [32:0] _1078_;
  wire [31:0] _1079_;
  wire [31:0] _1080_;
  wire [32:0] _1081_;
  wire [31:0] _1082_;
  wire [31:0] _1083_;
  wire [32:0] _1084_;
  wire [15:0] _1085_;
  wire [15:0] _1086_;
  wire [16:0] _1087_;
  wire [15:0] _1088_;
  wire [15:0] _1089_;
  wire [16:0] _1090_;
  wire [16:0] _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire [15:0] _1098_;
  wire [15:0] _1099_;
  wire [15:0] _1100_;
  wire [31:0] _1101_;
  wire [31:0] _1102_;
  wire [32:0] _1103_;
  wire [31:0] _1104_;
  wire [31:0] _1105_;
  wire [32:0] _1106_;
  wire [31:0] _1107_;
  wire [31:0] _1108_;
  wire [32:0] _1109_;
  wire [15:0] _1110_;
  wire [15:0] _1111_;
  wire [16:0] _1112_;
  wire [15:0] _1113_;
  wire [15:0] _1114_;
  wire [16:0] _1115_;
  wire [16:0] _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire [15:0] _1123_;
  wire [15:0] _1124_;
  wire [15:0] _1125_;
  wire [31:0] _1126_;
  wire [31:0] _1127_;
  wire [32:0] _1128_;
  wire [31:0] _1129_;
  wire [31:0] _1130_;
  wire [32:0] _1131_;
  wire [31:0] _1132_;
  wire [31:0] _1133_;
  wire [32:0] _1134_;
  wire [15:0] _1135_;
  wire [15:0] _1136_;
  wire [16:0] _1137_;
  wire [15:0] _1138_;
  wire [15:0] _1139_;
  wire [16:0] _1140_;
  wire [16:0] _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire [15:0] _1148_;
  wire [15:0] _1149_;
  wire [15:0] _1150_;
  wire [31:0] _1151_;
  wire [31:0] _1152_;
  wire [32:0] _1153_;
  wire [31:0] _1154_;
  wire [31:0] _1155_;
  wire [32:0] _1156_;
  wire [31:0] _1157_;
  wire [31:0] _1158_;
  wire [32:0] _1159_;
  wire [15:0] _1160_;
  wire [15:0] _1161_;
  wire [16:0] _1162_;
  wire [15:0] _1163_;
  wire [15:0] _1164_;
  wire [16:0] _1165_;
  wire [16:0] _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire [15:0] _1173_;
  wire [15:0] _1174_;
  wire [15:0] _1175_;
  wire [31:0] _1176_;
  wire [31:0] _1177_;
  wire [32:0] _1178_;
  wire [31:0] _1179_;
  wire [31:0] _1180_;
  wire [32:0] _1181_;
  wire [31:0] _1182_;
  wire [31:0] _1183_;
  wire [32:0] _1184_;
  wire [15:0] _1185_;
  wire [15:0] _1186_;
  wire [16:0] _1187_;
  wire [15:0] _1188_;
  wire [15:0] _1189_;
  wire [16:0] _1190_;
  wire [16:0] _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire [15:0] _1198_;
  wire [15:0] _1199_;
  wire [15:0] _1200_;
  wire [31:0] _1201_;
  wire [31:0] _1202_;
  wire [32:0] _1203_;
  wire [31:0] _1204_;
  wire [31:0] _1205_;
  wire [32:0] _1206_;
  wire [31:0] _1207_;
  wire [31:0] _1208_;
  wire [32:0] _1209_;
  wire [15:0] _1210_;
  wire [15:0] _1211_;
  wire [16:0] _1212_;
  wire [15:0] _1213_;
  wire [15:0] _1214_;
  wire [16:0] _1215_;
  wire [16:0] _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire [15:0] bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12_left;
  wire bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12_return_output;
  wire [2:0] bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12_right;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e_left;
  wire [31:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e_return_output;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e_right;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088_left;
  wire [31:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088_return_output;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088_right;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf_left;
  wire [31:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf_return_output;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf_right;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b_left;
  wire [31:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b_return_output;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b_right;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412_left;
  wire [31:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412_return_output;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412_right;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73_left;
  wire [31:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73_return_output;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73_right;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583_left;
  wire [31:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583_return_output;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583_right;
  wire [16:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a_left;
  wire [32:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a_return_output;
  wire [15:0] bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a_right;
  wire [31:0] bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_left;
  wire [32:0] bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_right;
  wire [32:0] bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1_left;
  wire [33:0] bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1_right;
  wire [33:0] bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_left;
  wire [34:0] bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output;
  wire [31:0] bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_right;
  wire [31:0] bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a_left;
  wire [32:0] bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a_right;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a_left;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3_right;
  wire [31:0] bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad_left;
  wire [32:0] bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad_right;
  wire [32:0] bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d_left;
  wire [33:0] bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d_right;
  wire [33:0] bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_left;
  wire [34:0] bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output;
  wire [31:0] bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3_right;
  input clk;
  wire clk;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] comb_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  wire [15:0] const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_x;
  wire [16:0] const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output;
  wire [16:0] const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_x;
  wire [17:0] const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output;
  wire [17:0] const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_x;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l250_c15_6bfc_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l250_c15_6bfc_x;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l251_c15_d1bd_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l251_c15_d1bd_x;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l252_c15_87a1_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l252_c15_87a1_x;
  wire [31:0] const_sr_6_tr_pipelinec_gen_c_l247_c9_403b_return_output;
  wire [31:0] const_sr_6_tr_pipelinec_gen_c_l247_c9_403b_x;
  wire [31:0] const_sr_6_tr_pipelinec_gen_c_l248_c9_1931_return_output;
  wire [31:0] const_sr_6_tr_pipelinec_gen_c_l248_c9_1931_x;
  wire [32:0] const_sr_6_tr_pipelinec_gen_c_l249_c10_9b16_return_output;
  wire [32:0] const_sr_6_tr_pipelinec_gen_c_l249_c10_9b16_x;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  wire [13:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  wire [2:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [16:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [32:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [31:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr;
  wire for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  input [1527:0] \global_to_module.state ;
  wire [1527:0] \global_to_module.state ;
  input [15:0] i;
  wire [15:0] i;
  input [15:0] j;
  wire [15:0] j;
  wire mux_tr_pipelinec_gen_c_l277_c10_2ea1_cond;
  wire [15:0] mux_tr_pipelinec_gen_c_l277_c10_2ea1_iffalse;
  wire [15:0] mux_tr_pipelinec_gen_c_l277_c10_2ea1_iftrue;
  wire [15:0] mux_tr_pipelinec_gen_c_l277_c10_2ea1_return_output;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] reg_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  wire [15:0] reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  output [15:0] return_output;
  wire [15:0] return_output;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l255_c11_9aa3_expr;
  wire [17:0] unary_op_negate_tr_pipelinec_gen_c_l255_c11_9aa3_return_output;
  always @(posedge clk)
    _0147_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  always @(posedge clk)
    _0148_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0149_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  always @(posedge clk)
    _0150_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0151_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0152_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0153_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0154_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0155_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0156_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0157_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0158_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0159_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0160_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0161_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0162_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0163_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0164_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0165_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0166_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0167_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0168_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0169_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0170_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0171_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0172_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0173_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0174_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0175_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0176_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0177_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0178_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0179_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0180_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0181_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0182_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0183_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0184_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0185_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0186_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0187_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0188_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0189_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0190_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0191_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0192_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0193_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0194_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0195_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0196_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0197_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0198_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0199_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0200_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0201_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0202_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0203_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0204_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0205_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0206_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0207_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0208_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0209_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0210_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0211_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0212_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0213_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0214_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0215_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0216_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0217_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0218_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0219_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0220_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0221_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0222_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0223_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0224_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0225_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0226_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0227_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0228_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0229_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0230_ <= comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0231_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  always @(posedge clk)
    _0232_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0233_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0234_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0235_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0236_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0237_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0238_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0239_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0240_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0241_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0242_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0243_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0244_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0245_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0246_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0247_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0248_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0249_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0250_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0251_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0252_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0253_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0254_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0255_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0256_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0257_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0258_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0259_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0260_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0261_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0262_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0263_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0264_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0265_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0266_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0267_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0268_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0269_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0270_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0271_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0272_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0273_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0274_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0275_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0276_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0277_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0278_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0279_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0280_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0281_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0282_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0283_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0284_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0285_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0286_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0287_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0288_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0289_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0290_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0291_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0292_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0293_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0294_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0295_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0296_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0297_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0298_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0299_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0300_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0301_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0302_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0303_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0304_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0305_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0306_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0307_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0308_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0309_ <= comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0310_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  always @(posedge clk)
    _0311_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0312_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0313_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0314_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0315_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0316_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0317_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0318_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0319_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0320_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0321_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0322_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0323_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0324_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0325_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0326_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0327_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0328_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0329_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0330_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0331_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0332_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0333_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0334_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0335_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0336_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0337_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0338_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0339_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0340_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0341_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0342_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0343_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0344_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0345_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0346_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0347_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0348_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0349_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0350_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0351_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0352_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0353_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0354_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0355_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0356_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0357_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0358_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0359_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0360_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0361_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0362_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0363_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0364_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0365_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0366_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0367_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0368_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0369_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0370_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0371_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0372_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0373_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0374_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0375_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0376_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0377_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0378_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0379_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0380_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0381_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0382_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0383_ <= comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0384_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0385_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0386_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0387_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0388_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0389_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0390_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0391_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0392_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0393_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0394_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0395_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0396_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0397_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0398_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0399_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0400_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0401_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0402_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0403_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0404_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0405_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0406_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0407_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0408_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0409_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0410_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0411_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0412_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0413_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0414_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0415_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0416_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0417_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0418_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0419_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0420_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0421_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0422_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0423_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0424_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0425_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0426_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0427_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0428_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0429_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0430_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0431_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0432_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0433_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0434_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0435_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0436_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0437_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0438_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0439_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0440_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0441_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0442_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0443_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0444_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0445_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0446_ <= comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0447_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0448_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0449_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0450_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0451_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0452_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0453_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0454_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0455_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0456_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0457_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0458_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0459_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0460_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0461_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0462_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0463_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0464_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0465_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0466_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0467_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0468_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0469_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0470_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0471_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0472_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0473_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0474_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0475_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0476_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0477_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0478_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0479_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0480_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0481_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0482_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0483_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0484_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0485_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0486_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0487_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0488_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0489_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0490_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0491_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0492_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0493_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0494_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0495_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0496_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0497_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0498_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0499_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0500_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0501_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0502_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0503_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0504_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0505_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0506_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0507_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0508_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0509_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0510_ <= comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0511_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0512_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0513_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0514_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0515_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0516_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0517_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0518_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0519_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0520_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0521_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0522_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0523_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0524_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0525_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0526_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0527_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0528_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0529_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0530_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0531_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0532_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0533_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0534_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0535_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0536_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0537_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0538_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0539_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0540_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0541_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0542_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0543_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0544_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0545_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0546_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0547_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0548_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0549_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0550_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0551_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0552_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0553_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0554_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0555_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0556_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0557_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0558_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0559_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0560_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0561_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0562_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0563_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0564_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0565_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0566_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0567_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0568_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0569_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0570_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0571_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0572_ <= comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0573_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0574_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0575_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0576_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0577_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0578_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0579_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0580_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0581_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0582_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0583_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0584_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0585_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0586_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0587_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0588_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0589_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0590_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0591_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0592_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0593_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0594_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0595_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0596_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0597_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0598_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0599_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0600_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0601_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0602_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0603_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0604_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0605_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0606_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0607_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0608_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0609_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0610_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0611_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0612_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0613_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0614_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0615_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0616_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0617_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0618_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0619_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0620_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0621_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0622_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0623_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0624_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0625_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0626_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0627_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0628_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0629_ <= comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0630_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0631_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0632_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0633_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0634_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0635_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0636_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0637_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0638_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0639_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0640_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0641_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0642_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0643_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0644_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0645_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0646_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0647_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0648_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0649_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0650_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0651_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0652_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0653_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0654_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0655_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0656_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0657_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0658_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0659_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0660_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0661_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0662_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0663_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0664_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0665_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0666_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0667_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0668_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0669_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0670_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0671_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0672_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0673_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0674_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0675_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0676_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0677_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0678_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0679_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0680_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0681_ <= comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0682_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  always @(posedge clk)
    _0683_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0684_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  always @(posedge clk)
    _0685_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0686_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0687_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0688_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0689_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0690_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0691_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0692_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0693_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0694_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0695_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0696_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0697_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0698_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0699_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0700_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0701_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0702_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0703_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0704_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0705_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0706_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0707_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0708_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0709_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0710_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0711_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0712_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0713_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0714_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0715_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0716_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0717_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0718_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0719_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0720_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0721_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0722_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0723_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0724_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0725_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0726_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0727_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0728_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0729_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0730_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0731_ <= comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0732_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  always @(posedge clk)
    _0733_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0734_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0735_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0736_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0737_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0738_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0739_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0740_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0741_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0742_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0743_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0744_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0745_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0746_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0747_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0748_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0749_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0750_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0751_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0752_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0753_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0754_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0755_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0756_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0757_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0758_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0759_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0760_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0761_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0762_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0763_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0764_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0765_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0766_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0767_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0768_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0769_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0770_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0771_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0772_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0773_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0774_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0775_ <= comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0776_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  always @(posedge clk)
    _0777_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0778_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0779_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0780_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0781_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0782_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0783_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0784_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0785_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0786_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0787_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0788_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0789_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0790_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0791_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0792_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0793_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0794_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0795_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0796_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0797_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0798_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0799_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0800_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0801_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0802_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0803_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0804_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0805_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0806_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0807_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0808_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0809_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0810_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0811_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0812_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0813_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0814_ <= comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0815_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0816_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0817_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0818_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0819_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0820_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0821_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0822_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0823_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0824_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0825_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0826_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0827_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0828_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0829_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0830_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0831_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0832_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0833_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0834_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0835_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0836_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0837_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0838_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0839_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0840_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0841_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0842_ <= comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0843_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0844_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0845_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0846_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0847_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0848_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0849_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0850_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0851_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0852_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0853_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0854_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0855_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0856_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0857_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0858_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0859_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0860_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0861_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0862_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0863_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0864_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0865_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0866_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0867_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0868_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0869_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0870_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0871_ <= comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0872_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0873_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0874_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0875_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0876_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0877_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0878_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0879_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0880_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0881_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0882_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0883_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0884_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0885_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0886_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0887_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0888_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0889_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0890_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0891_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0892_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0893_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0894_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0895_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0896_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0897_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0898_ <= comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0899_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0900_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0901_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0902_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0903_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0904_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0905_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0906_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0907_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0908_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0909_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0910_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0911_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0912_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0913_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0914_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0915_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0916_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0917_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0918_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0919_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0920_ <= comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0921_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0922_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0923_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0924_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0925_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0926_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0927_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0928_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0929_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0930_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0931_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0932_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0933_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0934_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0935_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0936_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0937_ <= comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0938_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  always @(posedge clk)
    _0939_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0940_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  always @(posedge clk)
    _0941_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0942_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0943_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  always @(posedge clk)
    _0944_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  always @(posedge clk)
    _0945_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  always @(posedge clk)
    _0946_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  always @(posedge clk)
    _0947_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  always @(posedge clk)
    _0948_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  always @(posedge clk)
    _0949_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  always @(posedge clk)
    _0950_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  always @(posedge clk)
    _0951_ <= comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  always @(posedge clk)
    _0952_ <= comb_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  always @(posedge clk)
    _0953_ <= comb_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  bin_op_gt_int16_t_int3_t_0clk_de264c78 bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12 (
    .left(bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12_left),
    .return_output(_0145_),
    .right(bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e (
    .left(bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e_left),
    .return_output(_0954_),
    .right(bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088 (
    .left(bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088_left),
    .return_output(_0957_),
    .right(bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf (
    .left(bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf_left),
    .return_output(_0960_),
    .right(bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b (
    .left(bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b_left),
    .return_output(_0962_),
    .right(bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412 (
    .left(bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412_left),
    .return_output(_0965_),
    .right(bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73 (
    .left(bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73_left),
    .return_output(_0967_),
    .right(bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583 (
    .left(bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583_left),
    .return_output(_0969_),
    .right(bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583_right)
  );
  bin_op_inferred_mult_int17_t_int16_t_0clk_de264c78 bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a (
    .left(bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a_left),
    .return_output(_0971_),
    .right(bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a_right)
  );
  bin_op_minus_int32_t_int17_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_left),
    .return_output(_0956_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_right)
  );
  bin_op_minus_int33_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1_left),
    .return_output(_0959_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1_right)
  );
  bin_op_minus_int34_t_int32_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d (
    .left(bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_left),
    .return_output(_0961_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_right)
  );
  bin_op_minus_int32_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a (
    .left(bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a_left),
    .return_output(_0963_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a (
    .left(bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a_left),
    .return_output(_0980_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3_left),
    .return_output(_0955_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3_right)
  );
  bin_op_plus_int32_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad (
    .left(bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad_left),
    .return_output(_0958_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad_right)
  );
  bin_op_plus_int33_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d (
    .left(bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d_left),
    .return_output(_0964_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d_right)
  );
  bin_op_plus_int34_t_int32_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f (
    .left(bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_left),
    .return_output(_0966_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_left),
    .return_output(_0974_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d (
    .left(bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_left),
    .return_output(_0976_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_left),
    .return_output(_0978_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3_left),
    .return_output(_0982_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3_right)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_tr_pipelinec_gen_c_l253_c9_5366 (
    .return_output(_0979_),
    .x(const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_x)
  );
  const_sr_2_int17_t_0clk_de264c78 const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1 (
    .return_output(_0981_),
    .x(const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_x)
  );
  const_sr_2_int18_t_0clk_de264c78 const_sr_2_tr_pipelinec_gen_c_l255_c11_3790 (
    .return_output(_0984_),
    .x(const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l250_c15_6bfc (
    .return_output(_0973_),
    .x(const_sr_5_tr_pipelinec_gen_c_l250_c15_6bfc_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l251_c15_d1bd (
    .return_output(_0975_),
    .x(const_sr_5_tr_pipelinec_gen_c_l251_c15_d1bd_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l252_c15_87a1 (
    .return_output(_0977_),
    .x(const_sr_5_tr_pipelinec_gen_c_l252_c15_87a1_x)
  );
  const_sr_6_int32_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l247_c9_403b (
    .return_output(_0968_),
    .x(const_sr_6_tr_pipelinec_gen_c_l247_c9_403b_x)
  );
  const_sr_6_int32_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l248_c9_1931 (
    .return_output(_0970_),
    .x(const_sr_6_tr_pipelinec_gen_c_l248_c9_1931_x)
  );
  const_sr_6_int33_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l249_c10_9b16 (
    .return_output(_0972_),
    .x(const_sr_6_tr_pipelinec_gen_c_l249_c10_9b16_x)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_0997_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_1001_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_1004_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_1007_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_0992_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_0994_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_0b435fb4 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_0987_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_0990_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_0993_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_0996_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_0991_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_1003_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_1006_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_1009_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_1002_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_1005_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_1008_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_0985_),
    .\return_output.b (_0986_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_0988_),
    .\return_output.b (_0989_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0999_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0998_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1000_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_0995_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_0026_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_1clk_74b2dde4 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_0030_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_1clk_74b2dde4 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_0033_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_1clk_74b2dde4 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_0036_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_1clk_47c82935 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_0021_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_1clk_b2710fdb for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_0023_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_0016_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_0019_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_0022_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_0025_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_0020_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_0032_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_0035_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_0038_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_0031_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_0034_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_0037_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_0014_),
    .\return_output.b (_0015_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_0017_),
    .\return_output.b (_0018_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0028_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0027_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0029_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_0024_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_0051_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_0055_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_0058_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_0061_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_0046_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_0048_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_0041_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_0044_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_0047_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_0050_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_0045_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_0057_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_0060_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_0063_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_0056_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_0059_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_0062_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_0039_),
    .\return_output.b (_0040_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_1clk_1c0d1db2 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .clk(clk),
    .\return_output.a (_0042_),
    .\return_output.b (_0043_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0053_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0052_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0054_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_0049_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_0076_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_0080_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_0083_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_0086_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_0071_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_0073_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_0066_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_0069_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_0072_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_0075_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_0070_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_0082_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_0085_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_0088_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_0081_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_0084_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_0087_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_0064_),
    .\return_output.b (_0065_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_1clk_a2a0bb29 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .clk(clk),
    .\return_output.a (_0067_),
    .\return_output.b (_0068_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0078_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0077_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0079_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_0074_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_0101_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_0105_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_0108_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_0111_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_0096_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_0098_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_0091_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_0094_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_0097_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_0100_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_0095_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_0107_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_0110_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_0113_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_0106_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_0109_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_0112_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_0089_),
    .\return_output.b (_0090_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_1clk_1216aa7f for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .clk(clk),
    .\return_output.a (_0092_),
    .\return_output.b (_0093_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0103_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0102_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0104_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_0099_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_0126_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_0130_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_0133_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_0136_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_0121_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_0123_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_0116_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_0119_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_0122_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_0125_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_0120_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_0132_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_0135_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_0138_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_0131_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_0134_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_0137_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_1clk_da2f350b for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .clk(clk),
    .\return_output.a (_0114_),
    .\return_output.b (_0115_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_0117_),
    .\return_output.b (_0118_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0128_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0127_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0129_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_0124_)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_0141_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_0144_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  length_cordic_1clk_6146bba9 for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .clk(clk),
    .\return_output.a (_0139_),
    .\return_output.b (_0140_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_0142_),
    .\return_output.b (_0143_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_1022_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_1026_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_1029_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_1032_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_1017_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_1019_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_1012_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_1015_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_1018_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_1021_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_1016_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_1028_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_1031_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_1034_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_1027_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_1030_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_1033_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_1clk_548fedba for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .clk(clk),
    .\return_output.a (_1010_),
    .\return_output.b (_1011_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_1013_),
    .\return_output.b (_1014_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1024_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1023_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1025_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_1020_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_1047_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_1051_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_1054_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_1057_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_1042_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_1044_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_1037_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_1040_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_1043_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_1046_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_1041_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_1053_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_1056_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_1059_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_1052_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_1055_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_1058_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_1clk_fd1b7c67 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .clk(clk),
    .\return_output.a (_1035_),
    .\return_output.b (_1036_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_1038_),
    .\return_output.b (_1039_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_1clk_d1927145 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1049_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_d1927145 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1048_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_d1927145 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1050_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_1045_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_1072_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_1clk_8e09bada for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_1076_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_1clk_8e09bada for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_1079_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_1clk_8e09bada for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_1082_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_1clk_658cdf04 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_1067_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_1069_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_1062_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_1065_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_1068_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_1071_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_1066_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_1078_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_1081_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_1084_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_1077_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_1080_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_1083_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_1060_),
    .\return_output.b (_1061_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_1063_),
    .\return_output.b (_1064_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1074_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1073_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1075_)
  );
  unary_op_not_uint1_t_1clk_1891d2b1 for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .clk(clk),
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_1070_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_1097_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_1101_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_1104_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_1107_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_1092_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_1094_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_1087_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_1090_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_1093_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_1096_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_1091_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_1103_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_1106_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_1109_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_1102_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_1105_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_1108_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_1085_),
    .\return_output.b (_1086_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_1clk_0a2b77e4 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .clk(clk),
    .\return_output.a (_1088_),
    .\return_output.b (_1089_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1099_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1098_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1100_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_1095_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_1122_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_1126_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_1129_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_1132_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_1117_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_1119_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_1112_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_1115_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_1118_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_1121_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_1116_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_1128_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_1131_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_1134_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_1127_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_1130_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_1133_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_1110_),
    .\return_output.b (_1111_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_1clk_37e9abbb for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .clk(clk),
    .\return_output.a (_1113_),
    .\return_output.b (_1114_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1124_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1123_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1125_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_1120_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_1147_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_1151_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_1154_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_1157_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_1142_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_1144_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_1137_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_1140_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_1143_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_1146_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_1141_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_1153_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_1156_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_1159_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_1152_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_1155_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_1158_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_1135_),
    .\return_output.b (_1136_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_1clk_7480bab6 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .clk(clk),
    .\return_output.a (_1138_),
    .\return_output.b (_1139_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1149_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1148_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1150_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_1145_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_1172_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_1176_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_1179_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_1182_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_1167_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_1169_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_53c482d4 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_1162_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_1165_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_1168_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_1171_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_1166_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_1178_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_1181_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_1184_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_1177_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_1180_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_1183_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .\return_output.a (_1160_),
    .\return_output.b (_1161_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_1163_),
    .\return_output.b (_1164_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1174_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1173_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1175_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_1170_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_1197_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_1201_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_1204_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_1207_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_1192_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_1194_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_1187_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_1190_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_1193_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_1196_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_1191_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_1203_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_1206_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_1209_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_1202_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_1205_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_1208_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_1clk_dc58ed5b for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .clk(clk),
    .\return_output.a (_1185_),
    .\return_output.b (_1186_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_1188_),
    .\return_output.b (_1189_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1199_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1198_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_1200_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_1195_)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left),
    .return_output(_0001_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left),
    .return_output(_0005_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left),
    .return_output(_0008_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right)
  );
  bin_op_inferred_mult_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left),
    .return_output(_0011_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right)
  );
  bin_op_lt_int16_t_int14_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left),
    .return_output(_1217_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right)
  );
  bin_op_lt_int16_t_int3_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left),
    .return_output(_1219_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left),
    .return_output(_1212_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left),
    .return_output(_1215_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left),
    .return_output(_1218_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left),
    .return_output(_0000_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left),
    .return_output(_1216_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left),
    .return_output(_0007_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left),
    .return_output(_0010_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right)
  );
  bin_op_plus_int16_t_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384 (
    .left(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left),
    .return_output(_0013_),
    .right(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927 (
    .return_output(_0006_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b (
    .return_output(_0009_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x)
  );
  const_sr_14_int32_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d (
    .return_output(_0012_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x)
  );
  length_cordic_1clk_f5180a95 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195 (
    .clk(clk),
    .\return_output.a (_1210_),
    .\return_output.b (_1211_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2)
  );
  length_cordic_0clk_5aa25d63 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409 (
    .\return_output.a (_1213_),
    .\return_output.b (_1214_),
    .x(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x),
    .x2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2),
    .y(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y),
    .y2(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2)
  );
  mux_uint1_t_int16_t_int16_t_1clk_e699f8d6 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0003_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_e699f8d6 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0002_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_e699f8d6 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32 (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond),
    .iffalse(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue),
    .return_output(_0004_)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd (
    .expr(for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr),
    .return_output(_1220_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 mux_tr_pipelinec_gen_c_l277_c10_2ea1 (
    .cond(mux_tr_pipelinec_gen_c_l277_c10_2ea1_cond),
    .iffalse(mux_tr_pipelinec_gen_c_l277_c10_2ea1_iffalse),
    .iftrue(mux_tr_pipelinec_gen_c_l277_c10_2ea1_iftrue),
    .return_output(_0146_)
  );
  unary_op_negate_int17_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l255_c11_9aa3 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l255_c11_9aa3_expr),
    .return_output(_0983_)
  );
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = _0147_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0148_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = _0149_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0150_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0151_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0152_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0153_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0154_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0155_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0156_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0157_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0158_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0159_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0160_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0161_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0162_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0163_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0164_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0165_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0166_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0167_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0168_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0169_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0170_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0171_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0172_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0173_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0174_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0175_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0176_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0177_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0178_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0179_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0180_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0181_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0182_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0183_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0184_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0185_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0186_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0187_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0188_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0189_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0190_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0191_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0192_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0193_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0194_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0195_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0196_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0197_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0198_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0199_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0200_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0201_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0202_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0203_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0204_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0205_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0206_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0207_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0208_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0209_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0210_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0211_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0212_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0213_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0214_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0215_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0216_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0217_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0218_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0219_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0220_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0221_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0222_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0223_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0224_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0225_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0226_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0227_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0228_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0229_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0230_;
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output[15:0];
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = _0231_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0232_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0233_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0234_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0235_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0236_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0237_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0238_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0239_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0240_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0241_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0242_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0243_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0244_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0245_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0246_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0247_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0248_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0249_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0250_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0251_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0252_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0253_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0254_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0255_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0256_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0257_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0258_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0259_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0260_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0261_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0262_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0263_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0264_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0265_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0266_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0267_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0268_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0269_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0270_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0271_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0272_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0273_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0274_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0275_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0276_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0277_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0278_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0279_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0280_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0281_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0282_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0283_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0284_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0285_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0286_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0287_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0288_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0289_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0290_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0291_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0292_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0293_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0294_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0295_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0296_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0297_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0298_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0299_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0300_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0301_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0302_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0303_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0304_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0305_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0306_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0307_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0308_;
  assign reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0309_;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = _0310_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0311_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0312_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0313_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0314_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0315_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0316_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0317_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0318_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0319_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0320_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0321_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0322_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0323_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0324_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0325_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0326_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0327_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0328_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0329_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0330_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0331_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0332_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0333_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0334_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0335_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0336_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0337_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0338_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0339_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0340_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0341_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0342_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0343_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0344_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0345_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0346_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0347_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0348_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0349_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0350_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0351_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0352_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0353_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0354_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0355_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0356_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0357_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0358_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0359_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0360_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0361_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0362_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0363_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0364_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0365_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0366_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0367_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0368_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0369_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0370_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0371_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0372_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0373_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0374_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0375_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0376_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0377_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0378_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0379_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0380_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0381_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0382_;
  assign reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0383_;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0384_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0385_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0386_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0387_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0388_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0389_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0390_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0391_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0392_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0393_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0394_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0395_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0396_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0397_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0398_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0399_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0400_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0401_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0402_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0403_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0404_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0405_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0406_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0407_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0408_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0409_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0410_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0411_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0412_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0413_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0414_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0415_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0416_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0417_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0418_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0419_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0420_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0421_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0422_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0423_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0424_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0425_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0426_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0427_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0428_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0429_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0430_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0431_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0432_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0433_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0434_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0435_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0436_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0437_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0438_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0439_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0440_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0441_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0442_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0443_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0444_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0445_;
  assign reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0446_;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0447_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0448_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0449_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0450_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0451_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0452_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0453_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0454_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0455_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0456_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0457_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0458_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0459_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0460_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0461_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0462_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0463_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0464_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0465_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0466_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0467_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0468_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0469_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0470_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0471_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0472_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0473_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0474_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0475_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0476_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0477_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0478_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0479_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0480_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0481_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0482_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0483_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0484_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0485_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0486_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0487_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0488_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0489_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0490_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0491_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0492_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0493_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0494_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0495_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0496_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0497_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0498_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0499_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0500_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0501_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0502_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0503_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0504_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0505_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0506_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0507_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0508_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0509_;
  assign reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0510_;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0511_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0512_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0513_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0514_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0515_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0516_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0517_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0518_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0519_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0520_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0521_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0522_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0523_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0524_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0525_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0526_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0527_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0528_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0529_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0530_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0531_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0532_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0533_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0534_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0535_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0536_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0537_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0538_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0539_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0540_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0541_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0542_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0543_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0544_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0545_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0546_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0547_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0548_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0549_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0550_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0551_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0552_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0553_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0554_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0555_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0556_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0557_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0558_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0559_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0560_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0561_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0562_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0563_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0564_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0565_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0566_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0567_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0568_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0569_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0570_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0571_;
  assign reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0572_;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0573_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0574_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0575_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0576_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0577_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0578_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0579_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0580_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0581_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0582_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0583_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0584_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0585_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0586_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0587_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0588_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0589_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0590_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0591_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0592_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0593_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0594_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0595_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0596_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0597_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0598_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0599_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0600_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0601_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0602_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0603_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0604_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0605_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0606_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0607_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0608_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0609_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0610_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0611_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0612_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0613_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0614_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0615_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0616_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0617_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0618_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0619_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0620_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0621_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0622_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0623_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0624_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0625_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0626_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0627_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0628_;
  assign reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0629_;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0630_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0631_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0632_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0633_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0634_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0635_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0636_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0637_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0638_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0639_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0640_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0641_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0642_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0643_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0644_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0645_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0646_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0647_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0648_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0649_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0650_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0651_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0652_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0653_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0654_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0655_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0656_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0657_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0658_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0659_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0660_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0661_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0662_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0663_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0664_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0665_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0666_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0667_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0668_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0669_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0670_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0671_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0672_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0673_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0674_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0675_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0676_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0677_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0678_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0679_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0680_;
  assign reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0681_;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = _0682_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0683_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = _0684_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0685_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0686_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0687_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0688_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0689_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0690_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0691_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0692_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0693_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0694_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0695_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0696_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0697_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0698_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0699_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0700_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0701_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0702_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0703_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0704_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0705_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0706_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0707_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0708_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0709_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0710_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0711_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0712_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0713_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0714_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0715_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0716_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0717_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0718_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0719_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0720_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0721_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0722_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0723_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0724_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0725_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0726_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0727_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0728_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0729_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0730_;
  assign reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0731_;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = _0732_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0733_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0734_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0735_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0736_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0737_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0738_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0739_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0740_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0741_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0742_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0743_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0744_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0745_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0746_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0747_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0748_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0749_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0750_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0751_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0752_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0753_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0754_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0755_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0756_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0757_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0758_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0759_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0760_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0761_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0762_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0763_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0764_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0765_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0766_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0767_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0768_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0769_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0770_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0771_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0772_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0773_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0774_;
  assign reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0775_;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = _0776_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0777_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0778_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0779_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0780_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0781_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0782_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0783_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0784_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0785_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0786_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0787_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0788_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0789_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0790_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0791_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0792_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0793_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0794_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0795_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0796_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0797_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0798_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0799_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0800_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0801_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0802_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0803_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0804_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0805_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0806_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0807_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0808_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0809_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0810_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0811_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0812_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0813_;
  assign reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0814_;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0815_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0816_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0817_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0818_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0819_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0820_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0821_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0822_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0823_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0824_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0825_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0826_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0827_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0828_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0829_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0830_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0831_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0832_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0833_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0834_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0835_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0836_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0837_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0838_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0839_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0840_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0841_;
  assign reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0842_;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0843_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0844_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0845_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0846_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0847_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0848_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0849_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0850_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0851_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0852_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0853_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0854_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0855_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0856_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0857_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0858_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0859_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0860_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0861_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0862_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0863_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0864_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0865_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0866_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0867_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0868_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0869_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0870_;
  assign reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0871_;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0872_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0873_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0874_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0875_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0876_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0877_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0878_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0879_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0880_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0881_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0882_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0883_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0884_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0885_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0886_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0887_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0888_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0889_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0890_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0891_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0892_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0893_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0894_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0895_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0896_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0897_;
  assign reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0898_;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0899_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0900_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0901_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0902_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0903_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0904_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0905_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0906_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0907_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0908_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0909_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0910_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0911_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0912_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0913_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0914_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0915_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0916_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0917_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0918_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0919_;
  assign reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0920_;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0921_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0922_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0923_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0924_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0925_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0926_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0927_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0928_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0929_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0930_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0931_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0932_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0933_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0934_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0935_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0936_;
  assign reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0937_;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = _0938_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0939_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = _0940_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0941_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0942_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = _0943_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = _0944_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = _0945_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = _0946_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = _0947_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = _0948_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = _0949_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = _0950_;
  assign reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0951_;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign comb_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign reg_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = _0952_;
  assign reg_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = _0953_;
  assign comb_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign comb_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e_left = i;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e_right = \global_to_module.state [1495:1480];
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e_return_output = _0954_;
  assign bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3_left = \global_to_module.state [1351:1336];
  assign bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3_right = \global_to_module.state [1335:1320];
  assign bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3_return_output = _0955_;
  assign bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_left = bin_op_inferred_mult_tr_pipelinec_gen_c_l230_c19_b66e_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_right = bin_op_plus_tr_pipelinec_gen_c_l230_c38_c3d3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output = _0956_;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088_left = j;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088_right = \global_to_module.state [1463:1448];
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088_return_output = _0957_;
  assign bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad_left = bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c20_8088_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad_right = \global_to_module.state [1399:1384];
  assign bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad_return_output = _0958_;
  assign bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1_left = bin_op_plus_tr_pipelinec_gen_c_l231_c20_54ad_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1_right = \global_to_module.state [1431:1416];
  assign bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1_return_output = _0959_;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf_left = i;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf_right = \global_to_module.state [1511:1496];
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf_return_output = _0960_;
  assign bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_left = bin_op_minus_tr_pipelinec_gen_c_l231_c20_59c1_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_right = bin_op_inferred_mult_tr_pipelinec_gen_c_l231_c65_faaf_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output = _0961_;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b_left = j;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b_right = \global_to_module.state [1479:1464];
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b_return_output = _0962_;
  assign bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a_left = bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c20_ac9b_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a_right = \global_to_module.state [1415:1400];
  assign bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a_return_output = _0963_;
  assign bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d_left = bin_op_minus_tr_pipelinec_gen_c_l232_c20_b59a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d_right = \global_to_module.state [1447:1432];
  assign bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d_return_output = _0964_;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412_left = i;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412_right = \global_to_module.state [1527:1512];
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412_return_output = _0965_;
  assign bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_left = bin_op_plus_tr_pipelinec_gen_c_l232_c20_276d_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_right = bin_op_inferred_mult_tr_pipelinec_gen_c_l232_c65_2412_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output = _0966_;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73_left = 16'h0005;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73_right = \global_to_module.state [1335:1320];
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73_return_output = _0967_;
  assign const_sr_6_tr_pipelinec_gen_c_l247_c9_403b_x = bin_op_inferred_mult_tr_pipelinec_gen_c_l247_c9_ba73_return_output;
  assign const_sr_6_tr_pipelinec_gen_c_l247_c9_403b_return_output = _0968_;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583_left = 16'h0005;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583_right = \global_to_module.state [1431:1416];
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583_return_output = _0969_;
  assign const_sr_6_tr_pipelinec_gen_c_l248_c9_1931_x = bin_op_inferred_mult_tr_pipelinec_gen_c_l248_c9_3583_return_output;
  assign const_sr_6_tr_pipelinec_gen_c_l248_c9_1931_return_output = _0970_;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a_left = 17'h1fffb;
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a_right = \global_to_module.state [1447:1432];
  assign bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a_return_output = _0971_;
  assign const_sr_6_tr_pipelinec_gen_c_l249_c10_9b16_x = bin_op_inferred_mult_tr_pipelinec_gen_c_l249_c10_ad8a_return_output;
  assign const_sr_6_tr_pipelinec_gen_c_l249_c10_9b16_return_output = _0972_;
  assign const_sr_5_tr_pipelinec_gen_c_l250_c15_6bfc_x = bin_op_minus_tr_pipelinec_gen_c_l230_c19_c648_return_output[15:0];
  assign const_sr_5_tr_pipelinec_gen_c_l250_c15_6bfc_return_output = _0973_;
  assign bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_left = const_sr_6_tr_pipelinec_gen_c_l247_c9_403b_return_output[15:0];
  assign bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_right = const_sr_5_tr_pipelinec_gen_c_l250_c15_6bfc_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_return_output = _0974_;
  assign const_sr_5_tr_pipelinec_gen_c_l251_c15_d1bd_x = bin_op_minus_tr_pipelinec_gen_c_l231_c20_951d_return_output[15:0];
  assign const_sr_5_tr_pipelinec_gen_c_l251_c15_d1bd_return_output = _0975_;
  assign bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_left = const_sr_6_tr_pipelinec_gen_c_l248_c9_1931_return_output[15:0];
  assign bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_right = const_sr_5_tr_pipelinec_gen_c_l251_c15_d1bd_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_return_output = _0976_;
  assign const_sr_5_tr_pipelinec_gen_c_l252_c15_87a1_x = bin_op_plus_tr_pipelinec_gen_c_l232_c20_442f_return_output[15:0];
  assign const_sr_5_tr_pipelinec_gen_c_l252_c15_87a1_return_output = _0977_;
  assign bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_left = const_sr_6_tr_pipelinec_gen_c_l249_c10_9b16_return_output[15:0];
  assign bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_right = const_sr_5_tr_pipelinec_gen_c_l252_c15_87a1_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l252_c8_9cf9_return_output = _0978_;
  assign const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_x = \global_to_module.state [1335:1320];
  assign const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output = _0979_;
  assign bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a_left = \global_to_module.state [1431:1416];
  assign bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a_right = \global_to_module.state [1383:1368];
  assign bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a_return_output = _0980_;
  assign const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_x = bin_op_minus_tr_pipelinec_gen_c_l254_c10_4b2a_return_output;
  assign const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output = _0981_;
  assign bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3_left = \global_to_module.state [1447:1432];
  assign bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3_right = \global_to_module.state [1367:1352];
  assign bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3_return_output = _0982_;
  assign unary_op_negate_tr_pipelinec_gen_c_l255_c11_9aa3_expr = bin_op_plus_tr_pipelinec_gen_c_l255_c11_eef3_return_output;
  assign unary_op_negate_tr_pipelinec_gen_c_l255_c11_9aa3_return_output = _0983_;
  assign const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_x = unary_op_negate_tr_pipelinec_gen_c_l255_c11_9aa3_return_output;
  assign const_sr_2_tr_pipelinec_gen_c_l255_c11_3790_return_output = _0984_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = bin_op_plus_tr_pipelinec_gen_c_l250_c8_eac1_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = bin_op_plus_tr_pipelinec_gen_c_l251_c8_da6d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = const_sr_2_tr_pipelinec_gen_c_l254_c10_e9c1_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _0986_, _0985_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _0987_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _0989_, _0988_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _0990_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _0991_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _0992_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _0993_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _0994_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _0995_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _0996_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _0997_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0998_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0999_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1000_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _1001_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _1002_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _1003_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _1004_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _1005_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _1006_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _1007_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _1008_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _1009_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_0_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage0_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _1011_, _1010_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _1012_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _1014_, _1013_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _1015_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _1016_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _1017_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _1018_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _1019_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _1020_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _1021_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _1022_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1023_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1024_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1025_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _1026_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _1027_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _1028_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _1029_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _1030_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _1031_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _1032_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _1033_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _1034_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_1_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage1_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _1036_, _1035_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _1037_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _1039_, _1038_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _1040_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _1041_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _1042_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _1043_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _1044_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _1045_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _1046_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _1047_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1048_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1049_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1050_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _1051_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _1052_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _1053_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _1054_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _1055_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _1056_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _1057_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _1058_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage2_for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _1059_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _1061_, _1060_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _1062_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_2_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _1064_, _1063_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _1065_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _1066_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _1067_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _1068_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _1069_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _1070_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _1071_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _1072_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1073_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1074_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1075_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _1076_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _1077_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _1078_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _1079_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _1080_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _1081_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage3_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _1082_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _1083_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _1084_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _1086_, _1085_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _1087_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_3_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage4_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _1089_, _1088_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _1090_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _1091_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _1092_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _1093_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _1094_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _1095_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _1096_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _1097_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1098_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1099_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1100_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _1101_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _1102_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _1103_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _1104_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _1105_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _1106_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _1107_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _1108_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _1109_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _1111_, _1110_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _1112_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_4_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage5_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _1114_, _1113_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _1115_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _1116_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _1117_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _1118_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _1119_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _1120_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _1121_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _1122_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1123_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1124_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1125_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _1126_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _1127_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _1128_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _1129_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _1130_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _1131_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _1132_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _1133_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _1134_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _1136_, _1135_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _1137_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_5_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage6_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _1139_, _1138_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _1140_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _1141_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _1142_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _1143_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _1144_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _1145_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _1146_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _1147_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1148_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1149_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1150_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _1151_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _1152_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _1153_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _1154_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _1155_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _1156_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _1157_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _1158_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _1159_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_6_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage7_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _1161_, _1160_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _1162_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _1164_, _1163_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _1165_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _1166_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _1167_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _1168_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _1169_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _1170_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _1171_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _1172_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1173_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1174_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1175_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _1176_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _1177_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _1178_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _1179_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _1180_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _1181_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _1182_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _1183_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _1184_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_7_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage8_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _1186_, _1185_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _1187_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _1189_, _1188_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _1190_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _1191_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _1192_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _1193_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _1194_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _1195_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _1196_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _1197_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1198_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1199_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _1200_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _1201_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _1202_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _1203_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _1204_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _1205_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _1206_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _1207_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _1208_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _1209_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_8_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage9_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _1211_, _1210_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _1212_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _1214_, _1213_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _1215_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _1216_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _1217_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _1218_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _1219_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _1220_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _0000_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _0001_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0002_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0003_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0004_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _0005_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _0006_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _0007_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _0008_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _0009_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _0010_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _0011_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _0012_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage10_for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _0013_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _0015_, _0014_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _0016_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_9_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _0018_, _0017_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _0019_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _0020_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _0021_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _0022_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _0023_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _0024_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _0025_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _0026_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0027_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0028_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0029_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _0030_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _0031_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _0032_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _0033_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _0034_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _0035_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage11_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _0036_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _0037_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _0038_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _0040_, _0039_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _0041_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_10_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage12_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _0043_, _0042_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _0044_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _0045_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _0046_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _0047_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _0048_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _0049_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _0050_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _0051_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0052_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0053_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0054_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _0055_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _0056_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _0057_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _0058_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _0059_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _0060_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _0061_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _0062_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _0063_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _0065_, _0064_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _0066_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_11_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage13_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _0068_, _0067_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _0069_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _0070_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _0071_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _0072_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _0073_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _0074_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _0075_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _0076_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0077_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0078_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0079_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _0080_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _0081_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _0082_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _0083_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _0084_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _0085_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _0086_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _0087_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _0088_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _0090_, _0089_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _0091_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_12_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage14_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _0093_, _0092_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _0094_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _0095_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _0096_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _0097_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _0098_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _0099_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _0100_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _0101_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0102_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0103_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0104_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _0105_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _0106_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _0107_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _0108_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _0109_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _0110_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _0111_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _0112_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _0113_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_13_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage15_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _0115_, _0114_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _0116_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _0118_, _0117_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _0119_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output = _0120_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l269_c9_61f9_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_right = 14'h0800;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output = _0121_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c10_ae80_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output = _0122_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_right = 3'h2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output = _0123_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_expr = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_lt_tr_pipelinec_gen_c_l271_c33_c7e6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output = _0124_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_unary_op_not_tr_pipelinec_gen_c_l271_c33_d8bd_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_right = 1'h0;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output = _0125_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c10_c602_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_neq_tr_pipelinec_gen_c_l271_c33_526f_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output = _0126_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0127_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0128_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_cond = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_and_tr_pipelinec_gen_c_l271_c10_49e0_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iftrue = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_iffalse;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_pz_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output = _0129_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output = _0130_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l272_c18_a474_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output = _0131_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l272_c18_6927_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l272_c12_bbe0_return_output = _0132_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output = _0133_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l273_c18_e4a6_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output = _0134_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l273_c18_f19b_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l273_c12_2f8e_return_output = _0135_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_right;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output = _0136_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_inferred_mult_tr_pipelinec_gen_c_l274_c18_6750_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output = _0137_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_left;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_right = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_const_sr_14_tr_pipelinec_gen_c_l274_c18_ed1d_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_bin_op_plus_tr_pipelinec_gen_c_l274_c12_0384_return_output = _0138_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_px_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_14_py_mux_tr_pipelinec_gen_c_l271_c5_aa32_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_x2 = const_sr_2_tr_pipelinec_gen_c_l253_c9_5366_return_output;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2 = reg_stage16_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_y2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output = { _0140_, _0139_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_right = 16'h0200;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output = _0141_;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x = reg_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y = for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l264_c10_a028_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2 = reg_stage17_for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_x2;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_y2 = for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l261_c23_4195_return_output[31:16];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output = { _0143_, _0142_ };
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_right = 16'h0100;
  assign for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output = _0144_;
  assign bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12_left = for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_bin_op_minus_tr_pipelinec_gen_c_l268_c9_b31b_return_output[15:0];
  assign bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12_right = 3'h2;
  assign bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12_return_output = _0145_;
  assign mux_tr_pipelinec_gen_c_l277_c10_2ea1_cond = bin_op_gt_tr_pipelinec_gen_c_l277_c10_2e12_return_output;
  assign mux_tr_pipelinec_gen_c_l277_c10_2ea1_iftrue = 16'hffff;
  assign mux_tr_pipelinec_gen_c_l277_c10_2ea1_iffalse = for_tr_pipelinec_gen_c_l257_c3_9332_iter_15_length_cordic_tr_pipelinec_gen_c_l265_c23_e409_return_output[31:16];
  assign mux_tr_pipelinec_gen_c_l277_c10_2ea1_return_output = _0146_;
  assign return_output = mux_tr_pipelinec_gen_c_l277_c10_2ea1_return_output;
endmodule

module dvi_active_debug_0clk_de264c78(\global_to_module.dvi_active , return_output);
  input \global_to_module.dvi_active ;
  wire \global_to_module.dvi_active ;
  output return_output;
  wire return_output;
  assign return_output = \global_to_module.dvi_active ;
endmodule

module dvi_blue_debug_0clk_de264c78(\global_to_module.dvi_blue , return_output);
  input [7:0] \global_to_module.dvi_blue ;
  wire [7:0] \global_to_module.dvi_blue ;
  output [7:0] return_output;
  wire [7:0] return_output;
  assign return_output = \global_to_module.dvi_blue ;
endmodule

module dvi_green_debug_0clk_de264c78(\global_to_module.dvi_green , return_output);
  input [7:0] \global_to_module.dvi_green ;
  wire [7:0] \global_to_module.dvi_green ;
  output [7:0] return_output;
  wire [7:0] return_output;
  assign return_output = \global_to_module.dvi_green ;
endmodule

module dvi_red_debug_0clk_de264c78(\global_to_module.dvi_red , return_output);
  input [7:0] \global_to_module.dvi_red ;
  wire [7:0] \global_to_module.dvi_red ;
  output [7:0] return_output;
  wire [7:0] return_output;
  assign return_output = \global_to_module.dvi_red ;
endmodule

module dvi_x_debug_0clk_de264c78(\global_to_module.dvi_x , return_output);
  input [11:0] \global_to_module.dvi_x ;
  wire [11:0] \global_to_module.dvi_x ;
  output [11:0] return_output;
  wire [11:0] return_output;
  assign return_output = \global_to_module.dvi_x ;
endmodule

module dvi_y_debug_0clk_de264c78(\global_to_module.dvi_y , return_output);
  input [11:0] \global_to_module.dvi_y ;
  wire [11:0] \global_to_module.dvi_y ;
  output [11:0] return_output;
  wire [11:0] return_output;
  assign return_output = \global_to_module.dvi_y ;
endmodule

module ext_vga_0clk_83e31706(clk, clock_enable, \global_to_module.external_vga_timing_feedback_read_return_output , x, y, \module_to_global.vga_req_stall );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [1:0] _05_;
  wire _06_;
  wire [1:0] _07_;
  wire _08_;
  wire _09_;
  wire [1:0] _10_;
  wire _11_;
  wire [1:0] _12_;
  wire _13_;
  wire _14_;
  wire [1:0] _15_;
  wire [1:0] _16_;
  wire _17_;
  wire [1:0] _18_;
  wire _19_;
  wire [1:0] _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire [31:0] _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire [31:0] _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire [31:0] _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire [31:0] _40_;
  wire [1:0] _41_;
  reg [1:0] _42_ = 2'h0;
  wire bin_op_and_external_vga_timing_c_l43_c26_f113_left;
  wire bin_op_and_external_vga_timing_c_l43_c26_f113_return_output;
  wire bin_op_and_external_vga_timing_c_l43_c26_f113_right;
  wire bin_op_and_external_vga_timing_c_l45_c27_62a0_left;
  wire bin_op_and_external_vga_timing_c_l45_c27_62a0_return_output;
  wire bin_op_and_external_vga_timing_c_l45_c27_62a0_right;
  wire [15:0] bin_op_eq_external_vga_timing_c_l45_c27_e03d_left;
  wire bin_op_eq_external_vga_timing_c_l45_c27_e03d_return_output;
  wire bin_op_eq_external_vga_timing_c_l45_c27_e03d_right;
  wire [15:0] bin_op_eq_external_vga_timing_c_l45_c38_3963_left;
  wire bin_op_eq_external_vga_timing_c_l45_c38_3963_return_output;
  wire bin_op_eq_external_vga_timing_c_l45_c38_3963_right;
  wire [1:0] bin_op_eq_external_vga_timing_c_l50_c6_d083_left;
  wire bin_op_eq_external_vga_timing_c_l50_c6_d083_return_output;
  wire [1:0] bin_op_eq_external_vga_timing_c_l50_c6_d083_right;
  wire [1:0] bin_op_eq_external_vga_timing_c_l61_c11_a7aa_left;
  wire bin_op_eq_external_vga_timing_c_l61_c11_a7aa_return_output;
  wire [1:0] bin_op_eq_external_vga_timing_c_l61_c11_a7aa_right;
  wire [1:0] bin_op_eq_external_vga_timing_c_l73_c11_51fe_left;
  wire bin_op_eq_external_vga_timing_c_l73_c11_51fe_return_output;
  wire [1:0] bin_op_eq_external_vga_timing_c_l73_c11_51fe_right;
  wire [1:0] bin_op_eq_external_vga_timing_c_l81_c11_15b8_left;
  wire bin_op_eq_external_vga_timing_c_l81_c11_15b8_return_output;
  wire [1:0] bin_op_eq_external_vga_timing_c_l81_c11_15b8_right;
  wire bin_op_neq_external_vga_timing_c_l84_c8_d4ef_left;
  wire bin_op_neq_external_vga_timing_c_l84_c8_d4ef_return_output;
  wire bin_op_neq_external_vga_timing_c_l84_c8_d4ef_right;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input [29:0] \global_to_module.external_vga_timing_feedback_read_return_output ;
  wire [29:0] \global_to_module.external_vga_timing_feedback_read_return_output ;
  output \module_to_global.vga_req_stall ;
  wire \module_to_global.vga_req_stall ;
  wire [1:0] reg_comb_state;
  wire stall_req_mux_external_vga_timing_c_l50_c3_5def_cond;
  wire stall_req_mux_external_vga_timing_c_l50_c3_5def_iffalse;
  wire stall_req_mux_external_vga_timing_c_l50_c3_5def_iftrue;
  wire stall_req_mux_external_vga_timing_c_l50_c3_5def_return_output;
  wire stall_req_mux_external_vga_timing_c_l53_c5_fd9e_cond;
  wire stall_req_mux_external_vga_timing_c_l53_c5_fd9e_iffalse;
  wire stall_req_mux_external_vga_timing_c_l53_c5_fd9e_iftrue;
  wire stall_req_mux_external_vga_timing_c_l53_c5_fd9e_return_output;
  wire stall_req_mux_external_vga_timing_c_l61_c8_0d25_cond;
  wire stall_req_mux_external_vga_timing_c_l61_c8_0d25_iffalse;
  wire stall_req_mux_external_vga_timing_c_l61_c8_0d25_iftrue;
  wire stall_req_mux_external_vga_timing_c_l61_c8_0d25_return_output;
  wire stall_req_mux_external_vga_timing_c_l65_c5_777a_cond;
  wire stall_req_mux_external_vga_timing_c_l65_c5_777a_iffalse;
  wire stall_req_mux_external_vga_timing_c_l65_c5_777a_iftrue;
  wire stall_req_mux_external_vga_timing_c_l65_c5_777a_return_output;
  wire [1:0] state;
  wire state_mux_external_vga_timing_c_l50_c3_5def_cond;
  wire [1:0] state_mux_external_vga_timing_c_l50_c3_5def_iffalse;
  wire [1:0] state_mux_external_vga_timing_c_l50_c3_5def_iftrue;
  wire [1:0] state_mux_external_vga_timing_c_l50_c3_5def_return_output;
  wire state_mux_external_vga_timing_c_l53_c5_fd9e_cond;
  wire [1:0] state_mux_external_vga_timing_c_l53_c5_fd9e_iffalse;
  wire [1:0] state_mux_external_vga_timing_c_l53_c5_fd9e_iftrue;
  wire [1:0] state_mux_external_vga_timing_c_l53_c5_fd9e_return_output;
  wire state_mux_external_vga_timing_c_l61_c8_0d25_cond;
  wire [1:0] state_mux_external_vga_timing_c_l61_c8_0d25_iffalse;
  wire [1:0] state_mux_external_vga_timing_c_l61_c8_0d25_iftrue;
  wire [1:0] state_mux_external_vga_timing_c_l61_c8_0d25_return_output;
  wire state_mux_external_vga_timing_c_l65_c5_777a_cond;
  wire [1:0] state_mux_external_vga_timing_c_l65_c5_777a_iffalse;
  wire [1:0] state_mux_external_vga_timing_c_l65_c5_777a_iftrue;
  wire [1:0] state_mux_external_vga_timing_c_l65_c5_777a_return_output;
  wire state_mux_external_vga_timing_c_l73_c8_211f_cond;
  wire [1:0] state_mux_external_vga_timing_c_l73_c8_211f_iffalse;
  wire [1:0] state_mux_external_vga_timing_c_l73_c8_211f_iftrue;
  wire [1:0] state_mux_external_vga_timing_c_l73_c8_211f_return_output;
  wire state_mux_external_vga_timing_c_l76_c5_5a8a_cond;
  wire [1:0] state_mux_external_vga_timing_c_l76_c5_5a8a_iffalse;
  wire [1:0] state_mux_external_vga_timing_c_l76_c5_5a8a_iftrue;
  wire [1:0] state_mux_external_vga_timing_c_l76_c5_5a8a_return_output;
  wire state_mux_external_vga_timing_c_l81_c8_1980_cond;
  wire [1:0] state_mux_external_vga_timing_c_l81_c8_1980_iffalse;
  wire [1:0] state_mux_external_vga_timing_c_l81_c8_1980_iftrue;
  wire [1:0] state_mux_external_vga_timing_c_l81_c8_1980_return_output;
  wire state_mux_external_vga_timing_c_l84_c5_eeff_cond;
  wire [1:0] state_mux_external_vga_timing_c_l84_c5_eeff_iffalse;
  wire [1:0] state_mux_external_vga_timing_c_l84_c5_eeff_iftrue;
  wire [1:0] state_mux_external_vga_timing_c_l84_c5_eeff_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] y;
  wire [15:0] y;
  assign _21_ = state == 2'h0;
  assign _22_ = state == 2'h1;
  assign _23_ = state == 2'h2;
  assign _24_ = state == 2'h3;
  function [31:0] \316 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \316  = b[31:0];
      4'b??1?:
        \316  = b[63:32];
      4'b?1??:
        \316  = b[95:64];
      4'b1???:
        \316  = b[127:96];
      default:
        \316  = a;
    endcase
  endfunction
  assign _25_ = \316 (32'hxxxxxxxx, 128'h00000003000000020000000100000000, { _24_, _23_, _22_, _21_ });
  assign _26_ = state == 2'h0;
  assign _27_ = state == 2'h1;
  assign _28_ = state == 2'h2;
  assign _29_ = state == 2'h3;
  function [31:0] \338 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \338  = b[31:0];
      4'b??1?:
        \338  = b[63:32];
      4'b?1??:
        \338  = b[95:64];
      4'b1???:
        \338  = b[127:96];
      default:
        \338  = a;
    endcase
  endfunction
  assign _30_ = \338 (32'hxxxxxxxx, 128'h00000003000000020000000100000000, { _29_, _28_, _27_, _26_ });
  assign _31_ = state == 2'h0;
  assign _32_ = state == 2'h1;
  assign _33_ = state == 2'h2;
  assign _34_ = state == 2'h3;
  function [31:0] \360 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \360  = b[31:0];
      4'b??1?:
        \360  = b[63:32];
      4'b?1??:
        \360  = b[95:64];
      4'b1???:
        \360  = b[127:96];
      default:
        \360  = a;
    endcase
  endfunction
  assign _35_ = \360 (32'hxxxxxxxx, 128'h00000003000000020000000100000000, { _34_, _33_, _32_, _31_ });
  assign _36_ = state == 2'h0;
  assign _37_ = state == 2'h1;
  assign _38_ = state == 2'h2;
  assign _39_ = state == 2'h3;
  function [31:0] \382 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \382  = b[31:0];
      4'b??1?:
        \382  = b[63:32];
      4'b?1??:
        \382  = b[95:64];
      4'b1???:
        \382  = b[127:96];
      default:
        \382  = a;
    endcase
  endfunction
  assign _40_ = \382 (32'hxxxxxxxx, 128'h00000003000000020000000100000000, { _39_, _38_, _37_, _36_ });
  assign _41_ = clock_enable ? reg_comb_state : state;
  always @(posedge clk)
    _42_ <= _41_;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_external_vga_timing_c_l43_c26_f113 (
    .left(bin_op_and_external_vga_timing_c_l43_c26_f113_left),
    .return_output(_00_),
    .right(bin_op_and_external_vga_timing_c_l43_c26_f113_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_external_vga_timing_c_l45_c27_62a0 (
    .left(bin_op_and_external_vga_timing_c_l45_c27_62a0_left),
    .return_output(_03_),
    .right(bin_op_and_external_vga_timing_c_l45_c27_62a0_right)
  );
  bin_op_eq_uint16_t_uint1_t_0clk_de264c78 bin_op_eq_external_vga_timing_c_l45_c27_e03d (
    .left(bin_op_eq_external_vga_timing_c_l45_c27_e03d_left),
    .return_output(_01_),
    .right(bin_op_eq_external_vga_timing_c_l45_c27_e03d_right)
  );
  bin_op_eq_uint16_t_uint1_t_0clk_de264c78 bin_op_eq_external_vga_timing_c_l45_c38_3963 (
    .left(bin_op_eq_external_vga_timing_c_l45_c38_3963_left),
    .return_output(_02_),
    .right(bin_op_eq_external_vga_timing_c_l45_c38_3963_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_external_vga_timing_c_l50_c6_d083 (
    .left(bin_op_eq_external_vga_timing_c_l50_c6_d083_left),
    .return_output(_04_),
    .right(bin_op_eq_external_vga_timing_c_l50_c6_d083_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_external_vga_timing_c_l61_c11_a7aa (
    .left(bin_op_eq_external_vga_timing_c_l61_c11_a7aa_left),
    .return_output(_09_),
    .right(bin_op_eq_external_vga_timing_c_l61_c11_a7aa_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_external_vga_timing_c_l73_c11_51fe (
    .left(bin_op_eq_external_vga_timing_c_l73_c11_51fe_left),
    .return_output(_14_),
    .right(bin_op_eq_external_vga_timing_c_l73_c11_51fe_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_external_vga_timing_c_l81_c11_15b8 (
    .left(bin_op_eq_external_vga_timing_c_l81_c11_15b8_left),
    .return_output(_17_),
    .right(bin_op_eq_external_vga_timing_c_l81_c11_15b8_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 bin_op_neq_external_vga_timing_c_l84_c8_d4ef (
    .left(bin_op_neq_external_vga_timing_c_l84_c8_d4ef_left),
    .return_output(_19_),
    .right(bin_op_neq_external_vga_timing_c_l84_c8_d4ef_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 stall_req_mux_external_vga_timing_c_l50_c3_5def (
    .cond(stall_req_mux_external_vga_timing_c_l50_c3_5def_cond),
    .iffalse(stall_req_mux_external_vga_timing_c_l50_c3_5def_iffalse),
    .iftrue(stall_req_mux_external_vga_timing_c_l50_c3_5def_iftrue),
    .return_output(_06_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 stall_req_mux_external_vga_timing_c_l53_c5_fd9e (
    .cond(stall_req_mux_external_vga_timing_c_l53_c5_fd9e_cond),
    .iffalse(stall_req_mux_external_vga_timing_c_l53_c5_fd9e_iffalse),
    .iftrue(stall_req_mux_external_vga_timing_c_l53_c5_fd9e_iftrue),
    .return_output(_08_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 stall_req_mux_external_vga_timing_c_l61_c8_0d25 (
    .cond(stall_req_mux_external_vga_timing_c_l61_c8_0d25_cond),
    .iffalse(stall_req_mux_external_vga_timing_c_l61_c8_0d25_iffalse),
    .iftrue(stall_req_mux_external_vga_timing_c_l61_c8_0d25_iftrue),
    .return_output(_11_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 stall_req_mux_external_vga_timing_c_l65_c5_777a (
    .cond(stall_req_mux_external_vga_timing_c_l65_c5_777a_cond),
    .iffalse(stall_req_mux_external_vga_timing_c_l65_c5_777a_iffalse),
    .iftrue(stall_req_mux_external_vga_timing_c_l65_c5_777a_iftrue),
    .return_output(_13_)
  );
  mux_uint1_t_ext_vga_state_t_ext_vga_state_t_0clk_de264c78 state_mux_external_vga_timing_c_l50_c3_5def (
    .cond(state_mux_external_vga_timing_c_l50_c3_5def_cond),
    .iffalse(state_mux_external_vga_timing_c_l50_c3_5def_iffalse),
    .iftrue(state_mux_external_vga_timing_c_l50_c3_5def_iftrue),
    .return_output(_05_)
  );
  mux_uint1_t_ext_vga_state_t_ext_vga_state_t_0clk_de264c78 state_mux_external_vga_timing_c_l53_c5_fd9e (
    .cond(state_mux_external_vga_timing_c_l53_c5_fd9e_cond),
    .iffalse(state_mux_external_vga_timing_c_l53_c5_fd9e_iffalse),
    .iftrue(state_mux_external_vga_timing_c_l53_c5_fd9e_iftrue),
    .return_output(_07_)
  );
  mux_uint1_t_ext_vga_state_t_ext_vga_state_t_0clk_de264c78 state_mux_external_vga_timing_c_l61_c8_0d25 (
    .cond(state_mux_external_vga_timing_c_l61_c8_0d25_cond),
    .iffalse(state_mux_external_vga_timing_c_l61_c8_0d25_iffalse),
    .iftrue(state_mux_external_vga_timing_c_l61_c8_0d25_iftrue),
    .return_output(_10_)
  );
  mux_uint1_t_ext_vga_state_t_ext_vga_state_t_0clk_de264c78 state_mux_external_vga_timing_c_l65_c5_777a (
    .cond(state_mux_external_vga_timing_c_l65_c5_777a_cond),
    .iffalse(state_mux_external_vga_timing_c_l65_c5_777a_iffalse),
    .iftrue(state_mux_external_vga_timing_c_l65_c5_777a_iftrue),
    .return_output(_12_)
  );
  mux_uint1_t_ext_vga_state_t_ext_vga_state_t_0clk_de264c78 state_mux_external_vga_timing_c_l73_c8_211f (
    .cond(state_mux_external_vga_timing_c_l73_c8_211f_cond),
    .iffalse(state_mux_external_vga_timing_c_l73_c8_211f_iffalse),
    .iftrue(state_mux_external_vga_timing_c_l73_c8_211f_iftrue),
    .return_output(_15_)
  );
  mux_uint1_t_ext_vga_state_t_ext_vga_state_t_0clk_de264c78 state_mux_external_vga_timing_c_l76_c5_5a8a (
    .cond(state_mux_external_vga_timing_c_l76_c5_5a8a_cond),
    .iffalse(state_mux_external_vga_timing_c_l76_c5_5a8a_iffalse),
    .iftrue(state_mux_external_vga_timing_c_l76_c5_5a8a_iftrue),
    .return_output(_16_)
  );
  mux_uint1_t_ext_vga_state_t_ext_vga_state_t_0clk_de264c78 state_mux_external_vga_timing_c_l81_c8_1980 (
    .cond(state_mux_external_vga_timing_c_l81_c8_1980_cond),
    .iffalse(state_mux_external_vga_timing_c_l81_c8_1980_iffalse),
    .iftrue(state_mux_external_vga_timing_c_l81_c8_1980_iftrue),
    .return_output(_18_)
  );
  mux_uint1_t_ext_vga_state_t_ext_vga_state_t_0clk_de264c78 state_mux_external_vga_timing_c_l84_c5_eeff (
    .cond(state_mux_external_vga_timing_c_l84_c5_eeff_cond),
    .iffalse(state_mux_external_vga_timing_c_l84_c5_eeff_iffalse),
    .iftrue(state_mux_external_vga_timing_c_l84_c5_eeff_iftrue),
    .return_output(_20_)
  );
  assign state = _42_;
  assign reg_comb_state = state_mux_external_vga_timing_c_l50_c3_5def_return_output;
  assign bin_op_and_external_vga_timing_c_l43_c26_f113_left = \global_to_module.external_vga_timing_feedback_read_return_output [26];
  assign bin_op_and_external_vga_timing_c_l43_c26_f113_right = \global_to_module.external_vga_timing_feedback_read_return_output [27];
  assign bin_op_and_external_vga_timing_c_l43_c26_f113_return_output = _00_;
  assign bin_op_eq_external_vga_timing_c_l45_c27_e03d_left = x;
  assign bin_op_eq_external_vga_timing_c_l45_c27_e03d_right = 1'h0;
  assign bin_op_eq_external_vga_timing_c_l45_c27_e03d_return_output = _01_;
  assign bin_op_eq_external_vga_timing_c_l45_c38_3963_left = y;
  assign bin_op_eq_external_vga_timing_c_l45_c38_3963_right = 1'h0;
  assign bin_op_eq_external_vga_timing_c_l45_c38_3963_return_output = _02_;
  assign bin_op_and_external_vga_timing_c_l45_c27_62a0_left = bin_op_eq_external_vga_timing_c_l45_c27_e03d_return_output;
  assign bin_op_and_external_vga_timing_c_l45_c27_62a0_right = bin_op_eq_external_vga_timing_c_l45_c38_3963_return_output;
  assign bin_op_and_external_vga_timing_c_l45_c27_62a0_return_output = _03_;
  assign bin_op_eq_external_vga_timing_c_l50_c6_d083_left = _25_[1:0];
  assign bin_op_eq_external_vga_timing_c_l50_c6_d083_right = 2'h0;
  assign bin_op_eq_external_vga_timing_c_l50_c6_d083_return_output = _04_;
  assign state_mux_external_vga_timing_c_l50_c3_5def_cond = bin_op_eq_external_vga_timing_c_l50_c6_d083_return_output;
  assign state_mux_external_vga_timing_c_l50_c3_5def_iftrue = state_mux_external_vga_timing_c_l53_c5_fd9e_return_output;
  assign state_mux_external_vga_timing_c_l50_c3_5def_iffalse = state_mux_external_vga_timing_c_l61_c8_0d25_return_output;
  assign state_mux_external_vga_timing_c_l50_c3_5def_return_output = _05_;
  assign stall_req_mux_external_vga_timing_c_l50_c3_5def_cond = bin_op_eq_external_vga_timing_c_l50_c6_d083_return_output;
  assign stall_req_mux_external_vga_timing_c_l50_c3_5def_iftrue = stall_req_mux_external_vga_timing_c_l53_c5_fd9e_return_output;
  assign stall_req_mux_external_vga_timing_c_l50_c3_5def_iffalse = stall_req_mux_external_vga_timing_c_l61_c8_0d25_return_output;
  assign stall_req_mux_external_vga_timing_c_l50_c3_5def_return_output = _06_;
  assign state_mux_external_vga_timing_c_l53_c5_fd9e_cond = bin_op_and_external_vga_timing_c_l43_c26_f113_return_output;
  assign state_mux_external_vga_timing_c_l53_c5_fd9e_iftrue = 2'h1;
  assign state_mux_external_vga_timing_c_l53_c5_fd9e_iffalse = state;
  assign state_mux_external_vga_timing_c_l53_c5_fd9e_return_output = _07_;
  assign stall_req_mux_external_vga_timing_c_l53_c5_fd9e_cond = bin_op_and_external_vga_timing_c_l43_c26_f113_return_output;
  assign stall_req_mux_external_vga_timing_c_l53_c5_fd9e_iftrue = 1'h1;
  assign stall_req_mux_external_vga_timing_c_l53_c5_fd9e_iffalse = 1'h0;
  assign stall_req_mux_external_vga_timing_c_l53_c5_fd9e_return_output = _08_;
  assign bin_op_eq_external_vga_timing_c_l61_c11_a7aa_left = _30_[1:0];
  assign bin_op_eq_external_vga_timing_c_l61_c11_a7aa_right = 2'h1;
  assign bin_op_eq_external_vga_timing_c_l61_c11_a7aa_return_output = _09_;
  assign state_mux_external_vga_timing_c_l61_c8_0d25_cond = bin_op_eq_external_vga_timing_c_l61_c11_a7aa_return_output;
  assign state_mux_external_vga_timing_c_l61_c8_0d25_iftrue = state_mux_external_vga_timing_c_l65_c5_777a_return_output;
  assign state_mux_external_vga_timing_c_l61_c8_0d25_iffalse = state_mux_external_vga_timing_c_l73_c8_211f_return_output;
  assign state_mux_external_vga_timing_c_l61_c8_0d25_return_output = _10_;
  assign stall_req_mux_external_vga_timing_c_l61_c8_0d25_cond = bin_op_eq_external_vga_timing_c_l61_c11_a7aa_return_output;
  assign stall_req_mux_external_vga_timing_c_l61_c8_0d25_iftrue = stall_req_mux_external_vga_timing_c_l65_c5_777a_return_output;
  assign stall_req_mux_external_vga_timing_c_l61_c8_0d25_iffalse = 1'h0;
  assign stall_req_mux_external_vga_timing_c_l61_c8_0d25_return_output = _11_;
  assign state_mux_external_vga_timing_c_l65_c5_777a_cond = bin_op_and_external_vga_timing_c_l45_c27_62a0_return_output;
  assign state_mux_external_vga_timing_c_l65_c5_777a_iftrue = 2'h2;
  assign state_mux_external_vga_timing_c_l65_c5_777a_iffalse = state;
  assign state_mux_external_vga_timing_c_l65_c5_777a_return_output = _12_;
  assign stall_req_mux_external_vga_timing_c_l65_c5_777a_cond = bin_op_and_external_vga_timing_c_l45_c27_62a0_return_output;
  assign stall_req_mux_external_vga_timing_c_l65_c5_777a_iftrue = 1'h0;
  assign stall_req_mux_external_vga_timing_c_l65_c5_777a_iffalse = 1'h1;
  assign stall_req_mux_external_vga_timing_c_l65_c5_777a_return_output = _13_;
  assign bin_op_eq_external_vga_timing_c_l73_c11_51fe_left = _35_[1:0];
  assign bin_op_eq_external_vga_timing_c_l73_c11_51fe_right = 2'h2;
  assign bin_op_eq_external_vga_timing_c_l73_c11_51fe_return_output = _14_;
  assign state_mux_external_vga_timing_c_l73_c8_211f_cond = bin_op_eq_external_vga_timing_c_l73_c11_51fe_return_output;
  assign state_mux_external_vga_timing_c_l73_c8_211f_iftrue = state_mux_external_vga_timing_c_l76_c5_5a8a_return_output;
  assign state_mux_external_vga_timing_c_l73_c8_211f_iffalse = state_mux_external_vga_timing_c_l81_c8_1980_return_output;
  assign state_mux_external_vga_timing_c_l73_c8_211f_return_output = _15_;
  assign state_mux_external_vga_timing_c_l76_c5_5a8a_cond = bin_op_and_external_vga_timing_c_l45_c27_62a0_return_output;
  assign state_mux_external_vga_timing_c_l76_c5_5a8a_iftrue = 2'h3;
  assign state_mux_external_vga_timing_c_l76_c5_5a8a_iffalse = state;
  assign state_mux_external_vga_timing_c_l76_c5_5a8a_return_output = _16_;
  assign bin_op_eq_external_vga_timing_c_l81_c11_15b8_left = _40_[1:0];
  assign bin_op_eq_external_vga_timing_c_l81_c11_15b8_right = 2'h3;
  assign bin_op_eq_external_vga_timing_c_l81_c11_15b8_return_output = _17_;
  assign state_mux_external_vga_timing_c_l81_c8_1980_cond = bin_op_eq_external_vga_timing_c_l81_c11_15b8_return_output;
  assign state_mux_external_vga_timing_c_l81_c8_1980_iftrue = state_mux_external_vga_timing_c_l84_c5_eeff_return_output;
  assign state_mux_external_vga_timing_c_l81_c8_1980_iffalse = state;
  assign state_mux_external_vga_timing_c_l81_c8_1980_return_output = _18_;
  assign bin_op_neq_external_vga_timing_c_l84_c8_d4ef_left = bin_op_and_external_vga_timing_c_l45_c27_62a0_return_output;
  assign bin_op_neq_external_vga_timing_c_l84_c8_d4ef_right = bin_op_and_external_vga_timing_c_l43_c26_f113_return_output;
  assign bin_op_neq_external_vga_timing_c_l84_c8_d4ef_return_output = _19_;
  assign state_mux_external_vga_timing_c_l84_c5_eeff_cond = bin_op_neq_external_vga_timing_c_l84_c8_d4ef_return_output;
  assign state_mux_external_vga_timing_c_l84_c5_eeff_iftrue = 2'h0;
  assign state_mux_external_vga_timing_c_l84_c5_eeff_iffalse = state;
  assign state_mux_external_vga_timing_c_l84_c5_eeff_return_output = _20_;
  assign \module_to_global.vga_req_stall  = stall_req_mux_external_vga_timing_c_l50_c3_5def_return_output;
endmodule

module frame_clock_0clk_de264c78(\global_to_module.frame_clock , return_output);
  input \global_to_module.frame_clock ;
  wire \global_to_module.frame_clock ;
  output return_output;
  wire return_output;
  assign return_output = \global_to_module.frame_clock ;
endmodule

module frame_clock_logic_0clk_fc74e538(clk, clock_enable, x, y, active, \module_to_global.frame_clock , \module_to_global.frame_clock_rising_edge , \module_to_global.frame_clock_falling_edge );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  reg _14_ = 1'h0;
  input active;
  wire active;
  wire bin_op_and_pipelinec_app_c_l64_c7_3751_left;
  wire bin_op_and_pipelinec_app_c_l64_c7_3751_return_output;
  wire bin_op_and_pipelinec_app_c_l64_c7_3751_right;
  wire bin_op_and_pipelinec_app_c_l64_c7_eaea_left;
  wire bin_op_and_pipelinec_app_c_l64_c7_eaea_return_output;
  wire bin_op_and_pipelinec_app_c_l64_c7_eaea_right;
  wire bin_op_and_pipelinec_app_c_l72_c11_0ee4_left;
  wire bin_op_and_pipelinec_app_c_l72_c11_0ee4_return_output;
  wire bin_op_and_pipelinec_app_c_l72_c11_0ee4_right;
  wire bin_op_and_pipelinec_app_c_l72_c11_7616_left;
  wire bin_op_and_pipelinec_app_c_l72_c11_7616_return_output;
  wire bin_op_and_pipelinec_app_c_l72_c11_7616_right;
  wire [15:0] bin_op_eq_pipelinec_app_c_l65_c7_98b9_left;
  wire bin_op_eq_pipelinec_app_c_l65_c7_98b9_return_output;
  wire [9:0] bin_op_eq_pipelinec_app_c_l65_c7_98b9_right;
  wire [15:0] bin_op_eq_pipelinec_app_c_l66_c7_4414_left;
  wire bin_op_eq_pipelinec_app_c_l66_c7_4414_return_output;
  wire [8:0] bin_op_eq_pipelinec_app_c_l66_c7_4414_right;
  wire [15:0] bin_op_eq_pipelinec_app_c_l73_c11_da47_left;
  wire bin_op_eq_pipelinec_app_c_l73_c11_da47_return_output;
  wire [9:0] bin_op_eq_pipelinec_app_c_l73_c11_da47_right;
  wire [15:0] bin_op_eq_pipelinec_app_c_l74_c11_2b5f_left;
  wire bin_op_eq_pipelinec_app_c_l74_c11_2b5f_return_output;
  wire [8:0] bin_op_eq_pipelinec_app_c_l74_c11_2b5f_right;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  wire frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_cond;
  wire frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_iffalse;
  wire frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_iftrue;
  wire frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_return_output;
  wire frame_clock_reg;
  wire frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_cond;
  wire frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_iffalse;
  wire frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_iftrue;
  wire frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_return_output;
  wire frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_cond;
  wire frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_iffalse;
  wire frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_iftrue;
  wire frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_return_output;
  wire frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_cond;
  wire frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_iffalse;
  wire frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_iftrue;
  wire frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_return_output;
  wire frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_cond;
  wire frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_iffalse;
  wire frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_iftrue;
  wire frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_return_output;
  output \module_to_global.frame_clock ;
  wire \module_to_global.frame_clock ;
  output \module_to_global.frame_clock_falling_edge ;
  wire \module_to_global.frame_clock_falling_edge ;
  output \module_to_global.frame_clock_rising_edge ;
  wire \module_to_global.frame_clock_rising_edge ;
  wire reg_comb_frame_clock_reg;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] y;
  wire [15:0] y;
  assign _13_ = clock_enable ? reg_comb_frame_clock_reg : frame_clock_reg;
  always @(posedge clk)
    _14_ <= _13_;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_pipelinec_app_c_l64_c7_3751 (
    .left(bin_op_and_pipelinec_app_c_l64_c7_3751_left),
    .return_output(_03_),
    .right(bin_op_and_pipelinec_app_c_l64_c7_3751_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_pipelinec_app_c_l64_c7_eaea (
    .left(bin_op_and_pipelinec_app_c_l64_c7_eaea_left),
    .return_output(_01_),
    .right(bin_op_and_pipelinec_app_c_l64_c7_eaea_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_pipelinec_app_c_l72_c11_0ee4 (
    .left(bin_op_and_pipelinec_app_c_l72_c11_0ee4_left),
    .return_output(_10_),
    .right(bin_op_and_pipelinec_app_c_l72_c11_0ee4_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_pipelinec_app_c_l72_c11_7616 (
    .left(bin_op_and_pipelinec_app_c_l72_c11_7616_left),
    .return_output(_08_),
    .right(bin_op_and_pipelinec_app_c_l72_c11_7616_right)
  );
  bin_op_eq_uint16_t_uint10_t_0clk_de264c78 bin_op_eq_pipelinec_app_c_l65_c7_98b9 (
    .left(bin_op_eq_pipelinec_app_c_l65_c7_98b9_left),
    .return_output(_00_),
    .right(bin_op_eq_pipelinec_app_c_l65_c7_98b9_right)
  );
  bin_op_eq_uint16_t_uint9_t_0clk_de264c78 bin_op_eq_pipelinec_app_c_l66_c7_4414 (
    .left(bin_op_eq_pipelinec_app_c_l66_c7_4414_left),
    .return_output(_02_),
    .right(bin_op_eq_pipelinec_app_c_l66_c7_4414_right)
  );
  bin_op_eq_uint16_t_uint10_t_0clk_de264c78 bin_op_eq_pipelinec_app_c_l73_c11_da47 (
    .left(bin_op_eq_pipelinec_app_c_l73_c11_da47_left),
    .return_output(_07_),
    .right(bin_op_eq_pipelinec_app_c_l73_c11_da47_right)
  );
  bin_op_eq_uint16_t_uint9_t_0clk_de264c78 bin_op_eq_pipelinec_app_c_l74_c11_2b5f (
    .left(bin_op_eq_pipelinec_app_c_l74_c11_2b5f_left),
    .return_output(_09_),
    .right(bin_op_eq_pipelinec_app_c_l74_c11_2b5f_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7 (
    .cond(frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_cond),
    .iffalse(frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_iffalse),
    .iftrue(frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_iftrue),
    .return_output(_06_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7 (
    .cond(frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_cond),
    .iffalse(frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_iffalse),
    .iftrue(frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_iftrue),
    .return_output(_04_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e (
    .cond(frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_cond),
    .iffalse(frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_iffalse),
    .iftrue(frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_iftrue),
    .return_output(_11_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7 (
    .cond(frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_cond),
    .iffalse(frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_iffalse),
    .iftrue(frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_iftrue),
    .return_output(_05_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e (
    .cond(frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_cond),
    .iffalse(frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_iffalse),
    .iftrue(frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_iftrue),
    .return_output(_12_)
  );
  assign frame_clock_reg = _14_;
  assign reg_comb_frame_clock_reg = frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_return_output;
  assign bin_op_eq_pipelinec_app_c_l65_c7_98b9_left = x;
  assign bin_op_eq_pipelinec_app_c_l65_c7_98b9_right = 10'h140;
  assign bin_op_eq_pipelinec_app_c_l65_c7_98b9_return_output = _00_;
  assign bin_op_and_pipelinec_app_c_l64_c7_eaea_left = active;
  assign bin_op_and_pipelinec_app_c_l64_c7_eaea_right = bin_op_eq_pipelinec_app_c_l65_c7_98b9_return_output;
  assign bin_op_and_pipelinec_app_c_l64_c7_eaea_return_output = _01_;
  assign bin_op_eq_pipelinec_app_c_l66_c7_4414_left = y;
  assign bin_op_eq_pipelinec_app_c_l66_c7_4414_right = 9'h0f0;
  assign bin_op_eq_pipelinec_app_c_l66_c7_4414_return_output = _02_;
  assign bin_op_and_pipelinec_app_c_l64_c7_3751_left = bin_op_and_pipelinec_app_c_l64_c7_eaea_return_output;
  assign bin_op_and_pipelinec_app_c_l64_c7_3751_right = bin_op_eq_pipelinec_app_c_l66_c7_4414_return_output;
  assign bin_op_and_pipelinec_app_c_l64_c7_3751_return_output = _03_;
  assign frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_cond = bin_op_and_pipelinec_app_c_l64_c7_3751_return_output;
  assign frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_iftrue = 1'h0;
  assign frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_iffalse = frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_return_output;
  assign frame_clock_reg_mux_pipelinec_app_c_l64_c3_d7c7_return_output = _04_;
  assign frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_cond = bin_op_and_pipelinec_app_c_l64_c7_3751_return_output;
  assign frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_iftrue = 1'h0;
  assign frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_iffalse = frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_return_output;
  assign frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_return_output = _05_;
  assign frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_cond = bin_op_and_pipelinec_app_c_l64_c7_3751_return_output;
  assign frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_iftrue = 1'h1;
  assign frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_iffalse = 1'h0;
  assign frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_return_output = _06_;
  assign bin_op_eq_pipelinec_app_c_l73_c11_da47_left = x;
  assign bin_op_eq_pipelinec_app_c_l73_c11_da47_right = 10'h27f;
  assign bin_op_eq_pipelinec_app_c_l73_c11_da47_return_output = _07_;
  assign bin_op_and_pipelinec_app_c_l72_c11_7616_left = active;
  assign bin_op_and_pipelinec_app_c_l72_c11_7616_right = bin_op_eq_pipelinec_app_c_l73_c11_da47_return_output;
  assign bin_op_and_pipelinec_app_c_l72_c11_7616_return_output = _08_;
  assign bin_op_eq_pipelinec_app_c_l74_c11_2b5f_left = y;
  assign bin_op_eq_pipelinec_app_c_l74_c11_2b5f_right = 9'h1df;
  assign bin_op_eq_pipelinec_app_c_l74_c11_2b5f_return_output = _09_;
  assign bin_op_and_pipelinec_app_c_l72_c11_0ee4_left = bin_op_and_pipelinec_app_c_l72_c11_7616_return_output;
  assign bin_op_and_pipelinec_app_c_l72_c11_0ee4_right = bin_op_eq_pipelinec_app_c_l74_c11_2b5f_return_output;
  assign bin_op_and_pipelinec_app_c_l72_c11_0ee4_return_output = _10_;
  assign frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_cond = bin_op_and_pipelinec_app_c_l72_c11_0ee4_return_output;
  assign frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_iftrue = 1'h1;
  assign frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_iffalse = frame_clock_reg;
  assign frame_clock_reg_mux_pipelinec_app_c_l72_c8_4f5e_return_output = _11_;
  assign frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_cond = bin_op_and_pipelinec_app_c_l72_c11_0ee4_return_output;
  assign frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_iftrue = 1'h1;
  assign frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_iffalse = 1'h0;
  assign frame_clock_rising_edge_mux_pipelinec_app_c_l72_c8_4f5e_return_output = _12_;
  assign \module_to_global.frame_clock  = frame_clock_reg;
  assign \module_to_global.frame_clock_rising_edge  = frame_clock_rising_edge_mux_pipelinec_app_c_l64_c3_d7c7_return_output;
  assign \module_to_global.frame_clock_falling_edge  = frame_clock_falling_edge_mux_pipelinec_app_c_l64_c3_d7c7_return_output;
endmodule

module frame_logic_0clk_a65bae5e(clk, clock_enable, \global_to_module.get_user_input_pipelinec_app_c_l181_c21_15b6 , \module_to_global.state );
  wire _00_;
  wire _01_;
  wire _02_;
  wire [735:0] _03_;
  wire [65:0] _04_;
  wire [65:0] _05_;
  wire [65:0] _06_;
  wire [21:0] _07_;
  wire [21:0] _08_;
  wire [21:0] _09_;
  wire [21:0] _10_;
  wire [21:0] _11_;
  wire [21:0] _12_;
  wire [21:0] _13_;
  wire [21:0] _14_;
  wire [21:0] _15_;
  wire [21:0] _16_;
  wire [65:0] _17_;
  wire [65:0] _18_;
  wire [15:0] _19_;
  wire [15:0] _20_;
  wire _21_;
  wire _22_;
  wire [15:0] _23_;
  wire [15:0] _24_;
  wire [15:0] _25_;
  wire [15:0] _26_;
  wire [15:0] _27_;
  wire [15:0] _28_;
  wire [15:0] _29_;
  wire [15:0] _30_;
  wire [15:0] _31_;
  wire [15:0] _32_;
  wire [15:0] _33_;
  wire [15:0] _34_;
  wire [15:0] _35_;
  wire _36_;
  reg _37_ = 1'h1;
  wire [1527:0] _38_;
  reg [1527:0] _39_ = 1528'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire bin_op_or_pipelinec_app_c_l184_c38_ccb9_left;
  wire bin_op_or_pipelinec_app_c_l184_c38_ccb9_return_output;
  wire bin_op_or_pipelinec_app_c_l184_c38_ccb9_right;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  wire full_update_pipelinec_app_c_l184_c15_2714_button_state;
  wire full_update_pipelinec_app_c_l184_c15_2714_reset;
  wire [1527:0] full_update_pipelinec_app_c_l184_c15_2714_return_output;
  wire [1527:0] full_update_pipelinec_app_c_l184_c15_2714_state;
  wire [1:0] get_user_input_pipelinec_app_c_l181_c21_15b6_return_output;
  input [3:0] \global_to_module.get_user_input_pipelinec_app_c_l181_c21_15b6 ;
  wire [3:0] \global_to_module.get_user_input_pipelinec_app_c_l181_c21_15b6 ;
  output [1527:0] \module_to_global.state ;
  wire [1527:0] \module_to_global.state ;
  wire power_on_reset;
  wire reg_comb_power_on_reset;
  wire [1527:0] reg_comb_state_reg;
  wire [1527:0] state_reg;
  assign _36_ = clock_enable ? reg_comb_power_on_reset : power_on_reset;
  always @(posedge clk)
    _37_ <= _36_;
  assign _38_ = clock_enable ? reg_comb_state_reg : state_reg;
  always @(posedge clk)
    _39_ <= _38_;
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_pipelinec_app_c_l184_c38_ccb9 (
    .left(bin_op_or_pipelinec_app_c_l184_c38_ccb9_left),
    .return_output(_02_),
    .right(bin_op_or_pipelinec_app_c_l184_c38_ccb9_right)
  );
  full_update_0clk_6481cb28 full_update_pipelinec_app_c_l184_c15_2714 (
    .button_state(full_update_pipelinec_app_c_l184_c15_2714_button_state),
    .reset(full_update_pipelinec_app_c_l184_c15_2714_reset),
    .\return_output.ca (_26_),
    .\return_output.cacb (_30_),
    .\return_output.camera_y (_12_),
    .\return_output.camera_z (_13_),
    .\return_output.casb (_28_),
    .\return_output.cb (_24_),
    .\return_output.diffuse_color (_17_),
    .\return_output.gold_color (_04_),
    .\return_output.gold_reflect_color (_05_),
    .\return_output.heat (_11_),
    .\return_output.lava_color (_06_),
    .\return_output.lose (_22_),
    .\return_output.plane_x (_14_),
    .\return_output.plane_y (_07_),
    .\return_output.reflect_color (_18_),
    .\return_output.sa (_25_),
    .\return_output.sacb (_29_),
    .\return_output.sasb (_27_),
    .\return_output.sb (_23_),
    .\return_output.scene (_03_),
    .\return_output.score (_20_),
    .\return_output.scorebar (_19_),
    .\return_output.sphere_x (_08_),
    .\return_output.sphere_xvel (_15_),
    .\return_output.sphere_y (_10_),
    .\return_output.sphere_yvel (_16_),
    .\return_output.sphere_z (_09_),
    .\return_output.won (_21_),
    .\return_output.xincx (_33_),
    .\return_output.xincy (_34_),
    .\return_output.xincz (_35_),
    .\return_output.yincc (_31_),
    .\return_output.yincs (_32_),
    .\state.ca (full_update_pipelinec_app_c_l184_c15_2714_state[1383:1368]),
    .\state.cacb (full_update_pipelinec_app_c_l184_c15_2714_state[1447:1432]),
    .\state.camera_y (full_update_pipelinec_app_c_l184_c15_2714_state[1065:1044]),
    .\state.camera_z (full_update_pipelinec_app_c_l184_c15_2714_state[1087:1066]),
    .\state.casb (full_update_pipelinec_app_c_l184_c15_2714_state[1415:1400]),
    .\state.cb (full_update_pipelinec_app_c_l184_c15_2714_state[1351:1336]),
    .\state.diffuse_color (full_update_pipelinec_app_c_l184_c15_2714_state[1219:1154]),
    .\state.gold_color (full_update_pipelinec_app_c_l184_c15_2714_state[801:736]),
    .\state.gold_reflect_color (full_update_pipelinec_app_c_l184_c15_2714_state[867:802]),
    .\state.heat (full_update_pipelinec_app_c_l184_c15_2714_state[1043:1022]),
    .\state.lava_color (full_update_pipelinec_app_c_l184_c15_2714_state[933:868]),
    .\state.lose (full_update_pipelinec_app_c_l184_c15_2714_state[1319]),
    .\state.plane_x (full_update_pipelinec_app_c_l184_c15_2714_state[1109:1088]),
    .\state.plane_y (full_update_pipelinec_app_c_l184_c15_2714_state[955:934]),
    .\state.reflect_color (full_update_pipelinec_app_c_l184_c15_2714_state[1285:1220]),
    .\state.sa (full_update_pipelinec_app_c_l184_c15_2714_state[1367:1352]),
    .\state.sacb (full_update_pipelinec_app_c_l184_c15_2714_state[1431:1416]),
    .\state.sasb (full_update_pipelinec_app_c_l184_c15_2714_state[1399:1384]),
    .\state.sb (full_update_pipelinec_app_c_l184_c15_2714_state[1335:1320]),
    .\state.scene (full_update_pipelinec_app_c_l184_c15_2714_state[735:0]),
    .\state.score (full_update_pipelinec_app_c_l184_c15_2714_state[1317:1302]),
    .\state.scorebar (full_update_pipelinec_app_c_l184_c15_2714_state[1301:1286]),
    .\state.sphere_x (full_update_pipelinec_app_c_l184_c15_2714_state[977:956]),
    .\state.sphere_xvel (full_update_pipelinec_app_c_l184_c15_2714_state[1131:1110]),
    .\state.sphere_y (full_update_pipelinec_app_c_l184_c15_2714_state[1021:1000]),
    .\state.sphere_yvel (full_update_pipelinec_app_c_l184_c15_2714_state[1153:1132]),
    .\state.sphere_z (full_update_pipelinec_app_c_l184_c15_2714_state[999:978]),
    .\state.won (full_update_pipelinec_app_c_l184_c15_2714_state[1318]),
    .\state.xincx (full_update_pipelinec_app_c_l184_c15_2714_state[1495:1480]),
    .\state.xincy (full_update_pipelinec_app_c_l184_c15_2714_state[1511:1496]),
    .\state.xincz (full_update_pipelinec_app_c_l184_c15_2714_state[1527:1512]),
    .\state.yincc (full_update_pipelinec_app_c_l184_c15_2714_state[1463:1448]),
    .\state.yincs (full_update_pipelinec_app_c_l184_c15_2714_state[1479:1464])
  );
  get_user_input_0clk_380ecc95 get_user_input_pipelinec_app_c_l181_c21_15b6 (
    .\global_to_module.buttons_or_uart (\global_to_module.get_user_input_pipelinec_app_c_l181_c21_15b6 ),
    .\return_output.jump_pressed (_00_),
    .\return_output.reset_pressed (_01_)
  );
  assign power_on_reset = _37_;
  assign state_reg = _39_;
  assign reg_comb_power_on_reset = 1'h0;
  assign reg_comb_state_reg = full_update_pipelinec_app_c_l184_c15_2714_return_output;
  assign get_user_input_pipelinec_app_c_l181_c21_15b6_return_output = { _01_, _00_ };
  assign bin_op_or_pipelinec_app_c_l184_c38_ccb9_left = get_user_input_pipelinec_app_c_l181_c21_15b6_return_output[1];
  assign bin_op_or_pipelinec_app_c_l184_c38_ccb9_right = power_on_reset;
  assign bin_op_or_pipelinec_app_c_l184_c38_ccb9_return_output = _02_;
  assign full_update_pipelinec_app_c_l184_c15_2714_state = state_reg;
  assign full_update_pipelinec_app_c_l184_c15_2714_reset = bin_op_or_pipelinec_app_c_l184_c38_ccb9_return_output;
  assign full_update_pipelinec_app_c_l184_c15_2714_button_state = get_user_input_pipelinec_app_c_l181_c21_15b6_return_output[0];
  assign full_update_pipelinec_app_c_l184_c15_2714_return_output = { _35_, _34_, _33_, _32_, _31_, _30_, _29_, _28_, _27_, _26_, _25_, _24_, _23_, _22_, _21_, _20_, _19_, _18_, _17_, _16_, _15_, _14_, _13_, _12_, _11_, _10_, _09_, _08_, _07_, _06_, _05_, _04_, _03_ };
  assign \module_to_global.state  = state_reg;
endmodule

module full_update_0clk_6481cb28(\state.scene , \state.gold_color , \state.gold_reflect_color , \state.lava_color , \state.plane_y , \state.sphere_x , \state.sphere_z , \state.sphere_y , \state.heat , \state.camera_y , \state.camera_z , \state.plane_x , \state.sphere_xvel , \state.sphere_yvel , \state.diffuse_color , \state.reflect_color , \state.scorebar , \state.score , \state.won , \state.lose , \state.sb 
, \state.cb , \state.sa , \state.ca , \state.sasb , \state.casb , \state.sacb , \state.cacb , \state.yincc , \state.yincs , \state.xincx , \state.xincy , \state.xincz , reset, button_state, \return_output.scene , \return_output.gold_color , \return_output.gold_reflect_color , \return_output.lava_color , \return_output.plane_y , \return_output.sphere_x , \return_output.sphere_z 
, \return_output.sphere_y , \return_output.heat , \return_output.camera_y , \return_output.camera_z , \return_output.plane_x , \return_output.sphere_xvel , \return_output.sphere_yvel , \return_output.diffuse_color , \return_output.reflect_color , \return_output.scorebar , \return_output.score , \return_output.won , \return_output.lose , \return_output.sb , \return_output.cb , \return_output.sa , \return_output.ca , \return_output.sasb , \return_output.casb , \return_output.sacb , \return_output.cacb 
, \return_output.yincc , \return_output.yincs , \return_output.xincx , \return_output.xincy , \return_output.xincz );
  wire [16:0] _00_;
  wire [15:0] _01_;
  wire [15:0] _02_;
  wire [15:0] _03_;
  wire [15:0] _04_;
  wire [15:0] _05_;
  wire [15:0] _06_;
  wire [15:0] _07_;
  wire [15:0] _08_;
  wire [15:0] _09_;
  wire [15:0] _10_;
  wire [15:0] _11_;
  wire [15:0] _12_;
  wire [15:0] _13_;
  wire [15:0] _14_;
  wire [15:0] _15_;
  wire [16:0] _16_;
  wire [15:0] _17_;
  wire [16:0] _18_;
  wire [15:0] _19_;
  wire [16:0] _20_;
  wire [15:0] _21_;
  wire [16:0] _22_;
  wire [15:0] _23_;
  wire [16:0] _24_;
  wire [15:0] _25_;
  wire [16:0] _26_;
  wire [15:0] _27_;
  wire [16:0] _28_;
  wire [15:0] _29_;
  wire [16:0] _30_;
  wire [15:0] _31_;
  wire [16:0] _32_;
  wire [15:0] _33_;
  wire [16:0] _34_;
  wire [15:0] _35_;
  wire [16:0] _36_;
  wire [15:0] _37_;
  wire [16:0] _38_;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_left;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_right;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_left;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_right;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_left;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_right;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_left;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_right;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_left;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_right;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_left;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a_return_output;
  wire bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6_right;
  input button_state;
  wire button_state;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l300_c26_c4f7_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l300_c26_c4f7_x;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l301_c26_a9cc_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l301_c26_a9cc_x;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l302_c30_92f9_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l302_c30_92f9_x;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l303_c30_d848_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l303_c30_d848_x;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l304_c30_d58a_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l304_c30_d58a_x;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l305_c30_a19b_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l305_c30_a19b_x;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l306_c26_d7dd_return_output;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l306_c26_d7dd_x;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l307_c26_7be3_return_output;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l307_c26_7be3_x;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l308_c30_06c3_return_output;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l308_c30_06c3_x;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l309_c30_b554_return_output;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l309_c30_b554_x;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l310_c30_fc4a_return_output;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l310_c30_fc4a_x;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l311_c30_708b_return_output;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l311_c30_708b_x;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l295_c17_2ce7_return_output;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l295_c17_2ce7_x;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l296_c17_ab24_return_output;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l296_c17_ab24_x;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l297_c17_2e7e_return_output;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l297_c17_2e7e_x;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l298_c17_2953_return_output;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l298_c17_2953_x;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l299_c17_af22_return_output;
  wire [15:0] const_sr_8_tr_pipelinec_gen_c_l299_c17_af22_x;
  input reset;
  wire reset;
  output [15:0] \return_output.ca ;
  wire [15:0] \return_output.ca ;
  output [15:0] \return_output.cacb ;
  wire [15:0] \return_output.cacb ;
  output [21:0] \return_output.camera_y ;
  wire [21:0] \return_output.camera_y ;
  output [21:0] \return_output.camera_z ;
  wire [21:0] \return_output.camera_z ;
  output [15:0] \return_output.casb ;
  wire [15:0] \return_output.casb ;
  output [15:0] \return_output.cb ;
  wire [15:0] \return_output.cb ;
  output [65:0] \return_output.diffuse_color ;
  wire [65:0] \return_output.diffuse_color ;
  output [65:0] \return_output.gold_color ;
  wire [65:0] \return_output.gold_color ;
  output [65:0] \return_output.gold_reflect_color ;
  wire [65:0] \return_output.gold_reflect_color ;
  output [21:0] \return_output.heat ;
  wire [21:0] \return_output.heat ;
  output [65:0] \return_output.lava_color ;
  wire [65:0] \return_output.lava_color ;
  output \return_output.lose ;
  wire \return_output.lose ;
  output [21:0] \return_output.plane_x ;
  wire [21:0] \return_output.plane_x ;
  output [21:0] \return_output.plane_y ;
  wire [21:0] \return_output.plane_y ;
  output [65:0] \return_output.reflect_color ;
  wire [65:0] \return_output.reflect_color ;
  output [15:0] \return_output.sa ;
  wire [15:0] \return_output.sa ;
  output [15:0] \return_output.sacb ;
  wire [15:0] \return_output.sacb ;
  output [15:0] \return_output.sasb ;
  wire [15:0] \return_output.sasb ;
  output [15:0] \return_output.sb ;
  wire [15:0] \return_output.sb ;
  output [735:0] \return_output.scene ;
  wire [735:0] \return_output.scene ;
  output [15:0] \return_output.score ;
  wire [15:0] \return_output.score ;
  output [15:0] \return_output.scorebar ;
  wire [15:0] \return_output.scorebar ;
  output [21:0] \return_output.sphere_x ;
  wire [21:0] \return_output.sphere_x ;
  output [21:0] \return_output.sphere_xvel ;
  wire [21:0] \return_output.sphere_xvel ;
  output [21:0] \return_output.sphere_y ;
  wire [21:0] \return_output.sphere_y ;
  output [21:0] \return_output.sphere_yvel ;
  wire [21:0] \return_output.sphere_yvel ;
  output [21:0] \return_output.sphere_z ;
  wire [21:0] \return_output.sphere_z ;
  output \return_output.won ;
  wire \return_output.won ;
  output [15:0] \return_output.xincx ;
  wire [15:0] \return_output.xincx ;
  output [15:0] \return_output.xincy ;
  wire [15:0] \return_output.xincy ;
  output [15:0] \return_output.xincz ;
  wire [15:0] \return_output.xincz ;
  output [15:0] \return_output.yincc ;
  wire [15:0] \return_output.yincc ;
  output [15:0] \return_output.yincs ;
  wire [15:0] \return_output.yincs ;
  input [15:0] \state.ca ;
  wire [15:0] \state.ca ;
  input [15:0] \state.cacb ;
  wire [15:0] \state.cacb ;
  input [21:0] \state.camera_y ;
  wire [21:0] \state.camera_y ;
  input [21:0] \state.camera_z ;
  wire [21:0] \state.camera_z ;
  input [15:0] \state.casb ;
  wire [15:0] \state.casb ;
  input [15:0] \state.cb ;
  wire [15:0] \state.cb ;
  input [65:0] \state.diffuse_color ;
  wire [65:0] \state.diffuse_color ;
  input [65:0] \state.gold_color ;
  wire [65:0] \state.gold_color ;
  input [65:0] \state.gold_reflect_color ;
  wire [65:0] \state.gold_reflect_color ;
  input [21:0] \state.heat ;
  wire [21:0] \state.heat ;
  input [65:0] \state.lava_color ;
  wire [65:0] \state.lava_color ;
  input \state.lose ;
  wire \state.lose ;
  input [21:0] \state.plane_x ;
  wire [21:0] \state.plane_x ;
  input [21:0] \state.plane_y ;
  wire [21:0] \state.plane_y ;
  input [65:0] \state.reflect_color ;
  wire [65:0] \state.reflect_color ;
  input [15:0] \state.sa ;
  wire [15:0] \state.sa ;
  input [15:0] \state.sacb ;
  wire [15:0] \state.sacb ;
  input [15:0] \state.sasb ;
  wire [15:0] \state.sasb ;
  input [15:0] \state.sb ;
  wire [15:0] \state.sb ;
  input [735:0] \state.scene ;
  wire [735:0] \state.scene ;
  input [15:0] \state.score ;
  wire [15:0] \state.score ;
  input [15:0] \state.scorebar ;
  wire [15:0] \state.scorebar ;
  input [21:0] \state.sphere_x ;
  wire [21:0] \state.sphere_x ;
  input [21:0] \state.sphere_xvel ;
  wire [21:0] \state.sphere_xvel ;
  input [21:0] \state.sphere_y ;
  wire [21:0] \state.sphere_y ;
  input [21:0] \state.sphere_yvel ;
  wire [21:0] \state.sphere_yvel ;
  input [21:0] \state.sphere_z ;
  wire [21:0] \state.sphere_z ;
  input \state.won ;
  wire \state.won ;
  input [15:0] \state.xincx ;
  wire [15:0] \state.xincx ;
  input [15:0] \state.xincy ;
  wire [15:0] \state.xincy ;
  input [15:0] \state.xincz ;
  wire [15:0] \state.xincz ;
  input [15:0] \state.yincc ;
  wire [15:0] \state.yincc ;
  input [15:0] \state.yincs ;
  wire [15:0] \state.yincs ;
  wire state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond;
  wire [15:0] state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse;
  wire [15:0] state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue;
  wire [15:0] state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  wire state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond;
  wire [15:0] state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse;
  wire [15:0] state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue;
  wire [15:0] state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  wire state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond;
  wire [15:0] state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse;
  wire [15:0] state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue;
  wire [15:0] state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  wire state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond;
  wire [15:0] state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse;
  wire [15:0] state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue;
  wire [15:0] state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  wire state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond;
  wire [15:0] state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse;
  wire [15:0] state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue;
  wire [15:0] state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  wire state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond;
  wire [15:0] state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse;
  wire [15:0] state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue;
  wire [15:0] state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  wire state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond;
  wire [15:0] state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse;
  wire [15:0] state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue;
  wire [15:0] state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  wire state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond;
  wire [15:0] state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse;
  wire [15:0] state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue;
  wire [15:0] state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  wire state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond;
  wire [15:0] state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse;
  wire [15:0] state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue;
  wire [15:0] state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  bin_op_minus_int16_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_left),
    .return_output(_16_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_left),
    .return_output(_20_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde (
    .left(bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_left),
    .return_output(_24_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_left),
    .return_output(_28_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_left),
    .return_output(_32_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff (
    .left(bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_left),
    .return_output(_36_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_right)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a (
    .left(bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a_left),
    .return_output(_00_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5_left),
    .return_output(_18_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b (
    .left(bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_left),
    .return_output(_22_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248_left),
    .return_output(_26_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18_left),
    .return_output(_30_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95_left),
    .return_output(_34_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6_left),
    .return_output(_38_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6_right)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l300_c26_c4f7 (
    .return_output(_15_),
    .x(const_sr_5_tr_pipelinec_gen_c_l300_c26_c4f7_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l301_c26_a9cc (
    .return_output(_17_),
    .x(const_sr_5_tr_pipelinec_gen_c_l301_c26_a9cc_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l302_c30_92f9 (
    .return_output(_19_),
    .x(const_sr_5_tr_pipelinec_gen_c_l302_c30_92f9_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l303_c30_d848 (
    .return_output(_21_),
    .x(const_sr_5_tr_pipelinec_gen_c_l303_c30_d848_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l304_c30_d58a (
    .return_output(_23_),
    .x(const_sr_5_tr_pipelinec_gen_c_l304_c30_d58a_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l305_c30_a19b (
    .return_output(_25_),
    .x(const_sr_5_tr_pipelinec_gen_c_l305_c30_a19b_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l306_c26_d7dd (
    .return_output(_27_),
    .x(const_sr_6_tr_pipelinec_gen_c_l306_c26_d7dd_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l307_c26_7be3 (
    .return_output(_29_),
    .x(const_sr_6_tr_pipelinec_gen_c_l307_c26_7be3_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l308_c30_06c3 (
    .return_output(_31_),
    .x(const_sr_6_tr_pipelinec_gen_c_l308_c30_06c3_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l309_c30_b554 (
    .return_output(_33_),
    .x(const_sr_6_tr_pipelinec_gen_c_l309_c30_b554_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l310_c30_fc4a (
    .return_output(_35_),
    .x(const_sr_6_tr_pipelinec_gen_c_l310_c30_fc4a_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l311_c30_708b (
    .return_output(_37_),
    .x(const_sr_6_tr_pipelinec_gen_c_l311_c30_708b_x)
  );
  const_sr_8_int16_t_0clk_de264c78 const_sr_8_tr_pipelinec_gen_c_l295_c17_2ce7 (
    .return_output(_10_),
    .x(const_sr_8_tr_pipelinec_gen_c_l295_c17_2ce7_x)
  );
  const_sr_8_int16_t_0clk_de264c78 const_sr_8_tr_pipelinec_gen_c_l296_c17_ab24 (
    .return_output(_11_),
    .x(const_sr_8_tr_pipelinec_gen_c_l296_c17_ab24_x)
  );
  const_sr_8_int16_t_0clk_de264c78 const_sr_8_tr_pipelinec_gen_c_l297_c17_2e7e (
    .return_output(_12_),
    .x(const_sr_8_tr_pipelinec_gen_c_l297_c17_2e7e_x)
  );
  const_sr_8_int16_t_0clk_de264c78 const_sr_8_tr_pipelinec_gen_c_l298_c17_2953 (
    .return_output(_13_),
    .x(const_sr_8_tr_pipelinec_gen_c_l298_c17_2953_x)
  );
  const_sr_8_int16_t_0clk_de264c78 const_sr_8_tr_pipelinec_gen_c_l299_c17_af22 (
    .return_output(_14_),
    .x(const_sr_8_tr_pipelinec_gen_c_l299_c17_af22_x)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c (
    .cond(state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond),
    .iffalse(state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse),
    .iftrue(state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue),
    .return_output(_05_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c (
    .cond(state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond),
    .iffalse(state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse),
    .iftrue(state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue),
    .return_output(_06_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c (
    .cond(state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond),
    .iffalse(state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse),
    .iftrue(state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue),
    .return_output(_01_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c (
    .cond(state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond),
    .iffalse(state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse),
    .iftrue(state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue),
    .return_output(_04_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c (
    .cond(state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond),
    .iffalse(state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse),
    .iftrue(state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue),
    .return_output(_09_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c (
    .cond(state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond),
    .iffalse(state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse),
    .iftrue(state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue),
    .return_output(_07_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c (
    .cond(state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond),
    .iffalse(state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse),
    .iftrue(state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue),
    .return_output(_03_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c (
    .cond(state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond),
    .iffalse(state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse),
    .iftrue(state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue),
    .return_output(_02_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c (
    .cond(state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond),
    .iffalse(state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse),
    .iftrue(state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue),
    .return_output(_08_)
  );
  assign bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a_left = \state.scene [719:704];
  assign bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a_right = 1'h1;
  assign bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a_return_output = _00_;
  assign state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond = reset;
  assign state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue = 16'h0000;
  assign state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse = \state.casb ;
  assign state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output = _01_;
  assign state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond = reset;
  assign state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue = 16'h0000;
  assign state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse = \state.sb ;
  assign state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output = _02_;
  assign state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond = reset;
  assign state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue = 16'h0000;
  assign state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse = \state.sasb ;
  assign state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output = _03_;
  assign state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond = reset;
  assign state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue = 16'h4000;
  assign state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse = \state.cb ;
  assign state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output = _04_;
  assign state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond = reset;
  assign state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue = 16'h2d3f;
  assign state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse = \state.ca ;
  assign state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output = _05_;
  assign state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond = reset;
  assign state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue = 16'h2d3f;
  assign state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse = \state.cacb ;
  assign state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output = _06_;
  assign state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond = reset;
  assign state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue = 16'h2d3f;
  assign state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse = \state.sacb ;
  assign state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output = _07_;
  assign state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond = reset;
  assign state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue = 16'h0000;
  assign state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse = bin_op_plus_tr_pipelinec_gen_c_l282_c23_f32a_return_output[15:0];
  assign state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output = _08_;
  assign state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_cond = reset;
  assign state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iftrue = 16'h4000;
  assign state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_iffalse = \state.sa ;
  assign state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output = _09_;
  assign const_sr_8_tr_pipelinec_gen_c_l295_c17_2ce7_x = state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign const_sr_8_tr_pipelinec_gen_c_l295_c17_2ce7_return_output = _10_;
  assign const_sr_8_tr_pipelinec_gen_c_l296_c17_ab24_x = state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign const_sr_8_tr_pipelinec_gen_c_l296_c17_ab24_return_output = _11_;
  assign const_sr_8_tr_pipelinec_gen_c_l297_c17_2e7e_x = state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign const_sr_8_tr_pipelinec_gen_c_l297_c17_2e7e_return_output = _12_;
  assign const_sr_8_tr_pipelinec_gen_c_l298_c17_2953_x = state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign const_sr_8_tr_pipelinec_gen_c_l298_c17_2953_return_output = _13_;
  assign const_sr_8_tr_pipelinec_gen_c_l299_c17_af22_x = state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign const_sr_8_tr_pipelinec_gen_c_l299_c17_af22_return_output = _14_;
  assign const_sr_5_tr_pipelinec_gen_c_l300_c26_c4f7_x = state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign const_sr_5_tr_pipelinec_gen_c_l300_c26_c4f7_return_output = _15_;
  assign bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_left = state_ca_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_right = const_sr_5_tr_pipelinec_gen_c_l300_c26_c4f7_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_return_output = _16_;
  assign const_sr_5_tr_pipelinec_gen_c_l301_c26_a9cc_x = bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_return_output[15:0];
  assign const_sr_5_tr_pipelinec_gen_c_l301_c26_a9cc_return_output = _17_;
  assign bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5_left = state_sa_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5_right = const_sr_5_tr_pipelinec_gen_c_l301_c26_a9cc_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5_return_output = _18_;
  assign const_sr_5_tr_pipelinec_gen_c_l302_c30_92f9_x = state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign const_sr_5_tr_pipelinec_gen_c_l302_c30_92f9_return_output = _19_;
  assign bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_left = state_casb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_right = const_sr_5_tr_pipelinec_gen_c_l302_c30_92f9_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_return_output = _20_;
  assign const_sr_5_tr_pipelinec_gen_c_l303_c30_d848_x = bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_return_output[15:0];
  assign const_sr_5_tr_pipelinec_gen_c_l303_c30_d848_return_output = _21_;
  assign bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_left = state_sasb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_right = const_sr_5_tr_pipelinec_gen_c_l303_c30_d848_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_return_output = _22_;
  assign const_sr_5_tr_pipelinec_gen_c_l304_c30_d58a_x = state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign const_sr_5_tr_pipelinec_gen_c_l304_c30_d58a_return_output = _23_;
  assign bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_left = state_cacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_right = const_sr_5_tr_pipelinec_gen_c_l304_c30_d58a_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_return_output = _24_;
  assign const_sr_5_tr_pipelinec_gen_c_l305_c30_a19b_x = bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_return_output[15:0];
  assign const_sr_5_tr_pipelinec_gen_c_l305_c30_a19b_return_output = _25_;
  assign bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248_left = state_sacb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248_right = const_sr_5_tr_pipelinec_gen_c_l305_c30_a19b_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248_return_output = _26_;
  assign const_sr_6_tr_pipelinec_gen_c_l306_c26_d7dd_x = state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign const_sr_6_tr_pipelinec_gen_c_l306_c26_d7dd_return_output = _27_;
  assign bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_left = state_cb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_right = const_sr_6_tr_pipelinec_gen_c_l306_c26_d7dd_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_return_output = _28_;
  assign const_sr_6_tr_pipelinec_gen_c_l307_c26_7be3_x = bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_return_output[15:0];
  assign const_sr_6_tr_pipelinec_gen_c_l307_c26_7be3_return_output = _29_;
  assign bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18_left = state_sb_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18_right = const_sr_6_tr_pipelinec_gen_c_l307_c26_7be3_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18_return_output = _30_;
  assign const_sr_6_tr_pipelinec_gen_c_l308_c30_06c3_x = bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_return_output[15:0];
  assign const_sr_6_tr_pipelinec_gen_c_l308_c30_06c3_return_output = _31_;
  assign bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_left = bin_op_minus_tr_pipelinec_gen_c_l304_c16_0bde_return_output[15:0];
  assign bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_right = const_sr_6_tr_pipelinec_gen_c_l308_c30_06c3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_return_output = _32_;
  assign const_sr_6_tr_pipelinec_gen_c_l309_c30_b554_x = bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_return_output[15:0];
  assign const_sr_6_tr_pipelinec_gen_c_l309_c30_b554_return_output = _33_;
  assign bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95_left = bin_op_minus_tr_pipelinec_gen_c_l302_c16_f710_return_output[15:0];
  assign bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95_right = const_sr_6_tr_pipelinec_gen_c_l309_c30_b554_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95_return_output = _34_;
  assign const_sr_6_tr_pipelinec_gen_c_l310_c30_fc4a_x = bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_return_output[15:0];
  assign const_sr_6_tr_pipelinec_gen_c_l310_c30_fc4a_return_output = _35_;
  assign bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_left = bin_op_plus_tr_pipelinec_gen_c_l305_c16_6248_return_output[15:0];
  assign bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_right = const_sr_6_tr_pipelinec_gen_c_l310_c30_fc4a_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_return_output = _36_;
  assign const_sr_6_tr_pipelinec_gen_c_l311_c30_708b_x = bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_return_output[15:0];
  assign const_sr_6_tr_pipelinec_gen_c_l311_c30_708b_return_output = _37_;
  assign bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6_left = bin_op_plus_tr_pipelinec_gen_c_l303_c16_611b_return_output[15:0];
  assign bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6_right = const_sr_6_tr_pipelinec_gen_c_l311_c30_708b_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6_return_output = _38_;
  assign \return_output.scene  = { \state.scene [735:720], state_scene_frame_mux_tr_pipelinec_gen_c_l284_c3_9f1c_return_output, \state.scene [703:0] };
  assign \return_output.gold_color  = \state.gold_color ;
  assign \return_output.gold_reflect_color  = \state.gold_reflect_color ;
  assign \return_output.lava_color  = \state.lava_color ;
  assign \return_output.plane_y  = \state.plane_y ;
  assign \return_output.sphere_x  = \state.sphere_x ;
  assign \return_output.sphere_z  = \state.sphere_z ;
  assign \return_output.sphere_y  = \state.sphere_y ;
  assign \return_output.heat  = \state.heat ;
  assign \return_output.camera_y  = \state.camera_y ;
  assign \return_output.camera_z  = \state.camera_z ;
  assign \return_output.plane_x  = \state.plane_x ;
  assign \return_output.sphere_xvel  = \state.sphere_xvel ;
  assign \return_output.sphere_yvel  = \state.sphere_yvel ;
  assign \return_output.diffuse_color  = \state.diffuse_color ;
  assign \return_output.reflect_color  = \state.reflect_color ;
  assign \return_output.scorebar  = \state.scorebar ;
  assign \return_output.score  = \state.score ;
  assign \return_output.won  = \state.won ;
  assign \return_output.lose  = \state.lose ;
  assign \return_output.sb  = bin_op_plus_tr_pipelinec_gen_c_l307_c14_7d18_return_output[15:0];
  assign \return_output.cb  = bin_op_minus_tr_pipelinec_gen_c_l306_c14_03f3_return_output[15:0];
  assign \return_output.sa  = bin_op_plus_tr_pipelinec_gen_c_l301_c14_6fd5_return_output[15:0];
  assign \return_output.ca  = bin_op_minus_tr_pipelinec_gen_c_l300_c14_6fc9_return_output[15:0];
  assign \return_output.sasb  = bin_op_plus_tr_pipelinec_gen_c_l311_c16_2de6_return_output[15:0];
  assign \return_output.casb  = bin_op_plus_tr_pipelinec_gen_c_l309_c16_2c95_return_output[15:0];
  assign \return_output.sacb  = bin_op_minus_tr_pipelinec_gen_c_l310_c16_43ff_return_output[15:0];
  assign \return_output.cacb  = bin_op_minus_tr_pipelinec_gen_c_l308_c16_aa47_return_output[15:0];
  assign \return_output.yincc  = const_sr_8_tr_pipelinec_gen_c_l295_c17_2ce7_return_output;
  assign \return_output.yincs  = const_sr_8_tr_pipelinec_gen_c_l296_c17_ab24_return_output;
  assign \return_output.xincx  = const_sr_8_tr_pipelinec_gen_c_l297_c17_2e7e_return_output;
  assign \return_output.xincy  = const_sr_8_tr_pipelinec_gen_c_l298_c17_2953_return_output;
  assign \return_output.xincz  = const_sr_8_tr_pipelinec_gen_c_l299_c17_af22_return_output;
endmodule

module get_user_input_0clk_380ecc95(\global_to_module.buttons_or_uart , \return_output.jump_pressed , \return_output.reset_pressed );
  wire [3:0] _0_;
  wire [3:0] _1_;
  wire [3:0] const_sr_0_pipelinec_app_c_l160_c20_71e1_return_output;
  wire [3:0] const_sr_0_pipelinec_app_c_l160_c20_71e1_x;
  wire [3:0] const_sr_3_pipelinec_app_c_l161_c21_af3f_return_output;
  wire [3:0] const_sr_3_pipelinec_app_c_l161_c21_af3f_x;
  input [3:0] \global_to_module.buttons_or_uart ;
  wire [3:0] \global_to_module.buttons_or_uart ;
  output \return_output.jump_pressed ;
  wire \return_output.jump_pressed ;
  output \return_output.reset_pressed ;
  wire \return_output.reset_pressed ;
  const_sr_0_uint4_t_0clk_de264c78 const_sr_0_pipelinec_app_c_l160_c20_71e1 (
    .return_output(_0_),
    .x(const_sr_0_pipelinec_app_c_l160_c20_71e1_x)
  );
  const_sr_3_uint4_t_0clk_de264c78 const_sr_3_pipelinec_app_c_l161_c21_af3f (
    .return_output(_1_),
    .x(const_sr_3_pipelinec_app_c_l161_c21_af3f_x)
  );
  assign const_sr_0_pipelinec_app_c_l160_c20_71e1_x = \global_to_module.buttons_or_uart ;
  assign const_sr_0_pipelinec_app_c_l160_c20_71e1_return_output = _0_;
  assign const_sr_3_pipelinec_app_c_l161_c21_af3f_x = \global_to_module.buttons_or_uart ;
  assign const_sr_3_pipelinec_app_c_l161_c21_af3f_return_output = _1_;
  assign \return_output.jump_pressed  = const_sr_0_pipelinec_app_c_l160_c20_71e1_return_output[0];
  assign \return_output.reset_pressed  = const_sr_3_pipelinec_app_c_l161_c21_af3f_return_output[0];
endmodule

module hsync_debug_0clk_de264c78(\global_to_module.hsync , return_output);
  input \global_to_module.hsync ;
  wire \global_to_module.hsync ;
  output return_output;
  wire return_output;
  assign return_output = \global_to_module.hsync ;
endmodule

module length_cordic_0clk_5aa25d63(x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_0a2b77e4(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_1clk_699272f6 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .clk(clk),
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_1clk_699272f6 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .clk(clk),
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_1216aa7f(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_1clk_5106741f for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_5106741f for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_5106741f for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_5106741f for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_1c0d1db2(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_1clk_1e3ac026 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .clk(clk),
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_1clk_1e3ac026 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .clk(clk),
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_37e9abbb(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_1clk_0c1dd8d4 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_9ed66035 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_9ed66035 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_9ed66035 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_9ed66035 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_9ed66035 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_9ed66035 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_9ed66035 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_9ed66035 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_548fedba(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_1clk_e1e33505 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_e1e33505 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_e1e33505 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_e1e33505 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_6146bba9(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_1clk_28f95277 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_9c7be3c3 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_9c7be3c3 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_9c7be3c3 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_9c7be3c3 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_9c7be3c3 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_9c7be3c3 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_9c7be3c3 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_9c7be3c3 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_7480bab6(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_1clk_b786c783 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_89bddacd for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_89bddacd for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_89bddacd for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_89bddacd for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_89bddacd for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_89bddacd for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_89bddacd for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_89bddacd for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_a2a0bb29(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_1clk_9135faa1 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_9135faa1 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_9135faa1 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_9135faa1 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_da2f350b(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_1clk_2cd5b61d bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .clk(clk),
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_1clk_2cd5b61d bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .clk(clk),
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_dc58ed5b(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_1clk_c313e59a for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_817b0fc9 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_817b0fc9 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_817b0fc9 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_1clk_817b0fc9 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_817b0fc9 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_817b0fc9 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_817b0fc9 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_1clk_817b0fc9 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_f5180a95(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  reg [15:0] _108_;
  reg [15:0] _109_;
  reg [15:0] _110_;
  reg [15:0] _111_;
  reg [15:0] _112_;
  reg [15:0] _113_;
  reg [15:0] _114_;
  reg [15:0] _115_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  always @(posedge clk)
    _108_ <= comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  always @(posedge clk)
    _109_ <= comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  always @(posedge clk)
    _110_ <= comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  always @(posedge clk)
    _111_ <= comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  always @(posedge clk)
    _112_ <= comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  always @(posedge clk)
    _113_ <= comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  always @(posedge clk)
    _114_ <= comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  always @(posedge clk)
    _115_ <= comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_1clk_f734cd8c for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .clk(clk),
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = _108_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = _109_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = _110_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = _111_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = _112_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = _113_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = _114_;
  assign reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = _115_;
  assign comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign comb_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = reg_stage0_for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module length_cordic_1clk_fd1b7c67(clk, x, y, x2, y2, \return_output.a , \return_output.b );
  wire _000_;
  wire [15:0] _001_;
  wire [15:0] _002_;
  wire [16:0] _003_;
  wire [16:0] _004_;
  wire _005_;
  wire [15:0] _006_;
  wire [15:0] _007_;
  wire [15:0] _008_;
  wire [15:0] _009_;
  wire [16:0] _010_;
  wire [16:0] _011_;
  wire [16:0] _012_;
  wire [16:0] _013_;
  wire [16:0] _014_;
  wire [16:0] _015_;
  wire [16:0] _016_;
  wire [16:0] _017_;
  wire _018_;
  wire [15:0] _019_;
  wire [15:0] _020_;
  wire [15:0] _021_;
  wire [15:0] _022_;
  wire [16:0] _023_;
  wire [16:0] _024_;
  wire [16:0] _025_;
  wire [16:0] _026_;
  wire [16:0] _027_;
  wire [16:0] _028_;
  wire [16:0] _029_;
  wire [16:0] _030_;
  wire _031_;
  wire [15:0] _032_;
  wire [15:0] _033_;
  wire [15:0] _034_;
  wire [15:0] _035_;
  wire [16:0] _036_;
  wire [16:0] _037_;
  wire [16:0] _038_;
  wire [16:0] _039_;
  wire [16:0] _040_;
  wire [16:0] _041_;
  wire [16:0] _042_;
  wire [16:0] _043_;
  wire _044_;
  wire [15:0] _045_;
  wire [15:0] _046_;
  wire [15:0] _047_;
  wire [15:0] _048_;
  wire [16:0] _049_;
  wire [16:0] _050_;
  wire [16:0] _051_;
  wire [16:0] _052_;
  wire [16:0] _053_;
  wire [16:0] _054_;
  wire [16:0] _055_;
  wire [16:0] _056_;
  wire _057_;
  wire [15:0] _058_;
  wire [15:0] _059_;
  wire [15:0] _060_;
  wire [15:0] _061_;
  wire [16:0] _062_;
  wire [16:0] _063_;
  wire [16:0] _064_;
  wire [16:0] _065_;
  wire [16:0] _066_;
  wire [16:0] _067_;
  wire [16:0] _068_;
  wire [16:0] _069_;
  wire _070_;
  wire [15:0] _071_;
  wire [15:0] _072_;
  wire [16:0] _073_;
  wire [16:0] _074_;
  wire [16:0] _075_;
  wire [16:0] _076_;
  wire [15:0] _077_;
  wire [15:0] _078_;
  wire [16:0] _079_;
  wire [17:0] _080_;
  wire [15:0] _081_;
  wire [15:0] _082_;
  wire [16:0] _083_;
  wire [17:0] _084_;
  wire [15:0] _085_;
  wire [15:0] _086_;
  wire [15:0] _087_;
  wire [15:0] _088_;
  wire [15:0] _089_;
  wire [15:0] _090_;
  wire [15:0] _091_;
  wire [15:0] _092_;
  wire [15:0] _093_;
  wire [15:0] _094_;
  wire [15:0] _095_;
  wire [15:0] _096_;
  wire [15:0] _097_;
  wire [15:0] _098_;
  wire [15:0] _099_;
  wire [15:0] _100_;
  wire [15:0] _101_;
  wire [15:0] _102_;
  wire [15:0] _103_;
  wire [15:0] _104_;
  wire [15:0] _105_;
  wire [15:0] _106_;
  wire [15:0] _107_;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  wire [1:0] bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left;
  wire [17:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left;
  wire [16:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  wire [15:0] bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right;
  input clk;
  wire clk;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  wire [15:0] const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  wire [15:0] const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  wire [15:0] const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  wire [15:0] const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  wire [15:0] const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  wire [15:0] const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  wire [15:0] const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  wire [15:0] const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  wire [15:0] const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  wire [1:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left;
  wire [16:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  wire for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue;
  wire [15:0] for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  output [15:0] \return_output.a ;
  wire [15:0] \return_output.a ;
  output [15:0] \return_output.b ;
  wire [15:0] \return_output.b ;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output;
  wire [15:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr;
  wire [16:0] unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output;
  input [15:0] x;
  wire [15:0] x;
  input [15:0] x2;
  wire [15:0] x2;
  wire x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  wire x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue;
  wire [15:0] x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  input [15:0] y;
  wire [15:0] y;
  input [15:0] y2;
  wire [15:0] y2;
  bin_op_lt_int16_t_int2_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left),
    .return_output(_000_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left),
    .return_output(_080_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right)
  );
  bin_op_minus_int17_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f (
    .left(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left),
    .return_output(_084_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left),
    .return_output(_079_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3 (
    .left(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left),
    .return_output(_083_),
    .right(bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca (
    .return_output(_085_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8 (
    .return_output(_086_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610 (
    .return_output(_087_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x)
  );
  const_sr_0_int16_t_0clk_de264c78 const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b (
    .return_output(_088_),
    .x(const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752 (
    .return_output(_090_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1 (
    .return_output(_091_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb (
    .return_output(_092_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1 (
    .return_output(_089_),
    .x(const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l222_c10_1234 (
    .return_output(_077_),
    .x(const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x)
  );
  const_sr_1_int16_t_0clk_de264c78 const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a (
    .return_output(_081_),
    .x(const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518 (
    .return_output(_096_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b (
    .return_output(_093_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac (
    .return_output(_094_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x)
  );
  const_sr_2_int16_t_0clk_de264c78 const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8 (
    .return_output(_095_),
    .x(const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f (
    .return_output(_097_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65 (
    .return_output(_100_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921 (
    .return_output(_098_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2 (
    .return_output(_099_),
    .x(const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l222_c21_b747 (
    .return_output(_078_),
    .x(const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x)
  );
  const_sr_3_int16_t_0clk_de264c78 const_sr_3_tr_pipelinec_gen_c_l223_c22_789c (
    .return_output(_082_),
    .x(const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999 (
    .return_output(_101_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0 (
    .return_output(_104_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa (
    .return_output(_102_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x)
  );
  const_sr_4_int16_t_0clk_de264c78 const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03 (
    .return_output(_103_),
    .x(const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274 (
    .return_output(_105_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d (
    .return_output(_106_),
    .x(const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb (
    .return_output(_107_),
    .x(const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_005_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_010_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_012_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_015_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_017_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_011_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_013_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_014_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_016_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_008_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_007_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_009_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_006_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_018_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_023_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_025_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_028_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_030_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_024_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_026_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_027_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_029_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_1clk_1bb085ae for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_021_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_1bb085ae for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_020_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_1bb085ae for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_022_)
  );
  mux_uint1_t_int16_t_int16_t_1clk_1bb085ae for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .clk(clk),
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_019_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_031_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_036_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_038_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_041_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_043_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_037_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_039_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_040_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_042_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_034_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_033_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_035_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_032_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_044_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_049_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_051_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_054_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_056_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_050_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_052_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_053_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_055_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_047_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_046_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_048_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_045_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_057_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_062_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_064_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left),
    .return_output(_067_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left),
    .return_output(_069_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left),
    .return_output(_063_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left),
    .return_output(_065_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_066_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_068_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_060_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_059_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_061_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_058_)
  );
  bin_op_lt_int16_t_int2_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left),
    .return_output(_070_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left),
    .return_output(_073_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right)
  );
  bin_op_minus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left),
    .return_output(_074_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405 (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left),
    .return_output(_075_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right)
  );
  bin_op_plus_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f (
    .left(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left),
    .return_output(_076_),
    .right(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_072_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef (
    .cond(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond),
    .iffalse(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse),
    .iftrue(for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue),
    .return_output(_071_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78 (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr),
    .return_output(_003_)
  );
  unary_op_negate_int16_t_0clk_23f04728 unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b (
    .expr(unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr),
    .return_output(_004_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x2_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_002_)
  );
  mux_uint1_t_int16_t_int16_t_0clk_de264c78 x_mux_tr_pipelinec_gen_c_l200_c3_751c (
    .cond(x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond),
    .iffalse(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse),
    .iftrue(x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue),
    .return_output(_001_)
  );
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_left = x;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_right = 2'h0;
  assign bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output = _000_;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output[15:0];
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x;
  assign x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _001_;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_cond = bin_op_lt_tr_pipelinec_gen_c_l200_c6_4b27_return_output;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iftrue = unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output[15:0];
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_iffalse = x2;
  assign x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output = _002_;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_expr = x;
  assign unary_op_negate_tr_pipelinec_gen_c_l201_c10_ef78_return_output = _003_;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_expr = x2;
  assign unary_op_negate_tr_pipelinec_gen_c_l202_c11_0f1b_return_output = _004_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _005_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _006_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _007_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _008_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _009_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _010_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _011_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _012_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _013_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _014_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = y;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _015_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _016_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = y2;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _017_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _018_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _019_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _020_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _021_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _022_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _023_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _024_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _025_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _026_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _027_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _028_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _029_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _030_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _031_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _032_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _033_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _034_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _035_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _036_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _037_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _038_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _039_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _040_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _041_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _042_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _043_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _044_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _045_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _046_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _047_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _048_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _049_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _050_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _051_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _052_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _053_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _054_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _055_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _056_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _057_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _058_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _059_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _060_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _061_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _062_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l211_c11_4d1d_return_output = _063_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _064_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l213_c12_1a5d_return_output = _065_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _066_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l217_c11_dfc7_return_output = _067_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _068_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_right = const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_bin_op_minus_tr_pipelinec_gen_c_l219_c12_52f5_return_output = _069_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_right = 2'h0;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output = _070_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _071_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_cond = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_lt_tr_pipelinec_gen_c_l209_c8_4d62_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iftrue = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_iffalse = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output[15:0];
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output = _072_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l210_c11_381b_return_output = _073_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_minus_tr_pipelinec_gen_c_l212_c12_4f52_return_output = _074_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l216_c11_0405_return_output = _075_;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_left = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_right = const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output;
  assign for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_bin_op_plus_tr_pipelinec_gen_c_l218_c12_3e8f_return_output = _076_;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output = _077_;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output = _078_;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_left = const_sr_1_tr_pipelinec_gen_c_l222_c10_1234_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_right = const_sr_3_tr_pipelinec_gen_c_l222_c21_b747_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output = _079_;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_left = bin_op_plus_tr_pipelinec_gen_c_l222_c10_0e98_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output = _080_;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output = _081_;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output = _082_;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_left = const_sr_1_tr_pipelinec_gen_c_l223_c10_5c3a_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_right = const_sr_3_tr_pipelinec_gen_c_l223_c22_789c_return_output;
  assign bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output = _083_;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_left = bin_op_plus_tr_pipelinec_gen_c_l223_c10_add3_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_right = const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output = _084_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_x = y;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_96ca_return_output = _085_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_x = x_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_0ef8_return_output = _086_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_x = y2;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_8610_return_output = _087_;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_x = x2_mux_tr_pipelinec_gen_c_l200_c3_751c_return_output;
  assign const_sr_0_int16_t_tr_pipelinec_gen_c_l219_l213_duplicate_738b_return_output = _088_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_87d1_return_output = _089_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l211_l217_duplicate_d752_return_output = _090_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_bea1_return_output = _091_;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_0_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_1_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_e6bb_return_output = _092_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l216_l210_duplicate_bd3b_return_output = _093_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_5aac_return_output = _094_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_c2f8_return_output = _095_;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_1_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_2_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_8518_return_output = _096_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_208f_return_output = _097_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_d921_return_output = _098_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_35d2_return_output = _099_;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_2_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_3_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_3d65_return_output = _100_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_f999_return_output = _101_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l217_l211_duplicate_8daa_return_output = _102_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l218_l212_duplicate_7d03_return_output = _103_;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_3_x2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_4_int16_t_tr_pipelinec_gen_c_l213_l219_duplicate_57d0_return_output = _104_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l210_l216_duplicate_3274_return_output = _105_;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_4_y2_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_5_int16_t_tr_pipelinec_gen_c_l212_l218_duplicate_e99d_return_output = _106_;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_x = for_tr_pipelinec_gen_c_l205_c3_e9f7_iter_5_x_mux_tr_pipelinec_gen_c_l209_c5_10ef_return_output;
  assign const_sr_6_int16_t_tr_pipelinec_gen_c_l222_l223_duplicate_41eb_return_output = _107_;
  assign \return_output.a  = bin_op_minus_tr_pipelinec_gen_c_l222_c10_f583_return_output[15:0];
  assign \return_output.b  = bin_op_minus_tr_pipelinec_gen_c_l223_c10_606f_return_output[15:0];
endmodule

module mux_uint1_t_ext_vga_state_t_ext_vga_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [1:0] _1_;
  wire [6:0] \1915.read_pipe ;
  input cond;
  wire cond;
  input [1:0] iffalse;
  wire [1:0] iffalse;
  input [1:0] iftrue;
  wire [1:0] iftrue;
  output [1:0] return_output;
  wire [1:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \1915.read_pipe  = { iffalse, iftrue, cond, 2'hz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_int16_t_int16_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [15:0] _1_;
  wire [48:0] \4073.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \4073.read_pipe  = { iffalse, iftrue, cond, 16'hzzzz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_int16_t_int16_t_1clk_1bb085ae(clk, cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [15:0] _1_;
  reg [97:0] _2_;
  wire [48:0] \18279.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  wire [97:0] manual_registers;
  wire [97:0] manual_registers_r;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  always @(posedge clk)
    _2_ <= manual_registers;
  assign manual_registers = { iffalse, iftrue, cond, _1_, manual_registers_r[97:49] };
  assign manual_registers_r = _2_;
  assign \18279.read_pipe  = manual_registers_r[97:49];
  assign return_output = manual_registers_r[64:49];
endmodule

module mux_uint1_t_int16_t_int16_t_1clk_5106741f(clk, cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [15:0] _1_;
  reg [97:0] _2_;
  wire [48:0] \19641.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  wire [97:0] manual_registers;
  wire [97:0] manual_registers_r;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  always @(posedge clk)
    _2_ <= manual_registers;
  assign manual_registers = { iffalse, iftrue, cond, _1_, manual_registers_r[97:49] };
  assign manual_registers_r = _2_;
  assign \19641.read_pipe  = manual_registers_r[97:49];
  assign return_output = manual_registers_r[64:49];
endmodule

module mux_uint1_t_int16_t_int16_t_1clk_9135faa1(clk, cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [15:0] _1_;
  reg [97:0] _2_;
  wire [48:0] \19608.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  wire [97:0] manual_registers;
  wire [97:0] manual_registers_r;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign _0_ = manual_registers_r[65] == 1'h1;
  assign _1_ = _0_ ? manual_registers_r[81:66] : manual_registers_r[97:82];
  always @(posedge clk)
    _2_ <= manual_registers;
  assign manual_registers = { iffalse, iftrue, cond, \19608.read_pipe [15:0], manual_registers_r[97:65], _1_ };
  assign manual_registers_r = _2_;
  assign \19608.read_pipe  = manual_registers_r[97:49];
  assign return_output = _1_;
endmodule

module mux_uint1_t_int16_t_int16_t_1clk_d1927145(clk, cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [15:0] _1_;
  reg [97:0] _2_;
  wire [48:0] \11616.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  wire [97:0] manual_registers;
  wire [97:0] manual_registers_r;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  always @(posedge clk)
    _2_ <= manual_registers;
  assign manual_registers = { iffalse, iftrue, cond, _1_, manual_registers_r[97:49] };
  assign manual_registers_r = _2_;
  assign \11616.read_pipe  = manual_registers_r[97:49];
  assign return_output = manual_registers_r[64:49];
endmodule

module mux_uint1_t_int16_t_int16_t_1clk_e1e33505(clk, cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [15:0] _1_;
  reg [97:0] _2_;
  wire [48:0] \18246.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  wire [97:0] manual_registers;
  wire [97:0] manual_registers_r;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign _0_ = manual_registers_r[65] == 1'h1;
  assign _1_ = _0_ ? manual_registers_r[81:66] : manual_registers_r[97:82];
  always @(posedge clk)
    _2_ <= manual_registers;
  assign manual_registers = { iffalse, iftrue, cond, \18246.read_pipe [15:0], manual_registers_r[97:65], _1_ };
  assign manual_registers_r = _2_;
  assign \18246.read_pipe  = manual_registers_r[97:49];
  assign return_output = _1_;
endmodule

module mux_uint1_t_int16_t_int16_t_1clk_e699f8d6(clk, cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [15:0] _1_;
  reg [97:0] _2_;
  wire [48:0] \14784.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  wire [97:0] manual_registers;
  wire [97:0] manual_registers_r;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign _0_ = manual_registers_r[65] == 1'h1;
  assign _1_ = _0_ ? manual_registers_r[81:66] : manual_registers_r[97:82];
  always @(posedge clk)
    _2_ <= manual_registers;
  assign manual_registers = { iffalse, iftrue, cond, \14784.read_pipe [15:0], manual_registers_r[97:65], _1_ };
  assign manual_registers_r = _2_;
  assign \14784.read_pipe  = manual_registers_r[97:49];
  assign return_output = _1_;
endmodule

module mux_uint1_t_pixel_t_pixel_t_0clk_de264c78(cond, \iftrue.b , \iftrue.g , \iftrue.r , \iftrue.a , \iffalse.b , \iffalse.g , \iffalse.r , \iffalse.a , \return_output.b , \return_output.g , \return_output.r , \return_output.a );
  wire _0_;
  wire [31:0] _1_;
  wire [96:0] \8990.read_pipe ;
  input cond;
  wire cond;
  input [7:0] \iffalse.a ;
  wire [7:0] \iffalse.a ;
  input [7:0] \iffalse.b ;
  wire [7:0] \iffalse.b ;
  input [7:0] \iffalse.g ;
  wire [7:0] \iffalse.g ;
  input [7:0] \iffalse.r ;
  wire [7:0] \iffalse.r ;
  input [7:0] \iftrue.a ;
  wire [7:0] \iftrue.a ;
  input [7:0] \iftrue.b ;
  wire [7:0] \iftrue.b ;
  input [7:0] \iftrue.g ;
  wire [7:0] \iftrue.g ;
  input [7:0] \iftrue.r ;
  wire [7:0] \iftrue.r ;
  output [7:0] \return_output.a ;
  wire [7:0] \return_output.a ;
  output [7:0] \return_output.b ;
  wire [7:0] \return_output.b ;
  output [7:0] \return_output.g ;
  wire [7:0] \return_output.g ;
  output [7:0] \return_output.r ;
  wire [7:0] \return_output.r ;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? { \iftrue.a , \iftrue.r , \iftrue.g , \iftrue.b  } : { \iffalse.a , \iffalse.r , \iffalse.g , \iffalse.b  };
  assign \8990.read_pipe  = { \iffalse.a , \iffalse.r , \iffalse.g , \iffalse.b , \iftrue.a , \iftrue.r , \iftrue.g , \iftrue.b , cond, 32'hzzzzzzzz };
  assign \return_output.b  = _1_[7:0];
  assign \return_output.g  = _1_[15:8];
  assign \return_output.r  = _1_[23:16];
  assign \return_output.a  = _1_[31:24];
endmodule

module mux_uint1_t_uart_rx_mac_state_t_uart_rx_mac_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [1:0] _1_;
  wire [6:0] \1997.read_pipe ;
  input cond;
  wire cond;
  input [1:0] iffalse;
  wire [1:0] iffalse;
  input [1:0] iftrue;
  wire [1:0] iftrue;
  output [1:0] return_output;
  wire [1:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \1997.read_pipe  = { iffalse, iftrue, cond, 2'hz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [1:0] _1_;
  wire [6:0] \2777.read_pipe ;
  input cond;
  wire cond;
  input [1:0] iffalse;
  wire [1:0] iffalse;
  input [1:0] iftrue;
  wire [1:0] iftrue;
  output [1:0] return_output;
  wire [1:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \2777.read_pipe  = { iffalse, iftrue, cond, 2'hz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_uint12_t_uint12_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [11:0] _1_;
  wire [36:0] \4485.read_pipe ;
  input cond;
  wire cond;
  input [11:0] iffalse;
  wire [11:0] iffalse;
  input [11:0] iftrue;
  wire [11:0] iftrue;
  output [11:0] return_output;
  wire [11:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \4485.read_pipe  = { iffalse, iftrue, cond, 12'hzzz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [15:0] _1_;
  wire [48:0] \2041.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \2041.read_pipe  = { iffalse, iftrue, cond, 16'hzzzz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_uint1_t_8_uint1_t_8_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [7:0] _1_;
  wire [24:0] \3922.read_pipe ;
  input cond;
  wire cond;
  input [7:0] iffalse;
  wire [7:0] iffalse;
  input [7:0] iftrue;
  wire [7:0] iftrue;
  output [7:0] return_output;
  wire [7:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \3922.read_pipe  = { iffalse, iftrue, cond, 8'hzz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire _1_;
  wire [3:0] \1937.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \1937.read_pipe  = { iffalse, iftrue, cond, 1'hz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [31:0] _1_;
  wire [96:0] \3900.read_pipe ;
  input cond;
  wire cond;
  input [31:0] iffalse;
  wire [31:0] iffalse;
  input [31:0] iftrue;
  wire [31:0] iftrue;
  output [31:0] return_output;
  wire [31:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \3900.read_pipe  = { iffalse, iftrue, cond, 32'hzzzzzzzz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_uint4_t_uint4_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [3:0] _1_;
  wire [12:0] \2019.read_pipe ;
  input cond;
  wire cond;
  input [3:0] iffalse;
  wire [3:0] iffalse;
  input [3:0] iftrue;
  wire [3:0] iftrue;
  output [3:0] return_output;
  wire [3:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \2019.read_pipe  = { iffalse, iftrue, cond, 4'hz };
  assign return_output = _1_;
endmodule

module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire _0_;
  wire [7:0] _1_;
  wire [24:0] \5208.read_pipe ;
  input cond;
  wire cond;
  input [7:0] iffalse;
  wire [7:0] iffalse;
  input [7:0] iftrue;
  wire [7:0] iftrue;
  output [7:0] return_output;
  wire [7:0] return_output;
  assign _0_ = cond == 1'h1;
  assign _1_ = _0_ ? iftrue : iffalse;
  assign \5208.read_pipe  = { iffalse, iftrue, cond, 8'hzz };
  assign return_output = _1_;
endmodule

module pixel_0clk_de264c78(clock, \module_to_global.pixel_clock );
  input clock;
  wire clock;
  output \module_to_global.pixel_clock ;
  wire \module_to_global.pixel_clock ;
  assign \module_to_global.pixel_clock  = clock;
endmodule

module pixel_logic_18clk_ce684f15(clk, clock_enable, \global_to_module.vga_timing_pipelinec_app_c_l193_c31_93d9 , \global_to_module.render_pixel_pipelinec_app_c_l202_c20_325d , \module_to_global.frame_clock_logic_pipelinec_app_c_l196_c3_8286 , \module_to_global.pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9 );
  wire [23:0] _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [7:0] _10_;
  wire [7:0] _11_;
  wire [7:0] _12_;
  wire [7:0] _13_;
  wire _14_;
  wire [29:0] _15_;
  wire _16_;
  wire _17_;
  wire [7:0] _18_;
  wire [7:0] _19_;
  wire [7:0] _20_;
  wire _21_;
  wire [11:0] _22_;
  wire [11:0] _23_;
  wire [29:0] _24_;
  reg [29:0] _25_;
  wire _26_;
  reg _27_;
  wire [29:0] _28_;
  reg [29:0] _29_;
  wire _30_;
  reg _31_;
  wire [29:0] _32_;
  reg [29:0] _33_;
  wire _34_;
  reg _35_;
  wire [29:0] _36_;
  reg [29:0] _37_;
  wire _38_;
  reg _39_;
  wire [29:0] _40_;
  reg [29:0] _41_;
  wire _42_;
  reg _43_;
  wire [29:0] _44_;
  reg [29:0] _45_;
  wire _46_;
  reg _47_;
  wire [29:0] _48_;
  reg [29:0] _49_;
  wire _50_;
  reg _51_;
  wire [29:0] _52_;
  reg [29:0] _53_;
  wire _54_;
  reg _55_;
  wire [29:0] _56_;
  reg [29:0] _57_;
  wire _58_;
  reg _59_;
  wire [29:0] _60_;
  reg [29:0] _61_;
  wire _62_;
  reg _63_;
  wire [29:0] _64_;
  reg [29:0] _65_;
  wire _66_;
  reg _67_;
  wire [29:0] _68_;
  reg [29:0] _69_;
  wire _70_;
  reg _71_;
  wire [29:0] _72_;
  reg [29:0] _73_;
  wire _74_;
  reg _75_;
  wire [29:0] _76_;
  reg [29:0] _77_;
  wire _78_;
  reg _79_;
  wire [29:0] _80_;
  reg [29:0] _81_;
  wire _82_;
  reg _83_;
  wire [29:0] _84_;
  reg [29:0] _85_;
  wire _86_;
  reg _87_;
  wire [29:0] _88_;
  reg [29:0] _89_;
  wire _90_;
  reg _91_;
  wire [29:0] _92_;
  reg [29:0] _93_;
  wire _94_;
  reg _95_;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  wire comb_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire comb_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] comb_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire frame_clock_logic_pipelinec_app_c_l196_c3_8286_active;
  wire frame_clock_logic_pipelinec_app_c_l196_c3_8286_clock_enable;
  wire [15:0] frame_clock_logic_pipelinec_app_c_l196_c3_8286_x;
  wire [15:0] frame_clock_logic_pipelinec_app_c_l196_c3_8286_y;
  input [1527:0] \global_to_module.render_pixel_pipelinec_app_c_l202_c20_325d ;
  wire [1527:0] \global_to_module.render_pixel_pipelinec_app_c_l202_c20_325d ;
  input \global_to_module.vga_timing_pipelinec_app_c_l193_c31_93d9 ;
  wire \global_to_module.vga_timing_pipelinec_app_c_l193_c31_93d9 ;
  output [2:0] \module_to_global.frame_clock_logic_pipelinec_app_c_l196_c3_8286 ;
  wire [2:0] \module_to_global.frame_clock_logic_pipelinec_app_c_l196_c3_8286 ;
  output [81:0] \module_to_global.pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9 ;
  wire [81:0] \module_to_global.pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9 ;
  wire pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [31:0] pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_color;
  wire [29:0] pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire reg_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  wire [29:0] reg_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  wire [15:0] render_pixel_pipelinec_app_c_l202_c20_325d_i;
  wire [15:0] render_pixel_pipelinec_app_c_l202_c20_325d_j;
  wire [31:0] render_pixel_pipelinec_app_c_l202_c20_325d_return_output;
  wire vga_timing_pipelinec_app_c_l193_c31_93d9_clock_enable;
  wire [29:0] vga_timing_pipelinec_app_c_l193_c31_93d9_return_output;
  assign _24_ = clock_enable ? comb_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _25_ <= _24_;
  assign _26_ = clock_enable ? comb_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _27_ <= _26_;
  assign _28_ = clock_enable ? comb_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _29_ <= _28_;
  assign _30_ = clock_enable ? comb_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _31_ <= _30_;
  assign _32_ = clock_enable ? comb_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _33_ <= _32_;
  assign _34_ = clock_enable ? comb_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _35_ <= _34_;
  assign _36_ = clock_enable ? comb_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _37_ <= _36_;
  assign _38_ = clock_enable ? comb_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _39_ <= _38_;
  assign _40_ = clock_enable ? comb_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _41_ <= _40_;
  assign _42_ = clock_enable ? comb_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _43_ <= _42_;
  assign _44_ = clock_enable ? comb_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _45_ <= _44_;
  assign _46_ = clock_enable ? comb_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _47_ <= _46_;
  assign _48_ = clock_enable ? comb_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _49_ <= _48_;
  assign _50_ = clock_enable ? comb_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _51_ <= _50_;
  assign _52_ = clock_enable ? comb_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _53_ <= _52_;
  assign _54_ = clock_enable ? comb_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _55_ <= _54_;
  assign _56_ = clock_enable ? comb_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _57_ <= _56_;
  assign _58_ = clock_enable ? comb_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _59_ <= _58_;
  assign _60_ = clock_enable ? comb_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _61_ <= _60_;
  assign _62_ = clock_enable ? comb_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _63_ <= _62_;
  assign _64_ = clock_enable ? comb_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _65_ <= _64_;
  assign _66_ = clock_enable ? comb_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _67_ <= _66_;
  assign _68_ = clock_enable ? comb_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _69_ <= _68_;
  assign _70_ = clock_enable ? comb_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _71_ <= _70_;
  assign _72_ = clock_enable ? comb_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _73_ <= _72_;
  assign _74_ = clock_enable ? comb_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _75_ <= _74_;
  assign _76_ = clock_enable ? comb_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _77_ <= _76_;
  assign _78_ = clock_enable ? comb_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _79_ <= _78_;
  assign _80_ = clock_enable ? comb_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _81_ <= _80_;
  assign _82_ = clock_enable ? comb_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _83_ <= _82_;
  assign _84_ = clock_enable ? comb_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _85_ <= _84_;
  assign _86_ = clock_enable ? comb_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _87_ <= _86_;
  assign _88_ = clock_enable ? comb_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _89_ <= _88_;
  assign _90_ = clock_enable ? comb_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _91_ <= _90_;
  assign _92_ = clock_enable ? comb_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga : reg_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  always @(posedge clk)
    _93_ <= _92_;
  assign _94_ = clock_enable ? comb_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable : reg_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  always @(posedge clk)
    _95_ <= _94_;
  frame_clock_logic_0clk_fc74e538 frame_clock_logic_pipelinec_app_c_l196_c3_8286 (
    .active(frame_clock_logic_pipelinec_app_c_l196_c3_8286_active),
    .clk(clk),
    .clock_enable(frame_clock_logic_pipelinec_app_c_l196_c3_8286_clock_enable),
    .\module_to_global.frame_clock (_07_),
    .\module_to_global.frame_clock_falling_edge (_09_),
    .\module_to_global.frame_clock_rising_edge (_08_),
    .x(frame_clock_logic_pipelinec_app_c_l196_c3_8286_x),
    .y(frame_clock_logic_pipelinec_app_c_l196_c3_8286_y)
  );
  pmod_register_outputs_0clk_25d197a7 pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9 (
    .clk(clk),
    .clock_enable(pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable),
    .\color.a (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_color[31:24]),
    .\color.b (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_color[7:0]),
    .\color.g (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_color[15:8]),
    .\color.r (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_color[23:16]),
    .\module_to_global.dvi_active (_21_),
    .\module_to_global.dvi_blue (_20_),
    .\module_to_global.dvi_green (_19_),
    .\module_to_global.dvi_red (_18_),
    .\module_to_global.dvi_x (_22_),
    .\module_to_global.dvi_y (_23_),
    .\module_to_global.external_vga_timing_feedback_write_clock_enable (_14_),
    .\module_to_global.external_vga_timing_feedback_write_in_data (_15_),
    .\module_to_global.hsync (_17_),
    .\module_to_global.vsync (_16_),
    .\vga.active (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga[26]),
    .\vga.end_of_frame (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga[28]),
    .\vga.hsync (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga[24]),
    .\vga.pos (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga[23:0]),
    .\vga.start_of_frame (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga[27]),
    .\vga.valid (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga[29]),
    .\vga.vsync (pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga[25])
  );
  render_pixel_18clk_a9653eab render_pixel_pipelinec_app_c_l202_c20_325d (
    .clk(clk),
    .\global_to_module.donut_tr_pipelinec_gen_c_l324_c18_1efa (\global_to_module.render_pixel_pipelinec_app_c_l202_c20_325d ),
    .i(render_pixel_pipelinec_app_c_l202_c20_325d_i),
    .j(render_pixel_pipelinec_app_c_l202_c20_325d_j),
    .\return_output.a (_13_),
    .\return_output.b (_10_),
    .\return_output.g (_11_),
    .\return_output.r (_12_)
  );
  vga_timing_0clk_62591bf8 vga_timing_pipelinec_app_c_l193_c31_93d9 (
    .clk(clk),
    .clock_enable(vga_timing_pipelinec_app_c_l193_c31_93d9_clock_enable),
    .\global_to_module.vga_req_stall (\global_to_module.vga_timing_pipelinec_app_c_l193_c31_93d9 ),
    .\return_output.active (_03_),
    .\return_output.end_of_frame (_05_),
    .\return_output.hsync (_01_),
    .\return_output.pos (_00_),
    .\return_output.start_of_frame (_04_),
    .\return_output.valid (_06_),
    .\return_output.vsync (_02_)
  );
  assign reg_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _25_;
  assign reg_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _27_;
  assign comb_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = vga_timing_pipelinec_app_c_l193_c31_93d9_return_output;
  assign comb_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = clock_enable;
  assign reg_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _29_;
  assign reg_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _31_;
  assign comb_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage0_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _33_;
  assign reg_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _35_;
  assign comb_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage1_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _37_;
  assign reg_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _39_;
  assign comb_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage2_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _41_;
  assign reg_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _43_;
  assign comb_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage3_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _45_;
  assign reg_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _47_;
  assign comb_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage4_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _49_;
  assign reg_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _51_;
  assign comb_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage5_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _53_;
  assign reg_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _55_;
  assign comb_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage6_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _57_;
  assign reg_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _59_;
  assign comb_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage7_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _61_;
  assign reg_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _63_;
  assign comb_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage8_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _65_;
  assign reg_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _67_;
  assign comb_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage9_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _69_;
  assign reg_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _71_;
  assign comb_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage10_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _73_;
  assign reg_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _75_;
  assign comb_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage11_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _77_;
  assign reg_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _79_;
  assign comb_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage12_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _81_;
  assign reg_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _83_;
  assign comb_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage13_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _85_;
  assign reg_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _87_;
  assign comb_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage14_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _89_;
  assign reg_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _91_;
  assign comb_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage15_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign reg_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = _93_;
  assign reg_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = _95_;
  assign comb_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign comb_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage16_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign vga_timing_pipelinec_app_c_l193_c31_93d9_clock_enable = clock_enable;
  assign vga_timing_pipelinec_app_c_l193_c31_93d9_return_output = { _06_, _05_, _04_, _03_, _02_, _01_, _00_ };
  assign frame_clock_logic_pipelinec_app_c_l196_c3_8286_clock_enable = clock_enable;
  assign frame_clock_logic_pipelinec_app_c_l196_c3_8286_x = { 4'h0, vga_timing_pipelinec_app_c_l193_c31_93d9_return_output[11:0] };
  assign frame_clock_logic_pipelinec_app_c_l196_c3_8286_y = { 4'h0, vga_timing_pipelinec_app_c_l193_c31_93d9_return_output[23:12] };
  assign frame_clock_logic_pipelinec_app_c_l196_c3_8286_active = vga_timing_pipelinec_app_c_l193_c31_93d9_return_output[26];
  assign render_pixel_pipelinec_app_c_l202_c20_325d_i = { 4'h0, vga_timing_pipelinec_app_c_l193_c31_93d9_return_output[11:0] };
  assign render_pixel_pipelinec_app_c_l202_c20_325d_j = { 4'h0, vga_timing_pipelinec_app_c_l193_c31_93d9_return_output[23:12] };
  assign render_pixel_pipelinec_app_c_l202_c20_325d_return_output = { _13_, _12_, _11_, _10_ };
  assign pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable = reg_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_clock_enable;
  assign pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga = reg_stage17_pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_vga;
  assign pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9_color = render_pixel_pipelinec_app_c_l202_c20_325d_return_output;
  assign \module_to_global.frame_clock_logic_pipelinec_app_c_l196_c3_8286  = { _09_, _08_, _07_ };
  assign \module_to_global.pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9  = { _23_, _22_, _21_, _20_, _19_, _18_, _17_, _16_, _15_, _14_ };
endmodule

module pmod_register_outputs_0clk_25d197a7(clk, clock_enable, \vga.pos , \vga.hsync , \vga.vsync , \vga.active , \vga.start_of_frame , \vga.end_of_frame , \vga.valid , \color.b , \color.g , \color.r , \color.a , \module_to_global.external_vga_timing_feedback_write_clock_enable , \module_to_global.external_vga_timing_feedback_write_in_data , \module_to_global.vsync , \module_to_global.hsync , \module_to_global.dvi_red , \module_to_global.dvi_green , \module_to_global.dvi_blue , \module_to_global.dvi_active 
, \module_to_global.dvi_x , \module_to_global.dvi_y );
  wire [7:0] _00_;
  wire [7:0] _01_;
  wire [7:0] _02_;
  wire [7:0] _03_;
  wire [7:0] _04_;
  reg [7:0] _05_ = 8'h00;
  wire [7:0] _06_;
  reg [7:0] _07_ = 8'h00;
  wire [7:0] _08_;
  reg [7:0] _09_ = 8'h00;
  wire [29:0] _10_;
  reg [29:0] _11_ = 30'h00000000;
  wire active_color_mux_external_vga_output_c_l54_c3_eadc_cond;
  wire [31:0] active_color_mux_external_vga_output_c_l54_c3_eadc_iffalse;
  wire [31:0] active_color_mux_external_vga_output_c_l54_c3_eadc_iftrue;
  wire [31:0] active_color_mux_external_vga_output_c_l54_c3_eadc_return_output;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input [7:0] \color.a ;
  wire [7:0] \color.a ;
  input [7:0] \color.b ;
  wire [7:0] \color.b ;
  input [7:0] \color.g ;
  wire [7:0] \color.g ;
  input [7:0] \color.r ;
  wire [7:0] \color.r ;
  wire [7:0] dvi_blue_reg;
  wire [7:0] dvi_green_reg;
  wire [7:0] dvi_red_reg;
  output \module_to_global.dvi_active ;
  wire \module_to_global.dvi_active ;
  output [7:0] \module_to_global.dvi_blue ;
  wire [7:0] \module_to_global.dvi_blue ;
  output [7:0] \module_to_global.dvi_green ;
  wire [7:0] \module_to_global.dvi_green ;
  output [7:0] \module_to_global.dvi_red ;
  wire [7:0] \module_to_global.dvi_red ;
  output [11:0] \module_to_global.dvi_x ;
  wire [11:0] \module_to_global.dvi_x ;
  output [11:0] \module_to_global.dvi_y ;
  wire [11:0] \module_to_global.dvi_y ;
  output \module_to_global.external_vga_timing_feedback_write_clock_enable ;
  wire \module_to_global.external_vga_timing_feedback_write_clock_enable ;
  output [29:0] \module_to_global.external_vga_timing_feedback_write_in_data ;
  wire [29:0] \module_to_global.external_vga_timing_feedback_write_in_data ;
  output \module_to_global.hsync ;
  wire \module_to_global.hsync ;
  output \module_to_global.vsync ;
  wire \module_to_global.vsync ;
  wire [7:0] reg_comb_dvi_blue_reg;
  wire [7:0] reg_comb_dvi_green_reg;
  wire [7:0] reg_comb_dvi_red_reg;
  wire [29:0] reg_comb_vga_reg;
  input \vga.active ;
  wire \vga.active ;
  input \vga.end_of_frame ;
  wire \vga.end_of_frame ;
  input \vga.hsync ;
  wire \vga.hsync ;
  input [23:0] \vga.pos ;
  wire [23:0] \vga.pos ;
  input \vga.start_of_frame ;
  wire \vga.start_of_frame ;
  input \vga.valid ;
  wire \vga.valid ;
  input \vga.vsync ;
  wire \vga.vsync ;
  wire [29:0] vga_reg;
  assign _04_ = clock_enable ? reg_comb_dvi_red_reg : dvi_red_reg;
  always @(posedge clk)
    _05_ <= _04_;
  assign _06_ = clock_enable ? reg_comb_dvi_green_reg : dvi_green_reg;
  always @(posedge clk)
    _07_ <= _06_;
  assign _08_ = clock_enable ? reg_comb_dvi_blue_reg : dvi_blue_reg;
  always @(posedge clk)
    _09_ <= _08_;
  assign _10_ = clock_enable ? reg_comb_vga_reg : vga_reg;
  always @(posedge clk)
    _11_ <= _10_;
  mux_uint1_t_pixel_t_pixel_t_0clk_de264c78 active_color_mux_external_vga_output_c_l54_c3_eadc (
    .cond(active_color_mux_external_vga_output_c_l54_c3_eadc_cond),
    .\iffalse.a (active_color_mux_external_vga_output_c_l54_c3_eadc_iffalse[31:24]),
    .\iffalse.b (active_color_mux_external_vga_output_c_l54_c3_eadc_iffalse[7:0]),
    .\iffalse.g (active_color_mux_external_vga_output_c_l54_c3_eadc_iffalse[15:8]),
    .\iffalse.r (active_color_mux_external_vga_output_c_l54_c3_eadc_iffalse[23:16]),
    .\iftrue.a (active_color_mux_external_vga_output_c_l54_c3_eadc_iftrue[31:24]),
    .\iftrue.b (active_color_mux_external_vga_output_c_l54_c3_eadc_iftrue[7:0]),
    .\iftrue.g (active_color_mux_external_vga_output_c_l54_c3_eadc_iftrue[15:8]),
    .\iftrue.r (active_color_mux_external_vga_output_c_l54_c3_eadc_iftrue[23:16]),
    .\return_output.a (_03_),
    .\return_output.b (_00_),
    .\return_output.g (_01_),
    .\return_output.r (_02_)
  );
  assign dvi_red_reg = _05_;
  assign dvi_green_reg = _07_;
  assign dvi_blue_reg = _09_;
  assign vga_reg = _11_;
  assign reg_comb_dvi_red_reg = active_color_mux_external_vga_output_c_l54_c3_eadc_return_output[23:16];
  assign reg_comb_dvi_green_reg = active_color_mux_external_vga_output_c_l54_c3_eadc_return_output[15:8];
  assign reg_comb_dvi_blue_reg = active_color_mux_external_vga_output_c_l54_c3_eadc_return_output[7:0];
  assign reg_comb_vga_reg = { \vga.valid , \vga.end_of_frame , \vga.start_of_frame , \vga.active , \vga.vsync , \vga.hsync , \vga.pos  };
  assign active_color_mux_external_vga_output_c_l54_c3_eadc_cond = \vga.active ;
  assign active_color_mux_external_vga_output_c_l54_c3_eadc_iftrue = { \color.a , \color.r , \color.g , \color.b  };
  assign active_color_mux_external_vga_output_c_l54_c3_eadc_iffalse = 32'd0;
  assign active_color_mux_external_vga_output_c_l54_c3_eadc_return_output = { _03_, _02_, _01_, _00_ };
  assign \module_to_global.external_vga_timing_feedback_write_clock_enable  = clock_enable;
  assign \module_to_global.external_vga_timing_feedback_write_in_data  = vga_reg;
  assign \module_to_global.vsync  = vga_reg[25];
  assign \module_to_global.hsync  = vga_reg[24];
  assign \module_to_global.dvi_red  = dvi_red_reg;
  assign \module_to_global.dvi_green  = dvi_green_reg;
  assign \module_to_global.dvi_blue  = dvi_blue_reg;
  assign \module_to_global.dvi_active  = vga_reg[26];
  assign \module_to_global.dvi_x  = vga_reg[11:0];
  assign \module_to_global.dvi_y  = vga_reg[23:12];
endmodule

module render_pixel_18clk_a9653eab(clk, \global_to_module.donut_tr_pipelinec_gen_c_l324_c18_1efa , i, j, \return_output.b , \return_output.g , \return_output.r , \return_output.a );
  wire [15:0] _00_;
  wire [16:0] _01_;
  wire [15:0] _02_;
  wire [16:0] _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire [7:0] _17_;
  wire [7:0] _18_;
  wire [15:0] _19_;
  wire _20_;
  wire [7:0] _21_;
  wire [7:0] _22_;
  wire [15:0] _23_;
  wire [15:0] _24_;
  reg _25_;
  reg _26_;
  reg _27_;
  reg _28_;
  reg _29_;
  reg _30_;
  reg _31_;
  reg _32_;
  reg _33_;
  reg _34_;
  reg _35_;
  reg _36_;
  reg _37_;
  reg _38_;
  reg _39_;
  reg _40_;
  reg _41_;
  reg _42_;
  reg _43_;
  reg _44_;
  reg _45_;
  reg _46_;
  reg _47_;
  reg _48_;
  reg _49_;
  reg _50_;
  reg _51_;
  reg _52_;
  reg _53_;
  reg _54_;
  reg _55_;
  reg _56_;
  reg _57_;
  reg _58_;
  reg _59_;
  reg _60_;
  wire bin_op_and_tr_pipelinec_gen_c_l323_c12_1502_left;
  wire bin_op_and_tr_pipelinec_gen_c_l323_c12_1502_return_output;
  wire bin_op_and_tr_pipelinec_gen_c_l323_c12_1502_right;
  wire bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_left;
  wire bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_return_output;
  wire bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_right;
  wire bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d_left;
  wire bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d_return_output;
  wire bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d_right;
  wire [15:0] bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2_left;
  wire bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2_return_output;
  wire [10:0] bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2_right;
  wire [15:0] bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785_left;
  wire bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785_return_output;
  wire [1:0] bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785_right;
  wire [15:0] bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_left;
  wire bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_return_output;
  wire [1:0] bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_right;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3_return_output;
  wire [12:0] bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3_right;
  wire [15:0] bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c_left;
  wire bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c_return_output;
  wire [10:0] bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c_right;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_left;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_return_output;
  wire [11:0] bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_right;
  wire [10:0] bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_left;
  wire [16:0] bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_return_output;
  wire [15:0] bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_right;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542_left;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542_return_output;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542_right;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea_left;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea_return_output;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea_right;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48_left;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48_return_output;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48_right;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765_left;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765_return_output;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765_right;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61_left;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61_return_output;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61_right;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b_left;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b_return_output;
  wire bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b_right;
  input clk;
  wire clk;
  wire comb_stage0_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage0_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage10_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage10_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage11_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage11_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage12_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage12_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage13_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage13_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage14_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage14_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage15_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage15_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage16_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage16_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage17_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage17_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage1_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage1_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage2_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage2_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage3_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage3_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage4_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage4_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage5_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage5_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage6_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage6_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage7_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage7_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage8_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage8_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage9_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire comb_stage9_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire [15:0] const_sl_1_tr_pipelinec_gen_c_l317_c16_ef4f_return_output;
  wire [15:0] const_sl_1_tr_pipelinec_gen_c_l317_c16_ef4f_x;
  wire [15:0] const_sl_1_tr_pipelinec_gen_c_l319_c16_3bbf_return_output;
  wire [15:0] const_sl_1_tr_pipelinec_gen_c_l319_c16_3bbf_x;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l327_c15_af4c_return_output;
  wire [15:0] const_sr_5_tr_pipelinec_gen_c_l327_c15_af4c_x;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l328_c15_5687_return_output;
  wire [15:0] const_sr_6_tr_pipelinec_gen_c_l328_c15_5687_x;
  wire [15:0] donut_tr_pipelinec_gen_c_l324_c18_1efa_i;
  wire [15:0] donut_tr_pipelinec_gen_c_l324_c18_1efa_j;
  wire [15:0] donut_tr_pipelinec_gen_c_l324_c18_1efa_return_output;
  input [1527:0] \global_to_module.donut_tr_pipelinec_gen_c_l324_c18_1efa ;
  wire [1527:0] \global_to_module.donut_tr_pipelinec_gen_c_l324_c18_1efa ;
  input [15:0] i;
  wire [15:0] i;
  input [15:0] j;
  wire [15:0] j;
  wire pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire [7:0] pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_iffalse;
  wire [7:0] pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_iftrue;
  wire [7:0] pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_return_output;
  wire pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_cond;
  wire [7:0] pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iffalse;
  wire [7:0] pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iftrue;
  wire [7:0] pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_return_output;
  wire pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire [7:0] pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_iffalse;
  wire [7:0] pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_iftrue;
  wire [7:0] pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_return_output;
  wire pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_cond;
  wire [7:0] pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iffalse;
  wire [7:0] pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iftrue;
  wire [7:0] pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_return_output;
  wire reg_stage0_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage0_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage10_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage10_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage11_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage11_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage12_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage12_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage13_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage13_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage14_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage14_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage15_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage15_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage16_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage16_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage17_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage17_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage1_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage1_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage2_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage2_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage3_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage3_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage4_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage4_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage5_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage5_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage6_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage6_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage7_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage7_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage8_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage8_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage9_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  wire reg_stage9_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  output [7:0] \return_output.a ;
  wire [7:0] \return_output.a ;
  output [7:0] \return_output.b ;
  wire [7:0] \return_output.b ;
  output [7:0] \return_output.g ;
  wire [7:0] \return_output.g ;
  output [7:0] \return_output.r ;
  wire [7:0] \return_output.r ;
  always @(posedge clk)
    _25_ <= comb_stage0_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _26_ <= comb_stage0_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _27_ <= comb_stage1_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _28_ <= comb_stage1_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _29_ <= comb_stage2_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _30_ <= comb_stage2_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _31_ <= comb_stage3_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _32_ <= comb_stage3_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _33_ <= comb_stage4_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _34_ <= comb_stage4_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _35_ <= comb_stage5_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _36_ <= comb_stage5_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _37_ <= comb_stage6_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _38_ <= comb_stage6_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _39_ <= comb_stage7_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _40_ <= comb_stage7_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _41_ <= comb_stage8_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _42_ <= comb_stage8_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _43_ <= comb_stage9_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _44_ <= comb_stage9_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _45_ <= comb_stage10_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _46_ <= comb_stage10_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _47_ <= comb_stage11_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _48_ <= comb_stage11_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _49_ <= comb_stage12_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _50_ <= comb_stage12_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _51_ <= comb_stage13_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _52_ <= comb_stage13_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _53_ <= comb_stage14_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _54_ <= comb_stage14_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _55_ <= comb_stage15_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _56_ <= comb_stage15_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _57_ <= comb_stage16_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _58_ <= comb_stage16_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _59_ <= comb_stage17_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  always @(posedge clk)
    _60_ <= comb_stage17_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_tr_pipelinec_gen_c_l323_c12_1502 (
    .left(bin_op_and_tr_pipelinec_gen_c_l323_c12_1502_left),
    .return_output(_08_),
    .right(bin_op_and_tr_pipelinec_gen_c_l323_c12_1502_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_tr_pipelinec_gen_c_l323_c12_7280 (
    .left(bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_left),
    .return_output(_16_),
    .right(bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d (
    .left(bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d_left),
    .return_output(_12_),
    .right(bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d_right)
  );
  bin_op_gt_int16_t_int11_t_0clk_de264c78 bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2 (
    .left(bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2_left),
    .return_output(_14_),
    .right(bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2_right)
  );
  bin_op_gt_int16_t_int2_t_0clk_de264c78 bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785 (
    .left(bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785_left),
    .return_output(_04_),
    .right(bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785_right)
  );
  bin_op_gt_int16_t_int2_t_0clk_de264c78 bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3 (
    .left(bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_left),
    .return_output(_20_),
    .right(bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_right)
  );
  bin_op_lt_int16_t_int13_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3 (
    .left(bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3_left),
    .return_output(_06_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3_right)
  );
  bin_op_lt_int16_t_int11_t_0clk_de264c78 bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c (
    .left(bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c_left),
    .return_output(_10_),
    .right(bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c_right)
  );
  bin_op_minus_int16_t_int12_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae (
    .left(bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_left),
    .return_output(_01_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_right)
  );
  bin_op_minus_int11_t_int16_t_0clk_de264c78 bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75 (
    .left(bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_left),
    .return_output(_03_),
    .right(bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542 (
    .left(bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542_left),
    .return_output(_15_),
    .right(bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea (
    .left(bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea_left),
    .return_output(_13_),
    .right(bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48 (
    .left(bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48_left),
    .return_output(_05_),
    .right(bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765 (
    .left(bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765_left),
    .return_output(_09_),
    .right(bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61 (
    .left(bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61_left),
    .return_output(_07_),
    .right(bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61_right)
  );
  bin_op_neq_uint1_t_uint1_t_0clk_de264c78 bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b (
    .left(bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b_left),
    .return_output(_11_),
    .right(bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b_right)
  );
  const_sl_1_int16_t_0clk_de264c78 const_sl_1_tr_pipelinec_gen_c_l317_c16_ef4f (
    .return_output(_00_),
    .x(const_sl_1_tr_pipelinec_gen_c_l317_c16_ef4f_x)
  );
  const_sl_1_int16_t_0clk_de264c78 const_sl_1_tr_pipelinec_gen_c_l319_c16_3bbf (
    .return_output(_02_),
    .x(const_sl_1_tr_pipelinec_gen_c_l319_c16_3bbf_x)
  );
  const_sr_5_int16_t_0clk_de264c78 const_sr_5_tr_pipelinec_gen_c_l327_c15_af4c (
    .return_output(_23_),
    .x(const_sr_5_tr_pipelinec_gen_c_l327_c15_af4c_x)
  );
  const_sr_6_int16_t_0clk_de264c78 const_sr_6_tr_pipelinec_gen_c_l328_c15_5687 (
    .return_output(_24_),
    .x(const_sr_6_tr_pipelinec_gen_c_l328_c15_5687_x)
  );
  donut_18clk_f17c8855 donut_tr_pipelinec_gen_c_l324_c18_1efa (
    .clk(clk),
    .\global_to_module.state (\global_to_module.donut_tr_pipelinec_gen_c_l324_c18_1efa ),
    .i(donut_tr_pipelinec_gen_c_l324_c18_1efa_i),
    .j(donut_tr_pipelinec_gen_c_l324_c18_1efa_j),
    .return_output(_19_)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172 (
    .cond(pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond),
    .iffalse(pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_iffalse),
    .iftrue(pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_iftrue),
    .return_output(_18_)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6 (
    .cond(pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_cond),
    .iffalse(pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iffalse),
    .iftrue(pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iftrue),
    .return_output(_22_)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172 (
    .cond(pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond),
    .iffalse(pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_iffalse),
    .iftrue(pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_iftrue),
    .return_output(_17_)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6 (
    .cond(pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_cond),
    .iffalse(pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iffalse),
    .iftrue(pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iftrue),
    .return_output(_21_)
  );
  assign reg_stage0_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _25_;
  assign reg_stage0_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _26_;
  assign comb_stage0_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_return_output;
  assign comb_stage0_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_return_output;
  assign reg_stage1_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _27_;
  assign reg_stage1_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _28_;
  assign comb_stage1_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage0_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage1_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage0_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage2_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _29_;
  assign reg_stage2_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _30_;
  assign comb_stage2_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage1_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage2_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage1_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage3_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _31_;
  assign reg_stage3_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _32_;
  assign comb_stage3_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage2_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage3_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage2_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage4_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _33_;
  assign reg_stage4_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _34_;
  assign comb_stage4_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage3_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage4_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage3_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage5_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _35_;
  assign reg_stage5_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _36_;
  assign comb_stage5_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage4_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage5_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage4_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage6_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _37_;
  assign reg_stage6_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _38_;
  assign comb_stage6_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage5_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage6_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage5_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage7_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _39_;
  assign reg_stage7_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _40_;
  assign comb_stage7_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage6_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage7_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage6_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage8_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _41_;
  assign reg_stage8_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _42_;
  assign comb_stage8_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage7_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage8_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage7_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage9_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _43_;
  assign reg_stage9_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _44_;
  assign comb_stage9_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage8_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage9_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage8_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage10_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _45_;
  assign reg_stage10_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _46_;
  assign comb_stage10_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage9_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage10_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage9_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage11_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _47_;
  assign reg_stage11_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _48_;
  assign comb_stage11_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage10_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage11_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage10_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage12_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _49_;
  assign reg_stage12_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _50_;
  assign comb_stage12_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage11_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage12_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage11_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage13_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _51_;
  assign reg_stage13_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _52_;
  assign comb_stage13_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage12_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage13_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage12_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage14_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _53_;
  assign reg_stage14_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _54_;
  assign comb_stage14_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage13_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage14_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage13_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage15_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _55_;
  assign reg_stage15_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _56_;
  assign comb_stage15_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage14_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage15_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage14_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage16_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _57_;
  assign reg_stage16_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _58_;
  assign comb_stage16_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage15_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage16_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage15_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign reg_stage17_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _59_;
  assign reg_stage17_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = _60_;
  assign comb_stage17_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage16_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign comb_stage17_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage16_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign const_sl_1_tr_pipelinec_gen_c_l317_c16_ef4f_x = i;
  assign const_sl_1_tr_pipelinec_gen_c_l317_c16_ef4f_return_output = _00_;
  assign bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_left = const_sl_1_tr_pipelinec_gen_c_l317_c16_ef4f_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_right = 12'h281;
  assign bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_return_output = _01_;
  assign const_sl_1_tr_pipelinec_gen_c_l319_c16_3bbf_x = j;
  assign const_sl_1_tr_pipelinec_gen_c_l319_c16_3bbf_return_output = _02_;
  assign bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_left = 11'h1e1;
  assign bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_right = const_sl_1_tr_pipelinec_gen_c_l319_c16_3bbf_return_output;
  assign bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_return_output = _03_;
  assign bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785_left = bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_return_output[15:0];
  assign bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785_right = 2'h0;
  assign bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785_return_output = _04_;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48_left = bin_op_gt_tr_pipelinec_gen_c_l323_c12_f785_return_output;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48_right = 1'h0;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48_return_output = _05_;
  assign bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3_left = bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_return_output[15:0];
  assign bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3_right = 13'h01f4;
  assign bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3_return_output = _06_;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61_left = bin_op_lt_tr_pipelinec_gen_c_l323_c28_e1c3_return_output;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61_right = 1'h0;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61_return_output = _07_;
  assign bin_op_and_tr_pipelinec_gen_c_l323_c12_1502_left = bin_op_neq_tr_pipelinec_gen_c_l323_c12_dd48_return_output;
  assign bin_op_and_tr_pipelinec_gen_c_l323_c12_1502_right = bin_op_neq_tr_pipelinec_gen_c_l323_c28_fb61_return_output;
  assign bin_op_and_tr_pipelinec_gen_c_l323_c12_1502_return_output = _08_;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765_left = bin_op_and_tr_pipelinec_gen_c_l323_c12_1502_return_output;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765_right = 1'h0;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765_return_output = _09_;
  assign bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c_left = bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_return_output[15:0];
  assign bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c_right = 11'h0b4;
  assign bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c_return_output = _10_;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b_left = bin_op_lt_tr_pipelinec_gen_c_l323_c75_b11c_return_output;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b_right = 1'h0;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b_return_output = _11_;
  assign bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d_left = bin_op_neq_tr_pipelinec_gen_c_l323_c12_f765_return_output;
  assign bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d_right = bin_op_neq_tr_pipelinec_gen_c_l323_c75_308b_return_output;
  assign bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d_return_output = _12_;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea_left = bin_op_and_tr_pipelinec_gen_c_l323_c12_b94d_return_output;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea_right = 1'h0;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea_return_output = _13_;
  assign bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2_left = bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_return_output[15:0];
  assign bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2_right = 11'h74c;
  assign bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2_return_output = _14_;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542_left = bin_op_gt_tr_pipelinec_gen_c_l323_c112_15a2_return_output;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542_right = 1'h0;
  assign bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542_return_output = _15_;
  assign bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_left = bin_op_neq_tr_pipelinec_gen_c_l323_c12_0cea_return_output;
  assign bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_right = bin_op_neq_tr_pipelinec_gen_c_l323_c112_c542_return_output;
  assign bin_op_and_tr_pipelinec_gen_c_l323_c12_7280_return_output = _16_;
  assign pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage17_pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_iftrue = pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_return_output;
  assign pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_iffalse = 8'h00;
  assign pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_return_output = _17_;
  assign pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond = reg_stage17_pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_cond;
  assign pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_iftrue = pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_return_output;
  assign pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_iffalse = 8'h00;
  assign pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_return_output = _18_;
  assign donut_tr_pipelinec_gen_c_l324_c18_1efa_i = bin_op_minus_tr_pipelinec_gen_c_l318_c8_28ae_return_output[15:0];
  assign donut_tr_pipelinec_gen_c_l324_c18_1efa_j = bin_op_minus_tr_pipelinec_gen_c_l320_c9_de75_return_output[15:0];
  assign donut_tr_pipelinec_gen_c_l324_c18_1efa_return_output = _19_;
  assign bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_left = donut_tr_pipelinec_gen_c_l324_c18_1efa_return_output;
  assign bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_right = 2'h0;
  assign bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_return_output = _20_;
  assign pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_cond = bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_return_output;
  assign pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iftrue = const_sr_5_tr_pipelinec_gen_c_l327_c15_af4c_return_output[7:0];
  assign pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iffalse = 8'h00;
  assign pix_r_mux_tr_pipelinec_gen_c_l326_c5_7bf6_return_output = _21_;
  assign pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_cond = bin_op_gt_tr_pipelinec_gen_c_l326_c8_53e3_return_output;
  assign pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iftrue = const_sr_6_tr_pipelinec_gen_c_l328_c15_5687_return_output[7:0];
  assign pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_iffalse = 8'h00;
  assign pix_g_mux_tr_pipelinec_gen_c_l326_c5_7bf6_return_output = _22_;
  assign const_sr_5_tr_pipelinec_gen_c_l327_c15_af4c_x = donut_tr_pipelinec_gen_c_l324_c18_1efa_return_output;
  assign const_sr_5_tr_pipelinec_gen_c_l327_c15_af4c_return_output = _23_;
  assign const_sr_6_tr_pipelinec_gen_c_l328_c15_5687_x = donut_tr_pipelinec_gen_c_l324_c18_1efa_return_output;
  assign const_sr_6_tr_pipelinec_gen_c_l328_c15_5687_return_output = _24_;
  assign \return_output.b  = 8'h00;
  assign \return_output.g  = pix_g_mux_tr_pipelinec_gen_c_l323_c3_4172_return_output;
  assign \return_output.r  = pix_r_mux_tr_pipelinec_gen_c_l323_c3_4172_return_output;
  assign \return_output.a  = 8'h00;
endmodule

module top(buttons_module_btn, ext_vga_x, ext_vga_y, pixel_clock, uart_module_data_in, clk_22p5_out, clk_60p0hz_out, dvi_red_DEBUG_return_output, dvi_green_DEBUG_return_output, dvi_blue_DEBUG_return_output, vsync_DEBUG_return_output, hsync_DEBUG_return_output, dvi_active_DEBUG_return_output, dvi_x_DEBUG_return_output, dvi_y_DEBUG_return_output, frame_clock_return_output, uart_module_return_output);
  wire [3:0] _00_;
  wire [11:0] _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [8:0] _06_;
  wire _07_;
  wire [3:0] _08_;
  wire _09_;
  wire [3:0] _10_;
  wire _11_;
  wire [8:0] _12_;
  wire [1527:0] _13_;
  wire [2:0] _14_;
  wire [81:0] _15_;
  wire [29:0] _16_;
  wire [7:0] _17_;
  wire [7:0] _18_;
  wire [7:0] _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire [11:0] _23_;
  input [3:0] buttons_module_btn;
  wire [3:0] buttons_module_btn;
  (* dont_touch = "true" *)
  (* keep = "true" *)
  (* syn_keep = 1'h1 *)
  wire clk_22p5;
  output clk_22p5_out;
  wire clk_22p5_out;
  (* dont_touch = "true" *)
  (* keep = "true" *)
  (* syn_keep = 1'h1 *)
  wire clk_60p0hz;
  output clk_60p0hz_out;
  wire clk_60p0hz_out;
  wire [29:0] clk_cross_external_vga_timing_feedback_return_output;
  output dvi_active_DEBUG_return_output;
  wire dvi_active_DEBUG_return_output;
  output [7:0] dvi_blue_DEBUG_return_output;
  wire [7:0] dvi_blue_DEBUG_return_output;
  output [7:0] dvi_green_DEBUG_return_output;
  wire [7:0] dvi_green_DEBUG_return_output;
  output [7:0] dvi_red_DEBUG_return_output;
  wire [7:0] dvi_red_DEBUG_return_output;
  output [11:0] dvi_x_DEBUG_return_output;
  wire [11:0] dvi_x_DEBUG_return_output;
  output [11:0] dvi_y_DEBUG_return_output;
  wire [11:0] dvi_y_DEBUG_return_output;
  input [15:0] ext_vga_x;
  wire [15:0] ext_vga_x;
  input [15:0] ext_vga_y;
  wire [15:0] ext_vga_y;
  output frame_clock_return_output;
  wire frame_clock_return_output;
  wire [1645:0] global_to_module;
  output hsync_DEBUG_return_output;
  wire hsync_DEBUG_return_output;
  wire [1647:0] module_to_global;
  input pixel_clock;
  wire pixel_clock;
  input uart_module_data_in;
  wire uart_module_data_in;
  output uart_module_return_output;
  wire uart_module_return_output;
  output vsync_DEBUG_return_output;
  wire vsync_DEBUG_return_output;
  buttons_module_0clk_380ecc95 buttons_module_0clk_380ecc95 (
    .btn(buttons_module_btn),
    .clk(clk_22p5),
    .clock_enable(1'h1),
    .\module_to_global.buttons (_00_)
  );
  dvi_active_debug_0clk_de264c78 dvi_active_debug_0clk_de264c78 (
    .\global_to_module.dvi_active (global_to_module[56]),
    .return_output(_22_)
  );
  dvi_blue_debug_0clk_de264c78 dvi_blue_debug_0clk_de264c78 (
    .\global_to_module.dvi_blue (global_to_module[53:46]),
    .return_output(_19_)
  );
  dvi_green_debug_0clk_de264c78 dvi_green_debug_0clk_de264c78 (
    .\global_to_module.dvi_green (global_to_module[45:38]),
    .return_output(_18_)
  );
  dvi_red_debug_0clk_de264c78 dvi_red_debug_0clk_de264c78 (
    .\global_to_module.dvi_red (global_to_module[37:30]),
    .return_output(_17_)
  );
  dvi_x_debug_0clk_de264c78 dvi_x_debug_0clk_de264c78 (
    .\global_to_module.dvi_x (global_to_module[68:57]),
    .return_output(_23_)
  );
  dvi_y_debug_0clk_de264c78 dvi_y_debug_0clk_de264c78 (
    .\global_to_module.dvi_y (global_to_module[80:69]),
    .return_output(_01_)
  );
  ext_vga_0clk_83e31706 ext_vga_0clk_83e31706 (
    .clk(clk_22p5),
    .clock_enable(1'h1),
    .\global_to_module.external_vga_timing_feedback_read_return_output (global_to_module[29:0]),
    .\module_to_global.vga_req_stall (_11_),
    .x(ext_vga_x),
    .y(ext_vga_y)
  );
  clk_cross_external_vga_timing_feedback external_vga_timing_feedback (
    .in_clk(clk_22p5),
    .in_clk_en(module_to_global[1566]),
    .\in_data.data (module_to_global[1596:1567]),
    .out_clk(clk_22p5),
    .\rd_return_output.data (_16_)
  );
  frame_clock_0clk_de264c78 frame_clock_0clk_de264c78 (
    .\global_to_module.frame_clock (global_to_module[81]),
    .return_output(_02_)
  );
  frame_logic_0clk_a65bae5e frame_logic_0clk_a65bae5e (
    .clk(clk_60p0hz),
    .clock_enable(1'h1),
    .\global_to_module.get_user_input_pipelinec_app_c_l181_c21_15b6 (global_to_module[116:113]),
    .\module_to_global.state (_13_)
  );
  hsync_debug_0clk_de264c78 hsync_debug_0clk_de264c78 (
    .\global_to_module.hsync (global_to_module[55]),
    .return_output(_21_)
  );
  pixel_0clk_de264c78 pixel_0clk_de264c78 (
    .clock(pixel_clock),
    .\module_to_global.pixel_clock (_03_)
  );
  pixel_logic_18clk_ce684f15 pixel_logic_18clk_ce684f15 (
    .clk(clk_22p5),
    .clock_enable(1'h1),
    .\global_to_module.render_pixel_pipelinec_app_c_l202_c20_325d (global_to_module[1645:118]),
    .\global_to_module.vga_timing_pipelinec_app_c_l193_c31_93d9 (global_to_module[117]),
    .\module_to_global.frame_clock_logic_pipelinec_app_c_l196_c3_8286 (_14_),
    .\module_to_global.pmod_register_outputs_pipelinec_app_c_l213_c3_0bd9 (_15_)
  );
  uart_buttons_rx_0clk_380ecc95 uart_buttons_rx_0clk_380ecc95 (
    .clk(clk_22p5),
    .clock_enable(1'h1),
    .\global_to_module.uart_rx_mac_word_out (global_to_module[102:94]),
    .\module_to_global.uart_buttons (_08_),
    .\module_to_global.uart_rx_mac_out_ready (_09_)
  );
  uart_buttons_tx_0clk_380ecc95 uart_buttons_tx_0clk_380ecc95 (
    .clk(clk_22p5),
    .clock_enable(1'h1),
    .\global_to_module.buttons (global_to_module[108:105]),
    .\global_to_module.frame_clock_falling_edge (global_to_module[104]),
    .\global_to_module.frame_clock_rising_edge (global_to_module[103]),
    .\global_to_module.uart_buttons (global_to_module[112:109]),
    .\module_to_global.buttons_or_uart (_10_),
    .\module_to_global.uart_tx_mac_word_in (_12_)
  );
  uart_module_0clk_380ecc95 uart_module_0clk_380ecc95 (
    .clk(clk_22p5),
    .clock_enable(1'h1),
    .data_in(uart_module_data_in),
    .\global_to_module.uart_data_out (global_to_module[82]),
    .\module_to_global.uart_data_in (_04_),
    .return_output(_05_)
  );
  uart_rx_mac_0clk_b7ac2955 uart_rx_mac_0clk_b7ac2955 (
    .clk(clk_22p5),
    .clock_enable(1'h1),
    .\global_to_module.uart_data_in (global_to_module[83]),
    .\global_to_module.uart_rx_mac_out_ready (global_to_module[84]),
    .\module_to_global.uart_rx_mac_word_out (_06_)
  );
  uart_tx_mac_0clk_1172510e uart_tx_mac_0clk_1172510e (
    .clk(clk_22p5),
    .clock_enable(1'h1),
    .\global_to_module.uart_tx_mac_word_in (global_to_module[93:85]),
    .\module_to_global.uart_data_out (_07_)
  );
  vsync_debug_0clk_de264c78 vsync_debug_0clk_de264c78 (
    .\global_to_module.vsync (global_to_module[54]),
    .return_output(_20_)
  );
  assign clk_22p5 = module_to_global[5];
  assign clk_60p0hz = module_to_global[1563];
  assign module_to_global = { _15_, _14_, _13_, _12_, _10_, _09_, _08_, _07_, _06_, _04_, _03_, _11_, _00_ };
  assign global_to_module = { module_to_global[1562:35], module_to_global[4], module_to_global[25:22], module_to_global[20:17], module_to_global[3:0], module_to_global[1565:1564], module_to_global[15:7], module_to_global[34:26], module_to_global[21], module_to_global[6], module_to_global[16], module_to_global[1563], module_to_global[1647:1623], module_to_global[1598:1597], module_to_global[1622:1599], clk_cross_external_vga_timing_feedback_return_output };
  assign clk_cross_external_vga_timing_feedback_return_output = _16_;
  assign clk_22p5_out = clk_22p5;
  assign clk_60p0hz_out = clk_60p0hz;
  assign dvi_red_DEBUG_return_output = _17_;
  assign dvi_green_DEBUG_return_output = _18_;
  assign dvi_blue_DEBUG_return_output = _19_;
  assign vsync_DEBUG_return_output = _20_;
  assign hsync_DEBUG_return_output = _21_;
  assign dvi_active_DEBUG_return_output = _22_;
  assign dvi_x_DEBUG_return_output = _23_;
  assign dvi_y_DEBUG_return_output = _01_;
  assign frame_clock_return_output = _02_;
  assign uart_module_return_output = _05_;
endmodule

module uart_buttons_rx_0clk_380ecc95(clk, clock_enable, \global_to_module.uart_rx_mac_word_out , \module_to_global.uart_buttons , \module_to_global.uart_rx_mac_out_ready );
  wire [3:0] _0_;
  wire [3:0] _1_;
  reg [3:0] _2_ = 4'h0;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input [8:0] \global_to_module.uart_rx_mac_word_out ;
  wire [8:0] \global_to_module.uart_rx_mac_word_out ;
  output [3:0] \module_to_global.uart_buttons ;
  wire [3:0] \module_to_global.uart_buttons ;
  output \module_to_global.uart_rx_mac_out_ready ;
  wire \module_to_global.uart_rx_mac_out_ready ;
  wire [3:0] reg_comb_uart_buttons_reg;
  wire [3:0] uart_buttons_reg;
  wire uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_cond;
  wire [3:0] uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_iffalse;
  wire [3:0] uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_iftrue;
  wire [3:0] uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_return_output;
  assign _1_ = clock_enable ? reg_comb_uart_buttons_reg : uart_buttons_reg;
  always @(posedge clk)
    _2_ <= _1_;
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff (
    .cond(uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_cond),
    .iffalse(uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_iffalse),
    .iftrue(uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_iftrue),
    .return_output(_0_)
  );
  assign uart_buttons_reg = _2_;
  assign reg_comb_uart_buttons_reg = uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_return_output;
  assign uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_cond = \global_to_module.uart_rx_mac_word_out [8];
  assign uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_iftrue = \global_to_module.uart_rx_mac_word_out [3:0];
  assign uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_iffalse = uart_buttons_reg;
  assign uart_buttons_reg_mux_pipelinec_app_c_l117_c3_d3ff_return_output = _0_;
  assign \module_to_global.uart_buttons  = uart_buttons_reg;
  assign \module_to_global.uart_rx_mac_out_ready  = 1'h1;
endmodule

module uart_buttons_tx_0clk_380ecc95(clk, clock_enable, \global_to_module.frame_clock_rising_edge , \global_to_module.frame_clock_falling_edge , \global_to_module.buttons , \global_to_module.uart_buttons , \module_to_global.buttons_or_uart , \module_to_global.uart_tx_mac_word_in );
  wire [3:0] _0_;
  wire [3:0] _1_;
  wire [3:0] _2_;
  reg [3:0] _3_ = 4'h0;
  wire [3:0] bin_op_or_pipelinec_app_c_l144_c27_0888_left;
  wire [3:0] bin_op_or_pipelinec_app_c_l144_c27_0888_return_output;
  wire [3:0] bin_op_or_pipelinec_app_c_l144_c27_0888_right;
  wire [3:0] buttons_or_uart_reg;
  wire buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_cond;
  wire [3:0] buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_iffalse;
  wire [3:0] buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_iftrue;
  wire [3:0] buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_return_output;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input [3:0] \global_to_module.buttons ;
  wire [3:0] \global_to_module.buttons ;
  input \global_to_module.frame_clock_falling_edge ;
  wire \global_to_module.frame_clock_falling_edge ;
  input \global_to_module.frame_clock_rising_edge ;
  wire \global_to_module.frame_clock_rising_edge ;
  input [3:0] \global_to_module.uart_buttons ;
  wire [3:0] \global_to_module.uart_buttons ;
  output [3:0] \module_to_global.buttons_or_uart ;
  wire [3:0] \module_to_global.buttons_or_uart ;
  output [8:0] \module_to_global.uart_tx_mac_word_in ;
  wire [8:0] \module_to_global.uart_tx_mac_word_in ;
  wire [3:0] reg_comb_buttons_or_uart_reg;
  assign _2_ = clock_enable ? reg_comb_buttons_or_uart_reg : buttons_or_uart_reg;
  always @(posedge clk)
    _3_ <= _2_;
  bin_op_or_uint4_t_uint4_t_0clk_de264c78 bin_op_or_pipelinec_app_c_l144_c27_0888 (
    .left(bin_op_or_pipelinec_app_c_l144_c27_0888_left),
    .return_output(_1_),
    .right(bin_op_or_pipelinec_app_c_l144_c27_0888_right)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95 (
    .cond(buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_cond),
    .iffalse(buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_iffalse),
    .iftrue(buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_iftrue),
    .return_output(_0_)
  );
  assign buttons_or_uart_reg = _3_;
  assign reg_comb_buttons_or_uart_reg = buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_return_output;
  assign buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_cond = \global_to_module.frame_clock_falling_edge ;
  assign buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_iftrue = bin_op_or_pipelinec_app_c_l144_c27_0888_return_output;
  assign buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_iffalse = buttons_or_uart_reg;
  assign buttons_or_uart_reg_mux_pipelinec_app_c_l140_c3_7f95_return_output = _0_;
  assign bin_op_or_pipelinec_app_c_l144_c27_0888_left = \global_to_module.buttons ;
  assign bin_op_or_pipelinec_app_c_l144_c27_0888_right = \global_to_module.uart_buttons ;
  assign bin_op_or_pipelinec_app_c_l144_c27_0888_return_output = _1_;
  assign \module_to_global.buttons_or_uart  = buttons_or_uart_reg;
  assign \module_to_global.uart_tx_mac_word_in  = { \global_to_module.frame_clock_rising_edge , 4'h0, buttons_or_uart_reg };
endmodule

module uart_deserializer_0clk_f2389995(clk, clock_enable, in_data, in_data_valid, out_data_ready, \return_output.out_data , \return_output.out_data_valid , \return_output.in_data_ready );
  wire _00_;
  wire _01_;
  wire [31:0] _02_;
  wire _03_;
  wire _04_;
  wire [31:0] _05_;
  wire [7:0] _06_;
  wire _07_;
  wire [32:0] _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  reg _12_ = 1'h0;
  wire [31:0] _13_;
  reg [31:0] _14_ = 32'd0;
  wire [7:0] _15_;
  reg [7:0] _16_ = 8'h00;
  wire bin_op_and_uart_mac_c_l26_c548_726c_left;
  wire bin_op_and_uart_mac_c_l26_c548_726c_return_output;
  wire bin_op_and_uart_mac_c_l26_c548_726c_right;
  wire bin_op_and_uart_mac_c_l26_c683_fb27_left;
  wire bin_op_and_uart_mac_c_l26_c683_fb27_return_output;
  wire bin_op_and_uart_mac_c_l26_c683_fb27_right;
  wire [31:0] bin_op_eq_uart_mac_c_l26_c913_aad7_left;
  wire bin_op_eq_uart_mac_c_l26_c913_aad7_return_output;
  wire [3:0] bin_op_eq_uart_mac_c_l26_c913_aad7_right;
  wire [31:0] bin_op_plus_uart_mac_c_l26_c874_578f_left;
  wire [32:0] bin_op_plus_uart_mac_c_l26_c874_578f_return_output;
  wire bin_op_plus_uart_mac_c_l26_c874_578f_right;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input in_data;
  wire in_data;
  input in_data_valid;
  wire in_data_valid;
  input out_data_ready;
  wire out_data_ready;
  wire [7:0] reg_comb_uart_deserializer_out_buffer;
  wire reg_comb_uart_deserializer_out_buffer_valid;
  wire [31:0] reg_comb_uart_deserializer_out_counter;
  output \return_output.in_data_ready ;
  wire \return_output.in_data_ready ;
  output [7:0] \return_output.out_data ;
  wire [7:0] \return_output.out_data ;
  output \return_output.out_data_valid ;
  wire \return_output.out_data_valid ;
  wire [7:0] uart_deserializer_out_buffer;
  wire uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_cond;
  wire [7:0] uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_iffalse;
  wire [7:0] uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_iftrue;
  wire [7:0] uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_return_output;
  wire uart_deserializer_out_buffer_valid;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_cond;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_iffalse;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_iftrue;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_return_output;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_cond;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_iffalse;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_iftrue;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_return_output;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_cond;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_iffalse;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_iftrue;
  wire uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_return_output;
  wire [31:0] uart_deserializer_out_counter;
  wire uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_cond;
  wire [31:0] uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_iffalse;
  wire [31:0] uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_iftrue;
  wire [31:0] uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_return_output;
  wire uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_cond;
  wire [31:0] uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_iffalse;
  wire [31:0] uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_iftrue;
  wire [31:0] uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_return_output;
  wire unary_op_not_uart_mac_c_l26_c409_3260_expr;
  wire unary_op_not_uart_mac_c_l26_c409_3260_return_output;
  assign _11_ = clock_enable ? reg_comb_uart_deserializer_out_buffer_valid : uart_deserializer_out_buffer_valid;
  always @(posedge clk)
    _12_ <= _11_;
  assign _13_ = clock_enable ? reg_comb_uart_deserializer_out_counter : uart_deserializer_out_counter;
  always @(posedge clk)
    _14_ <= _13_;
  assign _15_ = clock_enable ? reg_comb_uart_deserializer_out_buffer : uart_deserializer_out_buffer;
  always @(posedge clk)
    _16_ <= _15_;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_uart_mac_c_l26_c548_726c (
    .left(bin_op_and_uart_mac_c_l26_c548_726c_left),
    .return_output(_01_),
    .right(bin_op_and_uart_mac_c_l26_c548_726c_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_uart_mac_c_l26_c683_fb27 (
    .left(bin_op_and_uart_mac_c_l26_c683_fb27_left),
    .return_output(_04_),
    .right(bin_op_and_uart_mac_c_l26_c683_fb27_right)
  );
  bin_op_eq_uint32_t_uint4_t_0clk_de264c78 bin_op_eq_uart_mac_c_l26_c913_aad7 (
    .left(bin_op_eq_uart_mac_c_l26_c913_aad7_left),
    .return_output(_09_),
    .right(bin_op_eq_uart_mac_c_l26_c913_aad7_right)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_uart_mac_c_l26_c874_578f (
    .left(bin_op_plus_uart_mac_c_l26_c874_578f_left),
    .return_output(_08_),
    .right(bin_op_plus_uart_mac_c_l26_c874_578f_right)
  );
  mux_uint1_t_uint1_t_8_uint1_t_8_0clk_de264c78 uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef (
    .cond(uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_cond),
    .iffalse(uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_iffalse),
    .iftrue(uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_iftrue),
    .return_output(_06_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c (
    .cond(uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_cond),
    .iffalse(uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_iffalse),
    .iftrue(uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_iftrue),
    .return_output(_03_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef (
    .cond(uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_cond),
    .iffalse(uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_iffalse),
    .iftrue(uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_iftrue),
    .return_output(_07_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195 (
    .cond(uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_cond),
    .iffalse(uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_iffalse),
    .iftrue(uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_iftrue),
    .return_output(_10_)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c (
    .cond(uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_cond),
    .iffalse(uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_iffalse),
    .iftrue(uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_iftrue),
    .return_output(_02_)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef (
    .cond(uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_cond),
    .iffalse(uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_iffalse),
    .iftrue(uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_iftrue),
    .return_output(_05_)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_uart_mac_c_l26_c409_3260 (
    .expr(unary_op_not_uart_mac_c_l26_c409_3260_expr),
    .return_output(_00_)
  );
  assign uart_deserializer_out_buffer_valid = _12_;
  assign uart_deserializer_out_counter = _14_;
  assign uart_deserializer_out_buffer = _16_;
  assign reg_comb_uart_deserializer_out_buffer_valid = uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_return_output;
  assign reg_comb_uart_deserializer_out_counter = uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_return_output;
  assign reg_comb_uart_deserializer_out_buffer = uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_return_output;
  assign unary_op_not_uart_mac_c_l26_c409_3260_expr = uart_deserializer_out_buffer_valid;
  assign unary_op_not_uart_mac_c_l26_c409_3260_return_output = _00_;
  assign bin_op_and_uart_mac_c_l26_c548_726c_left = out_data_ready;
  assign bin_op_and_uart_mac_c_l26_c548_726c_right = uart_deserializer_out_buffer_valid;
  assign bin_op_and_uart_mac_c_l26_c548_726c_return_output = _01_;
  assign uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_cond = bin_op_and_uart_mac_c_l26_c548_726c_return_output;
  assign uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_iftrue = 32'd0;
  assign uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_iffalse = uart_deserializer_out_counter;
  assign uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_return_output = _02_;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_cond = bin_op_and_uart_mac_c_l26_c548_726c_return_output;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_iftrue = 1'h0;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_iffalse = uart_deserializer_out_buffer_valid;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_return_output = _03_;
  assign bin_op_and_uart_mac_c_l26_c683_fb27_left = unary_op_not_uart_mac_c_l26_c409_3260_return_output;
  assign bin_op_and_uart_mac_c_l26_c683_fb27_right = in_data_valid;
  assign bin_op_and_uart_mac_c_l26_c683_fb27_return_output = _04_;
  assign uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_cond = bin_op_and_uart_mac_c_l26_c683_fb27_return_output;
  assign uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_iftrue = bin_op_plus_uart_mac_c_l26_c874_578f_return_output[31:0];
  assign uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_iffalse = uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_return_output;
  assign uart_deserializer_out_counter_mux_uart_mac_c_l26_c680_55ef_return_output = _05_;
  assign uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_cond = bin_op_and_uart_mac_c_l26_c683_fb27_return_output;
  assign uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_iftrue = { uart_deserializer_out_buffer[6:0], in_data };
  assign uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_iffalse = uart_deserializer_out_buffer;
  assign uart_deserializer_out_buffer_mux_uart_mac_c_l26_c680_55ef_return_output = _06_;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_cond = bin_op_and_uart_mac_c_l26_c683_fb27_return_output;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_iftrue = uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_return_output;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_iffalse = uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_return_output;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c680_55ef_return_output = _07_;
  assign bin_op_plus_uart_mac_c_l26_c874_578f_left = uart_deserializer_out_counter_mux_uart_mac_c_l26_c545_4d2c_return_output;
  assign bin_op_plus_uart_mac_c_l26_c874_578f_right = 1'h1;
  assign bin_op_plus_uart_mac_c_l26_c874_578f_return_output = _08_;
  assign bin_op_eq_uart_mac_c_l26_c913_aad7_left = bin_op_plus_uart_mac_c_l26_c874_578f_return_output[31:0];
  assign bin_op_eq_uart_mac_c_l26_c913_aad7_right = 4'h8;
  assign bin_op_eq_uart_mac_c_l26_c913_aad7_return_output = _09_;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_cond = bin_op_eq_uart_mac_c_l26_c913_aad7_return_output;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_iftrue = 1'h1;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_iffalse = uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c545_4d2c_return_output;
  assign uart_deserializer_out_buffer_valid_mux_uart_mac_c_l26_c910_2195_return_output = _10_;
  assign \return_output.out_data  = uart_deserializer_out_buffer;
  assign \return_output.out_data_valid  = uart_deserializer_out_buffer_valid;
  assign \return_output.in_data_ready  = unary_op_not_uart_mac_c_l26_c409_3260_return_output;
endmodule

module uart_module_0clk_380ecc95(clk, clock_enable, \global_to_module.uart_data_out , data_in, \module_to_global.uart_data_in , return_output);
  wire [1:0] _0_;
  reg [1:0] _1_ = 2'h0;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input data_in;
  wire data_in;
  input \global_to_module.uart_data_out ;
  wire \global_to_module.uart_data_out ;
  wire [1:0] in_cdc_registers;
  output \module_to_global.uart_data_in ;
  wire \module_to_global.uart_data_in ;
  wire [1:0] reg_comb_in_cdc_registers;
  output return_output;
  wire return_output;
  assign _0_ = clock_enable ? reg_comb_in_cdc_registers : in_cdc_registers;
  always @(posedge clk)
    _1_ <= _0_;
  assign in_cdc_registers = _1_;
  assign reg_comb_in_cdc_registers = { in_cdc_registers[0], data_in };
  assign \module_to_global.uart_data_in  = in_cdc_registers[1];
  assign return_output = \global_to_module.uart_data_out ;
endmodule

module uart_rx_mac_0clk_b7ac2955(clk, clock_enable, \global_to_module.uart_data_in , \global_to_module.uart_rx_mac_out_ready , \module_to_global.uart_rx_mac_word_out );
  wire [15:0] _00_;
  wire _01_;
  wire [16:0] _02_;
  wire _03_;
  wire [1:0] _04_;
  wire _05_;
  wire [3:0] _06_;
  wire [15:0] _07_;
  wire _08_;
  wire [4:0] _09_;
  wire _10_;
  wire [1:0] _11_;
  wire [7:0] _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire [31:0] _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire [31:0] _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire [31:0] _28_;
  wire [1:0] _29_;
  reg [1:0] _30_ = 2'h0;
  wire [15:0] _31_;
  reg [15:0] _32_ = 16'h0000;
  wire [3:0] _33_;
  reg [3:0] _34_ = 4'h0;
  wire _35_;
  wire [1:0] _36_;
  wire _37_;
  wire [3:0] _38_;
  wire [15:0] _39_;
  wire _40_;
  wire _41_;
  wire [1:0] _42_;
  wire [15:0] _43_;
  wire _44_;
  wire [1:0] _45_;
  wire _46_;
  wire [3:0] _47_;
  wire [15:0] _48_;
  wire _49_;
  wire _50_;
  wire [1:0] _51_;
  wire [3:0] _52_;
  wire [15:0] _53_;
  wire [16:0] _54_;
  wire _55_;
  wire [1:0] _56_;
  wire [3:0] _57_;
  wire [15:0] _58_;
  wire _59_;
  wire [1:0] _60_;
  wire _61_;
  wire [3:0] _62_;
  wire bin_op_and_uart_mac_c_l111_c14_7b69_left;
  wire bin_op_and_uart_mac_c_l111_c14_7b69_right;
  wire [1:0] bin_op_eq_uart_mac_c_l58_c6_60c0_left;
  wire bin_op_eq_uart_mac_c_l58_c6_60c0_return_output;
  wire [1:0] bin_op_eq_uart_mac_c_l58_c6_60c0_right;
  wire bin_op_eq_uart_mac_c_l61_c8_5ab8_left;
  wire bin_op_eq_uart_mac_c_l61_c8_5ab8_return_output;
  wire bin_op_eq_uart_mac_c_l61_c8_5ab8_right;
  wire [1:0] bin_op_eq_uart_mac_c_l68_c11_5bc9_left;
  wire bin_op_eq_uart_mac_c_l68_c11_5bc9_return_output;
  wire [1:0] bin_op_eq_uart_mac_c_l68_c11_5bc9_right;
  wire bin_op_eq_uart_mac_c_l71_c8_6932_left;
  wire bin_op_eq_uart_mac_c_l71_c8_6932_return_output;
  wire bin_op_eq_uart_mac_c_l71_c8_6932_right;
  wire [1:0] bin_op_eq_uart_mac_c_l84_c11_4e45_left;
  wire bin_op_eq_uart_mac_c_l84_c11_4e45_return_output;
  wire [1:0] bin_op_eq_uart_mac_c_l84_c11_4e45_right;
  wire [3:0] bin_op_eq_uart_mac_c_l99_c10_b584_left;
  wire bin_op_eq_uart_mac_c_l99_c10_b584_return_output;
  wire [3:0] bin_op_eq_uart_mac_c_l99_c10_b584_right;
  wire [15:0] bin_op_gte_uart_mac_c_l75_c10_be9e_left;
  wire bin_op_gte_uart_mac_c_l75_c10_be9e_return_output;
  wire [15:0] bin_op_gte_uart_mac_c_l75_c10_be9e_right;
  wire [15:0] bin_op_gte_uart_mac_c_l88_c8_ef9c_left;
  wire bin_op_gte_uart_mac_c_l88_c8_ef9c_return_output;
  wire [15:0] bin_op_gte_uart_mac_c_l88_c8_ef9c_right;
  wire [15:0] bin_op_plus_uart_mac_c_l74_c7_23d2_left;
  wire [16:0] bin_op_plus_uart_mac_c_l74_c7_23d2_return_output;
  wire bin_op_plus_uart_mac_c_l74_c7_23d2_right;
  wire [15:0] bin_op_plus_uart_mac_c_l87_c5_5435_left;
  wire [16:0] bin_op_plus_uart_mac_c_l87_c5_5435_return_output;
  wire bin_op_plus_uart_mac_c_l87_c5_5435_right;
  wire [3:0] bin_op_plus_uart_mac_c_l96_c7_4fe2_left;
  wire [4:0] bin_op_plus_uart_mac_c_l96_c7_4fe2_return_output;
  wire bin_op_plus_uart_mac_c_l96_c7_4fe2_right;
  wire [3:0] bit_counter;
  wire bit_counter_mux_uart_mac_c_l58_c3_bfff_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l58_c3_bfff_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l58_c3_bfff_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l58_c3_bfff_return_output;
  wire bit_counter_mux_uart_mac_c_l68_c8_7c55_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l68_c8_7c55_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l68_c8_7c55_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l68_c8_7c55_return_output;
  wire bit_counter_mux_uart_mac_c_l71_c5_6d61_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l71_c5_6d61_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l71_c5_6d61_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l71_c5_6d61_return_output;
  wire bit_counter_mux_uart_mac_c_l75_c7_64da_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l75_c7_64da_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l75_c7_64da_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l75_c7_64da_return_output;
  wire bit_counter_mux_uart_mac_c_l84_c8_20d5_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l84_c8_20d5_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l84_c8_20d5_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l84_c8_20d5_return_output;
  wire bit_counter_mux_uart_mac_c_l88_c5_86cb_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l88_c5_86cb_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l88_c5_86cb_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l88_c5_86cb_return_output;
  input clk;
  wire clk;
  wire [15:0] clk_counter;
  wire clk_counter_mux_uart_mac_c_l58_c3_bfff_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l58_c3_bfff_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l58_c3_bfff_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l58_c3_bfff_return_output;
  wire clk_counter_mux_uart_mac_c_l61_c5_b45b_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l61_c5_b45b_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l61_c5_b45b_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l61_c5_b45b_return_output;
  wire clk_counter_mux_uart_mac_c_l68_c8_7c55_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l68_c8_7c55_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l68_c8_7c55_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l68_c8_7c55_return_output;
  wire clk_counter_mux_uart_mac_c_l71_c5_6d61_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l71_c5_6d61_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l71_c5_6d61_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l71_c5_6d61_return_output;
  wire clk_counter_mux_uart_mac_c_l75_c7_64da_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l75_c7_64da_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l75_c7_64da_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l75_c7_64da_return_output;
  wire clk_counter_mux_uart_mac_c_l84_c8_20d5_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l84_c8_20d5_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l84_c8_20d5_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l84_c8_20d5_return_output;
  wire clk_counter_mux_uart_mac_c_l88_c5_86cb_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l88_c5_86cb_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l88_c5_86cb_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l88_c5_86cb_return_output;
  input clock_enable;
  wire clock_enable;
  wire data_sample_mux_uart_mac_c_l58_c3_bfff_cond;
  wire data_sample_mux_uart_mac_c_l58_c3_bfff_iffalse;
  wire data_sample_mux_uart_mac_c_l58_c3_bfff_iftrue;
  wire data_sample_mux_uart_mac_c_l58_c3_bfff_return_output;
  wire data_sample_mux_uart_mac_c_l68_c8_7c55_cond;
  wire data_sample_mux_uart_mac_c_l68_c8_7c55_iffalse;
  wire data_sample_mux_uart_mac_c_l68_c8_7c55_iftrue;
  wire data_sample_mux_uart_mac_c_l68_c8_7c55_return_output;
  wire data_sample_mux_uart_mac_c_l84_c8_20d5_cond;
  wire data_sample_mux_uart_mac_c_l84_c8_20d5_iffalse;
  wire data_sample_mux_uart_mac_c_l84_c8_20d5_iftrue;
  wire data_sample_mux_uart_mac_c_l84_c8_20d5_return_output;
  wire data_sample_mux_uart_mac_c_l88_c5_86cb_cond;
  wire data_sample_mux_uart_mac_c_l88_c5_86cb_iffalse;
  wire data_sample_mux_uart_mac_c_l88_c5_86cb_iftrue;
  wire data_sample_mux_uart_mac_c_l88_c5_86cb_return_output;
  wire data_sample_valid_mux_uart_mac_c_l58_c3_bfff_cond;
  wire data_sample_valid_mux_uart_mac_c_l58_c3_bfff_iffalse;
  wire data_sample_valid_mux_uart_mac_c_l58_c3_bfff_iftrue;
  wire data_sample_valid_mux_uart_mac_c_l58_c3_bfff_return_output;
  wire data_sample_valid_mux_uart_mac_c_l68_c8_7c55_cond;
  wire data_sample_valid_mux_uart_mac_c_l68_c8_7c55_iffalse;
  wire data_sample_valid_mux_uart_mac_c_l68_c8_7c55_iftrue;
  wire data_sample_valid_mux_uart_mac_c_l68_c8_7c55_return_output;
  wire data_sample_valid_mux_uart_mac_c_l84_c8_20d5_cond;
  wire data_sample_valid_mux_uart_mac_c_l84_c8_20d5_iffalse;
  wire data_sample_valid_mux_uart_mac_c_l84_c8_20d5_iftrue;
  wire data_sample_valid_mux_uart_mac_c_l84_c8_20d5_return_output;
  wire data_sample_valid_mux_uart_mac_c_l88_c5_86cb_cond;
  wire data_sample_valid_mux_uart_mac_c_l88_c5_86cb_iffalse;
  wire data_sample_valid_mux_uart_mac_c_l88_c5_86cb_iftrue;
  wire data_sample_valid_mux_uart_mac_c_l88_c5_86cb_return_output;
  input \global_to_module.uart_data_in ;
  wire \global_to_module.uart_data_in ;
  input \global_to_module.uart_rx_mac_out_ready ;
  wire \global_to_module.uart_rx_mac_out_ready ;
  output [8:0] \module_to_global.uart_rx_mac_word_out ;
  wire [8:0] \module_to_global.uart_rx_mac_word_out ;
  wire [3:0] reg_comb_bit_counter;
  wire [15:0] reg_comb_clk_counter;
  wire [1:0] reg_comb_state;
  wire [1:0] state;
  wire state_mux_uart_mac_c_l58_c3_bfff_cond;
  wire [1:0] state_mux_uart_mac_c_l58_c3_bfff_iffalse;
  wire [1:0] state_mux_uart_mac_c_l58_c3_bfff_iftrue;
  wire [1:0] state_mux_uart_mac_c_l58_c3_bfff_return_output;
  wire state_mux_uart_mac_c_l61_c5_b45b_cond;
  wire [1:0] state_mux_uart_mac_c_l61_c5_b45b_iffalse;
  wire [1:0] state_mux_uart_mac_c_l61_c5_b45b_iftrue;
  wire [1:0] state_mux_uart_mac_c_l61_c5_b45b_return_output;
  wire state_mux_uart_mac_c_l68_c8_7c55_cond;
  wire [1:0] state_mux_uart_mac_c_l68_c8_7c55_iffalse;
  wire [1:0] state_mux_uart_mac_c_l68_c8_7c55_iftrue;
  wire [1:0] state_mux_uart_mac_c_l68_c8_7c55_return_output;
  wire state_mux_uart_mac_c_l71_c5_6d61_cond;
  wire [1:0] state_mux_uart_mac_c_l71_c5_6d61_iffalse;
  wire [1:0] state_mux_uart_mac_c_l71_c5_6d61_iftrue;
  wire [1:0] state_mux_uart_mac_c_l71_c5_6d61_return_output;
  wire state_mux_uart_mac_c_l75_c7_64da_cond;
  wire [1:0] state_mux_uart_mac_c_l75_c7_64da_iffalse;
  wire [1:0] state_mux_uart_mac_c_l75_c7_64da_iftrue;
  wire [1:0] state_mux_uart_mac_c_l75_c7_64da_return_output;
  wire state_mux_uart_mac_c_l84_c8_20d5_cond;
  wire [1:0] state_mux_uart_mac_c_l84_c8_20d5_iffalse;
  wire [1:0] state_mux_uart_mac_c_l84_c8_20d5_iftrue;
  wire [1:0] state_mux_uart_mac_c_l84_c8_20d5_return_output;
  wire state_mux_uart_mac_c_l88_c5_86cb_cond;
  wire [1:0] state_mux_uart_mac_c_l88_c5_86cb_iffalse;
  wire [1:0] state_mux_uart_mac_c_l88_c5_86cb_iftrue;
  wire [1:0] state_mux_uart_mac_c_l88_c5_86cb_return_output;
  wire state_mux_uart_mac_c_l99_c7_ca97_cond;
  wire [1:0] state_mux_uart_mac_c_l99_c7_ca97_iffalse;
  wire [1:0] state_mux_uart_mac_c_l99_c7_ca97_iftrue;
  wire [1:0] state_mux_uart_mac_c_l99_c7_ca97_return_output;
  wire uart_deserializer_uart_mac_c_l108_c33_e69e_clock_enable;
  wire uart_deserializer_uart_mac_c_l108_c33_e69e_in_data;
  wire uart_deserializer_uart_mac_c_l108_c33_e69e_in_data_valid;
  wire uart_deserializer_uart_mac_c_l108_c33_e69e_out_data_ready;
  wire [9:0] uart_deserializer_uart_mac_c_l108_c33_e69e_return_output;
  wire unary_op_not_uart_mac_c_l111_c35_2e4a_expr;
  wire unary_op_not_uart_mac_c_l111_c35_2e4a_return_output;
  assign _17_ = state == 2'h0;
  assign _18_ = state == 2'h1;
  assign _19_ = state == 2'h2;
  function [31:0] \800 ;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* parallel_case *)
    casez (s)
      3'b??1:
        \800  = b[31:0];
      3'b?1?:
        \800  = b[63:32];
      3'b1??:
        \800  = b[95:64];
      default:
        \800  = a;
    endcase
  endfunction
  assign _20_ = \800 (32'hxxxxxxxx, 96'h000000020000000100000000, { _19_, _18_, _17_ });
  assign _21_ = state == 2'h0;
  assign _22_ = state == 2'h1;
  assign _23_ = state == 2'h2;
  function [31:0] \819 ;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* parallel_case *)
    casez (s)
      3'b??1:
        \819  = b[31:0];
      3'b?1?:
        \819  = b[63:32];
      3'b1??:
        \819  = b[95:64];
      default:
        \819  = a;
    endcase
  endfunction
  assign _24_ = \819 (32'hxxxxxxxx, 96'h000000020000000100000000, { _23_, _22_, _21_ });
  assign _25_ = state == 2'h0;
  assign _26_ = state == 2'h1;
  assign _27_ = state == 2'h2;
  function [31:0] \838 ;
    input [31:0] a;
    input [95:0] b;
    input [2:0] s;
    (* parallel_case *)
    casez (s)
      3'b??1:
        \838  = b[31:0];
      3'b?1?:
        \838  = b[63:32];
      3'b1??:
        \838  = b[95:64];
      default:
        \838  = a;
    endcase
  endfunction
  assign _28_ = \838 (32'hxxxxxxxx, 96'h000000020000000100000000, { _27_, _26_, _25_ });
  assign _29_ = clock_enable ? reg_comb_state : state;
  always @(posedge clk)
    _30_ <= _29_;
  assign _31_ = clock_enable ? reg_comb_clk_counter : clk_counter;
  always @(posedge clk)
    _32_ <= _31_;
  assign _33_ = clock_enable ? reg_comb_bit_counter : bit_counter;
  always @(posedge clk)
    _34_ <= _33_;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_uart_mac_c_l111_c14_7b69 (
    .left(bin_op_and_uart_mac_c_l111_c14_7b69_left),
    .return_output(_16_),
    .right(bin_op_and_uart_mac_c_l111_c14_7b69_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_uart_mac_c_l58_c6_60c0 (
    .left(bin_op_eq_uart_mac_c_l58_c6_60c0_left),
    .return_output(_35_),
    .right(bin_op_eq_uart_mac_c_l58_c6_60c0_right)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_uart_mac_c_l61_c8_5ab8 (
    .left(bin_op_eq_uart_mac_c_l61_c8_5ab8_left),
    .return_output(_41_),
    .right(bin_op_eq_uart_mac_c_l61_c8_5ab8_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_uart_mac_c_l68_c11_5bc9 (
    .left(bin_op_eq_uart_mac_c_l68_c11_5bc9_left),
    .return_output(_44_),
    .right(bin_op_eq_uart_mac_c_l68_c11_5bc9_right)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_uart_mac_c_l71_c8_6932 (
    .left(bin_op_eq_uart_mac_c_l71_c8_6932_left),
    .return_output(_50_),
    .right(bin_op_eq_uart_mac_c_l71_c8_6932_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_uart_mac_c_l84_c11_4e45 (
    .left(bin_op_eq_uart_mac_c_l84_c11_4e45_left),
    .return_output(_59_),
    .right(bin_op_eq_uart_mac_c_l84_c11_4e45_right)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_uart_mac_c_l99_c10_b584 (
    .left(bin_op_eq_uart_mac_c_l99_c10_b584_left),
    .return_output(_10_),
    .right(bin_op_eq_uart_mac_c_l99_c10_b584_right)
  );
  bin_op_gte_uint16_t_uint16_t_0clk_de264c78 bin_op_gte_uart_mac_c_l75_c10_be9e (
    .left(bin_op_gte_uart_mac_c_l75_c10_be9e_left),
    .return_output(_55_),
    .right(bin_op_gte_uart_mac_c_l75_c10_be9e_right)
  );
  bin_op_gte_uint16_t_uint16_t_0clk_de264c78 bin_op_gte_uart_mac_c_l88_c8_ef9c (
    .left(bin_op_gte_uart_mac_c_l88_c8_ef9c_left),
    .return_output(_03_),
    .right(bin_op_gte_uart_mac_c_l88_c8_ef9c_right)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_uart_mac_c_l74_c7_23d2 (
    .left(bin_op_plus_uart_mac_c_l74_c7_23d2_left),
    .return_output(_54_),
    .right(bin_op_plus_uart_mac_c_l74_c7_23d2_right)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_uart_mac_c_l87_c5_5435 (
    .left(bin_op_plus_uart_mac_c_l87_c5_5435_left),
    .return_output(_02_),
    .right(bin_op_plus_uart_mac_c_l87_c5_5435_right)
  );
  bin_op_plus_uint4_t_uint1_t_0clk_de264c78 bin_op_plus_uart_mac_c_l96_c7_4fe2 (
    .left(bin_op_plus_uart_mac_c_l96_c7_4fe2_left),
    .return_output(_09_),
    .right(bin_op_plus_uart_mac_c_l96_c7_4fe2_right)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l58_c3_bfff (
    .cond(bit_counter_mux_uart_mac_c_l58_c3_bfff_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l58_c3_bfff_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l58_c3_bfff_iftrue),
    .return_output(_38_)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l68_c8_7c55 (
    .cond(bit_counter_mux_uart_mac_c_l68_c8_7c55_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l68_c8_7c55_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l68_c8_7c55_iftrue),
    .return_output(_47_)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l71_c5_6d61 (
    .cond(bit_counter_mux_uart_mac_c_l71_c5_6d61_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l71_c5_6d61_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l71_c5_6d61_iftrue),
    .return_output(_52_)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l75_c7_64da (
    .cond(bit_counter_mux_uart_mac_c_l75_c7_64da_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l75_c7_64da_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l75_c7_64da_iftrue),
    .return_output(_57_)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l84_c8_20d5 (
    .cond(bit_counter_mux_uart_mac_c_l84_c8_20d5_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l84_c8_20d5_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l84_c8_20d5_iftrue),
    .return_output(_62_)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l88_c5_86cb (
    .cond(bit_counter_mux_uart_mac_c_l88_c5_86cb_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l88_c5_86cb_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l88_c5_86cb_iftrue),
    .return_output(_06_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l58_c3_bfff (
    .cond(clk_counter_mux_uart_mac_c_l58_c3_bfff_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l58_c3_bfff_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l58_c3_bfff_iftrue),
    .return_output(_39_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l61_c5_b45b (
    .cond(clk_counter_mux_uart_mac_c_l61_c5_b45b_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l61_c5_b45b_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l61_c5_b45b_iftrue),
    .return_output(_43_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l68_c8_7c55 (
    .cond(clk_counter_mux_uart_mac_c_l68_c8_7c55_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l68_c8_7c55_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l68_c8_7c55_iftrue),
    .return_output(_48_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l71_c5_6d61 (
    .cond(clk_counter_mux_uart_mac_c_l71_c5_6d61_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l71_c5_6d61_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l71_c5_6d61_iftrue),
    .return_output(_53_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l75_c7_64da (
    .cond(clk_counter_mux_uart_mac_c_l75_c7_64da_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l75_c7_64da_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l75_c7_64da_iftrue),
    .return_output(_58_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l84_c8_20d5 (
    .cond(clk_counter_mux_uart_mac_c_l84_c8_20d5_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l84_c8_20d5_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l84_c8_20d5_iftrue),
    .return_output(_00_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l88_c5_86cb (
    .cond(clk_counter_mux_uart_mac_c_l88_c5_86cb_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l88_c5_86cb_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l88_c5_86cb_iftrue),
    .return_output(_07_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_sample_mux_uart_mac_c_l58_c3_bfff (
    .cond(data_sample_mux_uart_mac_c_l58_c3_bfff_cond),
    .iffalse(data_sample_mux_uart_mac_c_l58_c3_bfff_iffalse),
    .iftrue(data_sample_mux_uart_mac_c_l58_c3_bfff_iftrue),
    .return_output(_37_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_sample_mux_uart_mac_c_l68_c8_7c55 (
    .cond(data_sample_mux_uart_mac_c_l68_c8_7c55_cond),
    .iffalse(data_sample_mux_uart_mac_c_l68_c8_7c55_iffalse),
    .iftrue(data_sample_mux_uart_mac_c_l68_c8_7c55_iftrue),
    .return_output(_46_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_sample_mux_uart_mac_c_l84_c8_20d5 (
    .cond(data_sample_mux_uart_mac_c_l84_c8_20d5_cond),
    .iffalse(data_sample_mux_uart_mac_c_l84_c8_20d5_iffalse),
    .iftrue(data_sample_mux_uart_mac_c_l84_c8_20d5_iftrue),
    .return_output(_61_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_sample_mux_uart_mac_c_l88_c5_86cb (
    .cond(data_sample_mux_uart_mac_c_l88_c5_86cb_cond),
    .iffalse(data_sample_mux_uart_mac_c_l88_c5_86cb_iffalse),
    .iftrue(data_sample_mux_uart_mac_c_l88_c5_86cb_iftrue),
    .return_output(_05_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_sample_valid_mux_uart_mac_c_l58_c3_bfff (
    .cond(data_sample_valid_mux_uart_mac_c_l58_c3_bfff_cond),
    .iffalse(data_sample_valid_mux_uart_mac_c_l58_c3_bfff_iffalse),
    .iftrue(data_sample_valid_mux_uart_mac_c_l58_c3_bfff_iftrue),
    .return_output(_40_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_sample_valid_mux_uart_mac_c_l68_c8_7c55 (
    .cond(data_sample_valid_mux_uart_mac_c_l68_c8_7c55_cond),
    .iffalse(data_sample_valid_mux_uart_mac_c_l68_c8_7c55_iffalse),
    .iftrue(data_sample_valid_mux_uart_mac_c_l68_c8_7c55_iftrue),
    .return_output(_49_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_sample_valid_mux_uart_mac_c_l84_c8_20d5 (
    .cond(data_sample_valid_mux_uart_mac_c_l84_c8_20d5_cond),
    .iffalse(data_sample_valid_mux_uart_mac_c_l84_c8_20d5_iffalse),
    .iftrue(data_sample_valid_mux_uart_mac_c_l84_c8_20d5_iftrue),
    .return_output(_01_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_sample_valid_mux_uart_mac_c_l88_c5_86cb (
    .cond(data_sample_valid_mux_uart_mac_c_l88_c5_86cb_cond),
    .iffalse(data_sample_valid_mux_uart_mac_c_l88_c5_86cb_iffalse),
    .iftrue(data_sample_valid_mux_uart_mac_c_l88_c5_86cb_iftrue),
    .return_output(_08_)
  );
  mux_uint1_t_uart_rx_mac_state_t_uart_rx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l58_c3_bfff (
    .cond(state_mux_uart_mac_c_l58_c3_bfff_cond),
    .iffalse(state_mux_uart_mac_c_l58_c3_bfff_iffalse),
    .iftrue(state_mux_uart_mac_c_l58_c3_bfff_iftrue),
    .return_output(_36_)
  );
  mux_uint1_t_uart_rx_mac_state_t_uart_rx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l61_c5_b45b (
    .cond(state_mux_uart_mac_c_l61_c5_b45b_cond),
    .iffalse(state_mux_uart_mac_c_l61_c5_b45b_iffalse),
    .iftrue(state_mux_uart_mac_c_l61_c5_b45b_iftrue),
    .return_output(_42_)
  );
  mux_uint1_t_uart_rx_mac_state_t_uart_rx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l68_c8_7c55 (
    .cond(state_mux_uart_mac_c_l68_c8_7c55_cond),
    .iffalse(state_mux_uart_mac_c_l68_c8_7c55_iffalse),
    .iftrue(state_mux_uart_mac_c_l68_c8_7c55_iftrue),
    .return_output(_45_)
  );
  mux_uint1_t_uart_rx_mac_state_t_uart_rx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l71_c5_6d61 (
    .cond(state_mux_uart_mac_c_l71_c5_6d61_cond),
    .iffalse(state_mux_uart_mac_c_l71_c5_6d61_iffalse),
    .iftrue(state_mux_uart_mac_c_l71_c5_6d61_iftrue),
    .return_output(_51_)
  );
  mux_uint1_t_uart_rx_mac_state_t_uart_rx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l75_c7_64da (
    .cond(state_mux_uart_mac_c_l75_c7_64da_cond),
    .iffalse(state_mux_uart_mac_c_l75_c7_64da_iffalse),
    .iftrue(state_mux_uart_mac_c_l75_c7_64da_iftrue),
    .return_output(_56_)
  );
  mux_uint1_t_uart_rx_mac_state_t_uart_rx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l84_c8_20d5 (
    .cond(state_mux_uart_mac_c_l84_c8_20d5_cond),
    .iffalse(state_mux_uart_mac_c_l84_c8_20d5_iffalse),
    .iftrue(state_mux_uart_mac_c_l84_c8_20d5_iftrue),
    .return_output(_60_)
  );
  mux_uint1_t_uart_rx_mac_state_t_uart_rx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l88_c5_86cb (
    .cond(state_mux_uart_mac_c_l88_c5_86cb_cond),
    .iffalse(state_mux_uart_mac_c_l88_c5_86cb_iffalse),
    .iftrue(state_mux_uart_mac_c_l88_c5_86cb_iftrue),
    .return_output(_04_)
  );
  mux_uint1_t_uart_rx_mac_state_t_uart_rx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l99_c7_ca97 (
    .cond(state_mux_uart_mac_c_l99_c7_ca97_cond),
    .iffalse(state_mux_uart_mac_c_l99_c7_ca97_iffalse),
    .iftrue(state_mux_uart_mac_c_l99_c7_ca97_iftrue),
    .return_output(_11_)
  );
  uart_deserializer_0clk_f2389995 uart_deserializer_uart_mac_c_l108_c33_e69e (
    .clk(clk),
    .clock_enable(uart_deserializer_uart_mac_c_l108_c33_e69e_clock_enable),
    .in_data(uart_deserializer_uart_mac_c_l108_c33_e69e_in_data),
    .in_data_valid(uart_deserializer_uart_mac_c_l108_c33_e69e_in_data_valid),
    .out_data_ready(uart_deserializer_uart_mac_c_l108_c33_e69e_out_data_ready),
    .\return_output.in_data_ready (_14_),
    .\return_output.out_data (_12_),
    .\return_output.out_data_valid (_13_)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_uart_mac_c_l111_c35_2e4a (
    .expr(unary_op_not_uart_mac_c_l111_c35_2e4a_expr),
    .return_output(_15_)
  );
  assign state = _30_;
  assign clk_counter = _32_;
  assign bit_counter = _34_;
  assign reg_comb_state = state_mux_uart_mac_c_l58_c3_bfff_return_output;
  assign reg_comb_clk_counter = clk_counter_mux_uart_mac_c_l58_c3_bfff_return_output;
  assign reg_comb_bit_counter = bit_counter_mux_uart_mac_c_l58_c3_bfff_return_output;
  assign bin_op_eq_uart_mac_c_l58_c6_60c0_left = _20_[1:0];
  assign bin_op_eq_uart_mac_c_l58_c6_60c0_right = 2'h0;
  assign bin_op_eq_uart_mac_c_l58_c6_60c0_return_output = _35_;
  assign state_mux_uart_mac_c_l58_c3_bfff_cond = bin_op_eq_uart_mac_c_l58_c6_60c0_return_output;
  assign state_mux_uart_mac_c_l58_c3_bfff_iftrue = state_mux_uart_mac_c_l61_c5_b45b_return_output;
  assign state_mux_uart_mac_c_l58_c3_bfff_iffalse = state_mux_uart_mac_c_l68_c8_7c55_return_output;
  assign state_mux_uart_mac_c_l58_c3_bfff_return_output = _36_;
  assign data_sample_mux_uart_mac_c_l58_c3_bfff_cond = bin_op_eq_uart_mac_c_l58_c6_60c0_return_output;
  assign data_sample_mux_uart_mac_c_l58_c3_bfff_iftrue = 1'h0;
  assign data_sample_mux_uart_mac_c_l58_c3_bfff_iffalse = data_sample_mux_uart_mac_c_l68_c8_7c55_return_output;
  assign data_sample_mux_uart_mac_c_l58_c3_bfff_return_output = _37_;
  assign bit_counter_mux_uart_mac_c_l58_c3_bfff_cond = bin_op_eq_uart_mac_c_l58_c6_60c0_return_output;
  assign bit_counter_mux_uart_mac_c_l58_c3_bfff_iftrue = bit_counter;
  assign bit_counter_mux_uart_mac_c_l58_c3_bfff_iffalse = bit_counter_mux_uart_mac_c_l68_c8_7c55_return_output;
  assign bit_counter_mux_uart_mac_c_l58_c3_bfff_return_output = _38_;
  assign clk_counter_mux_uart_mac_c_l58_c3_bfff_cond = bin_op_eq_uart_mac_c_l58_c6_60c0_return_output;
  assign clk_counter_mux_uart_mac_c_l58_c3_bfff_iftrue = clk_counter_mux_uart_mac_c_l61_c5_b45b_return_output;
  assign clk_counter_mux_uart_mac_c_l58_c3_bfff_iffalse = clk_counter_mux_uart_mac_c_l68_c8_7c55_return_output;
  assign clk_counter_mux_uart_mac_c_l58_c3_bfff_return_output = _39_;
  assign data_sample_valid_mux_uart_mac_c_l58_c3_bfff_cond = bin_op_eq_uart_mac_c_l58_c6_60c0_return_output;
  assign data_sample_valid_mux_uart_mac_c_l58_c3_bfff_iftrue = 1'h0;
  assign data_sample_valid_mux_uart_mac_c_l58_c3_bfff_iffalse = data_sample_valid_mux_uart_mac_c_l68_c8_7c55_return_output;
  assign data_sample_valid_mux_uart_mac_c_l58_c3_bfff_return_output = _40_;
  assign bin_op_eq_uart_mac_c_l61_c8_5ab8_left = \global_to_module.uart_data_in ;
  assign bin_op_eq_uart_mac_c_l61_c8_5ab8_right = 1'h1;
  assign bin_op_eq_uart_mac_c_l61_c8_5ab8_return_output = _41_;
  assign state_mux_uart_mac_c_l61_c5_b45b_cond = bin_op_eq_uart_mac_c_l61_c8_5ab8_return_output;
  assign state_mux_uart_mac_c_l61_c5_b45b_iftrue = 2'h1;
  assign state_mux_uart_mac_c_l61_c5_b45b_iffalse = state;
  assign state_mux_uart_mac_c_l61_c5_b45b_return_output = _42_;
  assign clk_counter_mux_uart_mac_c_l61_c5_b45b_cond = bin_op_eq_uart_mac_c_l61_c8_5ab8_return_output;
  assign clk_counter_mux_uart_mac_c_l61_c5_b45b_iftrue = 16'h0000;
  assign clk_counter_mux_uart_mac_c_l61_c5_b45b_iffalse = clk_counter;
  assign clk_counter_mux_uart_mac_c_l61_c5_b45b_return_output = _43_;
  assign bin_op_eq_uart_mac_c_l68_c11_5bc9_left = _24_[1:0];
  assign bin_op_eq_uart_mac_c_l68_c11_5bc9_right = 2'h1;
  assign bin_op_eq_uart_mac_c_l68_c11_5bc9_return_output = _44_;
  assign state_mux_uart_mac_c_l68_c8_7c55_cond = bin_op_eq_uart_mac_c_l68_c11_5bc9_return_output;
  assign state_mux_uart_mac_c_l68_c8_7c55_iftrue = state_mux_uart_mac_c_l71_c5_6d61_return_output;
  assign state_mux_uart_mac_c_l68_c8_7c55_iffalse = state_mux_uart_mac_c_l84_c8_20d5_return_output;
  assign state_mux_uart_mac_c_l68_c8_7c55_return_output = _45_;
  assign data_sample_mux_uart_mac_c_l68_c8_7c55_cond = bin_op_eq_uart_mac_c_l68_c11_5bc9_return_output;
  assign data_sample_mux_uart_mac_c_l68_c8_7c55_iftrue = 1'h0;
  assign data_sample_mux_uart_mac_c_l68_c8_7c55_iffalse = data_sample_mux_uart_mac_c_l84_c8_20d5_return_output;
  assign data_sample_mux_uart_mac_c_l68_c8_7c55_return_output = _46_;
  assign bit_counter_mux_uart_mac_c_l68_c8_7c55_cond = bin_op_eq_uart_mac_c_l68_c11_5bc9_return_output;
  assign bit_counter_mux_uart_mac_c_l68_c8_7c55_iftrue = bit_counter_mux_uart_mac_c_l71_c5_6d61_return_output;
  assign bit_counter_mux_uart_mac_c_l68_c8_7c55_iffalse = bit_counter_mux_uart_mac_c_l84_c8_20d5_return_output;
  assign bit_counter_mux_uart_mac_c_l68_c8_7c55_return_output = _47_;
  assign clk_counter_mux_uart_mac_c_l68_c8_7c55_cond = bin_op_eq_uart_mac_c_l68_c11_5bc9_return_output;
  assign clk_counter_mux_uart_mac_c_l68_c8_7c55_iftrue = clk_counter_mux_uart_mac_c_l71_c5_6d61_return_output;
  assign clk_counter_mux_uart_mac_c_l68_c8_7c55_iffalse = clk_counter_mux_uart_mac_c_l84_c8_20d5_return_output;
  assign clk_counter_mux_uart_mac_c_l68_c8_7c55_return_output = _48_;
  assign data_sample_valid_mux_uart_mac_c_l68_c8_7c55_cond = bin_op_eq_uart_mac_c_l68_c11_5bc9_return_output;
  assign data_sample_valid_mux_uart_mac_c_l68_c8_7c55_iftrue = 1'h0;
  assign data_sample_valid_mux_uart_mac_c_l68_c8_7c55_iffalse = data_sample_valid_mux_uart_mac_c_l84_c8_20d5_return_output;
  assign data_sample_valid_mux_uart_mac_c_l68_c8_7c55_return_output = _49_;
  assign bin_op_eq_uart_mac_c_l71_c8_6932_left = \global_to_module.uart_data_in ;
  assign bin_op_eq_uart_mac_c_l71_c8_6932_right = 1'h0;
  assign bin_op_eq_uart_mac_c_l71_c8_6932_return_output = _50_;
  assign state_mux_uart_mac_c_l71_c5_6d61_cond = bin_op_eq_uart_mac_c_l71_c8_6932_return_output;
  assign state_mux_uart_mac_c_l71_c5_6d61_iftrue = state_mux_uart_mac_c_l75_c7_64da_return_output;
  assign state_mux_uart_mac_c_l71_c5_6d61_iffalse = state;
  assign state_mux_uart_mac_c_l71_c5_6d61_return_output = _51_;
  assign bit_counter_mux_uart_mac_c_l71_c5_6d61_cond = bin_op_eq_uart_mac_c_l71_c8_6932_return_output;
  assign bit_counter_mux_uart_mac_c_l71_c5_6d61_iftrue = bit_counter_mux_uart_mac_c_l75_c7_64da_return_output;
  assign bit_counter_mux_uart_mac_c_l71_c5_6d61_iffalse = bit_counter;
  assign bit_counter_mux_uart_mac_c_l71_c5_6d61_return_output = _52_;
  assign clk_counter_mux_uart_mac_c_l71_c5_6d61_cond = bin_op_eq_uart_mac_c_l71_c8_6932_return_output;
  assign clk_counter_mux_uart_mac_c_l71_c5_6d61_iftrue = clk_counter_mux_uart_mac_c_l75_c7_64da_return_output;
  assign clk_counter_mux_uart_mac_c_l71_c5_6d61_iffalse = clk_counter;
  assign clk_counter_mux_uart_mac_c_l71_c5_6d61_return_output = _53_;
  assign bin_op_plus_uart_mac_c_l74_c7_23d2_left = clk_counter;
  assign bin_op_plus_uart_mac_c_l74_c7_23d2_right = 1'h1;
  assign bin_op_plus_uart_mac_c_l74_c7_23d2_return_output = _54_;
  assign bin_op_gte_uart_mac_c_l75_c10_be9e_left = bin_op_plus_uart_mac_c_l74_c7_23d2_return_output[15:0];
  assign bin_op_gte_uart_mac_c_l75_c10_be9e_right = 16'h0061;
  assign bin_op_gte_uart_mac_c_l75_c10_be9e_return_output = _55_;
  assign state_mux_uart_mac_c_l75_c7_64da_cond = bin_op_gte_uart_mac_c_l75_c10_be9e_return_output;
  assign state_mux_uart_mac_c_l75_c7_64da_iftrue = 2'h2;
  assign state_mux_uart_mac_c_l75_c7_64da_iffalse = state;
  assign state_mux_uart_mac_c_l75_c7_64da_return_output = _56_;
  assign bit_counter_mux_uart_mac_c_l75_c7_64da_cond = bin_op_gte_uart_mac_c_l75_c10_be9e_return_output;
  assign bit_counter_mux_uart_mac_c_l75_c7_64da_iftrue = 4'h0;
  assign bit_counter_mux_uart_mac_c_l75_c7_64da_iffalse = bit_counter;
  assign bit_counter_mux_uart_mac_c_l75_c7_64da_return_output = _57_;
  assign clk_counter_mux_uart_mac_c_l75_c7_64da_cond = bin_op_gte_uart_mac_c_l75_c10_be9e_return_output;
  assign clk_counter_mux_uart_mac_c_l75_c7_64da_iftrue = 16'h0000;
  assign clk_counter_mux_uart_mac_c_l75_c7_64da_iffalse = bin_op_plus_uart_mac_c_l74_c7_23d2_return_output[15:0];
  assign clk_counter_mux_uart_mac_c_l75_c7_64da_return_output = _58_;
  assign bin_op_eq_uart_mac_c_l84_c11_4e45_left = _28_[1:0];
  assign bin_op_eq_uart_mac_c_l84_c11_4e45_right = 2'h2;
  assign bin_op_eq_uart_mac_c_l84_c11_4e45_return_output = _59_;
  assign state_mux_uart_mac_c_l84_c8_20d5_cond = bin_op_eq_uart_mac_c_l84_c11_4e45_return_output;
  assign state_mux_uart_mac_c_l84_c8_20d5_iftrue = state_mux_uart_mac_c_l88_c5_86cb_return_output;
  assign state_mux_uart_mac_c_l84_c8_20d5_iffalse = state;
  assign state_mux_uart_mac_c_l84_c8_20d5_return_output = _60_;
  assign data_sample_mux_uart_mac_c_l84_c8_20d5_cond = bin_op_eq_uart_mac_c_l84_c11_4e45_return_output;
  assign data_sample_mux_uart_mac_c_l84_c8_20d5_iftrue = data_sample_mux_uart_mac_c_l88_c5_86cb_return_output;
  assign data_sample_mux_uart_mac_c_l84_c8_20d5_iffalse = 1'h0;
  assign data_sample_mux_uart_mac_c_l84_c8_20d5_return_output = _61_;
  assign bit_counter_mux_uart_mac_c_l84_c8_20d5_cond = bin_op_eq_uart_mac_c_l84_c11_4e45_return_output;
  assign bit_counter_mux_uart_mac_c_l84_c8_20d5_iftrue = bit_counter_mux_uart_mac_c_l88_c5_86cb_return_output;
  assign bit_counter_mux_uart_mac_c_l84_c8_20d5_iffalse = bit_counter;
  assign bit_counter_mux_uart_mac_c_l84_c8_20d5_return_output = _62_;
  assign clk_counter_mux_uart_mac_c_l84_c8_20d5_cond = bin_op_eq_uart_mac_c_l84_c11_4e45_return_output;
  assign clk_counter_mux_uart_mac_c_l84_c8_20d5_iftrue = clk_counter_mux_uart_mac_c_l88_c5_86cb_return_output;
  assign clk_counter_mux_uart_mac_c_l84_c8_20d5_iffalse = clk_counter;
  assign clk_counter_mux_uart_mac_c_l84_c8_20d5_return_output = _00_;
  assign data_sample_valid_mux_uart_mac_c_l84_c8_20d5_cond = bin_op_eq_uart_mac_c_l84_c11_4e45_return_output;
  assign data_sample_valid_mux_uart_mac_c_l84_c8_20d5_iftrue = data_sample_valid_mux_uart_mac_c_l88_c5_86cb_return_output;
  assign data_sample_valid_mux_uart_mac_c_l84_c8_20d5_iffalse = 1'h0;
  assign data_sample_valid_mux_uart_mac_c_l84_c8_20d5_return_output = _01_;
  assign bin_op_plus_uart_mac_c_l87_c5_5435_left = clk_counter;
  assign bin_op_plus_uart_mac_c_l87_c5_5435_right = 1'h1;
  assign bin_op_plus_uart_mac_c_l87_c5_5435_return_output = _02_;
  assign bin_op_gte_uart_mac_c_l88_c8_ef9c_left = bin_op_plus_uart_mac_c_l87_c5_5435_return_output[15:0];
  assign bin_op_gte_uart_mac_c_l88_c8_ef9c_right = 16'h00c3;
  assign bin_op_gte_uart_mac_c_l88_c8_ef9c_return_output = _03_;
  assign state_mux_uart_mac_c_l88_c5_86cb_cond = bin_op_gte_uart_mac_c_l88_c8_ef9c_return_output;
  assign state_mux_uart_mac_c_l88_c5_86cb_iftrue = state_mux_uart_mac_c_l99_c7_ca97_return_output;
  assign state_mux_uart_mac_c_l88_c5_86cb_iffalse = state;
  assign state_mux_uart_mac_c_l88_c5_86cb_return_output = _04_;
  assign data_sample_mux_uart_mac_c_l88_c5_86cb_cond = bin_op_gte_uart_mac_c_l88_c8_ef9c_return_output;
  assign data_sample_mux_uart_mac_c_l88_c5_86cb_iftrue = \global_to_module.uart_data_in ;
  assign data_sample_mux_uart_mac_c_l88_c5_86cb_iffalse = 1'h0;
  assign data_sample_mux_uart_mac_c_l88_c5_86cb_return_output = _05_;
  assign bit_counter_mux_uart_mac_c_l88_c5_86cb_cond = bin_op_gte_uart_mac_c_l88_c8_ef9c_return_output;
  assign bit_counter_mux_uart_mac_c_l88_c5_86cb_iftrue = bin_op_plus_uart_mac_c_l96_c7_4fe2_return_output[3:0];
  assign bit_counter_mux_uart_mac_c_l88_c5_86cb_iffalse = bit_counter;
  assign bit_counter_mux_uart_mac_c_l88_c5_86cb_return_output = _06_;
  assign clk_counter_mux_uart_mac_c_l88_c5_86cb_cond = bin_op_gte_uart_mac_c_l88_c8_ef9c_return_output;
  assign clk_counter_mux_uart_mac_c_l88_c5_86cb_iftrue = 16'h0000;
  assign clk_counter_mux_uart_mac_c_l88_c5_86cb_iffalse = bin_op_plus_uart_mac_c_l87_c5_5435_return_output[15:0];
  assign clk_counter_mux_uart_mac_c_l88_c5_86cb_return_output = _07_;
  assign data_sample_valid_mux_uart_mac_c_l88_c5_86cb_cond = bin_op_gte_uart_mac_c_l88_c8_ef9c_return_output;
  assign data_sample_valid_mux_uart_mac_c_l88_c5_86cb_iftrue = 1'h1;
  assign data_sample_valid_mux_uart_mac_c_l88_c5_86cb_iffalse = 1'h0;
  assign data_sample_valid_mux_uart_mac_c_l88_c5_86cb_return_output = _08_;
  assign bin_op_plus_uart_mac_c_l96_c7_4fe2_left = bit_counter;
  assign bin_op_plus_uart_mac_c_l96_c7_4fe2_right = 1'h1;
  assign bin_op_plus_uart_mac_c_l96_c7_4fe2_return_output = _09_;
  assign bin_op_eq_uart_mac_c_l99_c10_b584_left = bin_op_plus_uart_mac_c_l96_c7_4fe2_return_output[3:0];
  assign bin_op_eq_uart_mac_c_l99_c10_b584_right = 4'h8;
  assign bin_op_eq_uart_mac_c_l99_c10_b584_return_output = _10_;
  assign state_mux_uart_mac_c_l99_c7_ca97_cond = bin_op_eq_uart_mac_c_l99_c10_b584_return_output;
  assign state_mux_uart_mac_c_l99_c7_ca97_iftrue = 2'h0;
  assign state_mux_uart_mac_c_l99_c7_ca97_iffalse = state;
  assign state_mux_uart_mac_c_l99_c7_ca97_return_output = _11_;
  assign uart_deserializer_uart_mac_c_l108_c33_e69e_clock_enable = clock_enable;
  assign uart_deserializer_uart_mac_c_l108_c33_e69e_in_data = data_sample_mux_uart_mac_c_l58_c3_bfff_return_output;
  assign uart_deserializer_uart_mac_c_l108_c33_e69e_in_data_valid = data_sample_valid_mux_uart_mac_c_l58_c3_bfff_return_output;
  assign uart_deserializer_uart_mac_c_l108_c33_e69e_out_data_ready = \global_to_module.uart_rx_mac_out_ready ;
  assign uart_deserializer_uart_mac_c_l108_c33_e69e_return_output = { _14_, _13_, _12_ };
  assign unary_op_not_uart_mac_c_l111_c35_2e4a_expr = uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[9];
  assign unary_op_not_uart_mac_c_l111_c35_2e4a_return_output = _15_;
  assign bin_op_and_uart_mac_c_l111_c14_7b69_left = data_sample_valid_mux_uart_mac_c_l58_c3_bfff_return_output;
  assign bin_op_and_uart_mac_c_l111_c14_7b69_right = unary_op_not_uart_mac_c_l111_c35_2e4a_return_output;
  assign \module_to_global.uart_rx_mac_word_out  = { uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[8], uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[0], uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[1], uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[2], uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[3], uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[4], uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[5], uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[6], uart_deserializer_uart_mac_c_l108_c33_e69e_return_output[7] };
endmodule

module uart_serializer_0clk_1ef564a5(clk, clock_enable, in_data, in_data_valid, out_data_ready, \return_output.out_data , \return_output.out_data_valid , \return_output.in_data_ready );
  wire _00_;
  wire [31:0] _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [32:0] _10_;
  wire _11_;
  wire _12_;
  wire [31:0] _13_;
  wire [7:0] _14_;
  wire _15_;
  wire [7:0] _16_;
  reg [7:0] _17_ = 8'h00;
  wire [31:0] _18_;
  reg [31:0] _19_ = 32'd0;
  wire _20_;
  reg _21_ = 1'h0;
  wire [31:0] bin_op_eq_uart_mac_c_l131_c682_7559_left;
  wire bin_op_eq_uart_mac_c_l131_c682_7559_return_output;
  wire [3:0] bin_op_eq_uart_mac_c_l131_c682_7559_right;
  wire [31:0] bin_op_plus_uart_mac_c_l131_c645_d2cf_left;
  wire [32:0] bin_op_plus_uart_mac_c_l131_c645_d2cf_return_output;
  wire bin_op_plus_uart_mac_c_l131_c645_d2cf_right;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input [7:0] in_data;
  wire [7:0] in_data;
  input in_data_valid;
  wire in_data_valid;
  input out_data_ready;
  wire out_data_ready;
  wire [7:0] reg_comb_uart_serializer_in_buffer;
  wire reg_comb_uart_serializer_in_buffer_valid;
  wire [31:0] reg_comb_uart_serializer_out_counter;
  output \return_output.in_data_ready ;
  wire \return_output.in_data_ready ;
  output \return_output.out_data ;
  wire \return_output.out_data ;
  output \return_output.out_data_valid ;
  wire \return_output.out_data_valid ;
  wire [7:0] uart_serializer_in_buffer;
  wire uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_cond;
  wire uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_iffalse;
  wire uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_iftrue;
  wire uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_return_output;
  wire uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_cond;
  wire uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_iffalse;
  wire uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_iftrue;
  wire uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_return_output;
  wire uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_cond;
  wire uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_iffalse;
  wire uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_iftrue;
  wire uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_return_output;
  wire uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_cond;
  wire uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_iffalse;
  wire uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_iftrue;
  wire uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_return_output;
  wire uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_cond;
  wire uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_iffalse;
  wire uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_iftrue;
  wire uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_return_output;
  wire uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_cond;
  wire uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_iffalse;
  wire uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_iftrue;
  wire uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_return_output;
  wire uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_cond;
  wire uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_iffalse;
  wire uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_iftrue;
  wire uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_return_output;
  wire uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_cond;
  wire [7:0] uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_iffalse;
  wire [7:0] uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_iftrue;
  wire [7:0] uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_return_output;
  wire uart_serializer_in_buffer_valid;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_cond;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_iffalse;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_iftrue;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_return_output;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_cond;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_iffalse;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_iftrue;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_return_output;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_cond;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_iffalse;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_iftrue;
  wire uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_return_output;
  wire [31:0] uart_serializer_out_counter;
  wire uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_cond;
  wire [31:0] uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_iffalse;
  wire [31:0] uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_iftrue;
  wire [31:0] uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_return_output;
  wire uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_cond;
  wire [31:0] uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_iffalse;
  wire [31:0] uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_iftrue;
  wire [31:0] uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_return_output;
  wire unary_op_not_uart_mac_c_l131_c488_0f89_expr;
  wire unary_op_not_uart_mac_c_l131_c488_0f89_return_output;
  assign _16_ = clock_enable ? reg_comb_uart_serializer_in_buffer : uart_serializer_in_buffer;
  always @(posedge clk)
    _17_ <= _16_;
  assign _18_ = clock_enable ? reg_comb_uart_serializer_out_counter : uart_serializer_out_counter;
  always @(posedge clk)
    _19_ <= _18_;
  assign _20_ = clock_enable ? reg_comb_uart_serializer_in_buffer_valid : uart_serializer_in_buffer_valid;
  always @(posedge clk)
    _21_ <= _20_;
  bin_op_eq_uint32_t_uint4_t_0clk_de264c78 bin_op_eq_uart_mac_c_l131_c682_7559 (
    .left(bin_op_eq_uart_mac_c_l131_c682_7559_left),
    .return_output(_11_),
    .right(bin_op_eq_uart_mac_c_l131_c682_7559_right)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_uart_mac_c_l131_c645_d2cf (
    .left(bin_op_plus_uart_mac_c_l131_c645_d2cf_left),
    .return_output(_10_),
    .right(bin_op_plus_uart_mac_c_l131_c645_d2cf_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9 (
    .cond(uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_cond),
    .iffalse(uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_iffalse),
    .iftrue(uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_iftrue),
    .return_output(_04_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9 (
    .cond(uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_cond),
    .iffalse(uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_iffalse),
    .iftrue(uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_iftrue),
    .return_output(_08_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9 (
    .cond(uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_cond),
    .iffalse(uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_iffalse),
    .iftrue(uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_iftrue),
    .return_output(_02_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9 (
    .cond(uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_cond),
    .iffalse(uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_iffalse),
    .iftrue(uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_iftrue),
    .return_output(_05_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9 (
    .cond(uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_cond),
    .iffalse(uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_iffalse),
    .iftrue(uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_iftrue),
    .return_output(_06_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9 (
    .cond(uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_cond),
    .iffalse(uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_iffalse),
    .iftrue(uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_iftrue),
    .return_output(_03_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9 (
    .cond(uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_cond),
    .iffalse(uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_iffalse),
    .iftrue(uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_iftrue),
    .return_output(_07_)
  );
  mux_uint1_t_uint1_t_8_uint1_t_8_0clk_de264c78 uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63 (
    .cond(uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_cond),
    .iffalse(uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_iffalse),
    .iftrue(uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_iftrue),
    .return_output(_14_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9 (
    .cond(uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_cond),
    .iffalse(uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_iffalse),
    .iftrue(uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_iftrue),
    .return_output(_09_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e (
    .cond(uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_cond),
    .iffalse(uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_iffalse),
    .iftrue(uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_iftrue),
    .return_output(_12_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63 (
    .cond(uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_cond),
    .iffalse(uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_iffalse),
    .iftrue(uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_iftrue),
    .return_output(_15_)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9 (
    .cond(uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_cond),
    .iffalse(uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_iffalse),
    .iftrue(uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_iftrue),
    .return_output(_01_)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63 (
    .cond(uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_cond),
    .iffalse(uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_iffalse),
    .iftrue(uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_iftrue),
    .return_output(_13_)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_uart_mac_c_l131_c488_0f89 (
    .expr(unary_op_not_uart_mac_c_l131_c488_0f89_expr),
    .return_output(_00_)
  );
  assign uart_serializer_in_buffer = _17_;
  assign uart_serializer_out_counter = _19_;
  assign uart_serializer_in_buffer_valid = _21_;
  assign reg_comb_uart_serializer_in_buffer = uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_return_output;
  assign reg_comb_uart_serializer_out_counter = uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_return_output;
  assign reg_comb_uart_serializer_in_buffer_valid = uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_return_output;
  assign unary_op_not_uart_mac_c_l131_c488_0f89_expr = uart_serializer_in_buffer_valid;
  assign unary_op_not_uart_mac_c_l131_c488_0f89_return_output = _00_;
  assign uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_cond = out_data_ready;
  assign uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_iftrue = bin_op_plus_uart_mac_c_l131_c645_d2cf_return_output[31:0];
  assign uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_iffalse = uart_serializer_out_counter;
  assign uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_return_output = _01_;
  assign uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_cond = out_data_ready;
  assign uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_iftrue = uart_serializer_in_buffer[4];
  assign uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_iffalse = uart_serializer_in_buffer[5];
  assign uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_return_output = _02_;
  assign uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_cond = out_data_ready;
  assign uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_iftrue = uart_serializer_in_buffer[1];
  assign uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_iffalse = uart_serializer_in_buffer[2];
  assign uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_return_output = _03_;
  assign uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_cond = out_data_ready;
  assign uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_iftrue = uart_serializer_in_buffer[6];
  assign uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_iffalse = uart_serializer_in_buffer[7];
  assign uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_return_output = _04_;
  assign uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_cond = out_data_ready;
  assign uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_iftrue = uart_serializer_in_buffer[3];
  assign uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_iffalse = uart_serializer_in_buffer[4];
  assign uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_return_output = _05_;
  assign uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_cond = out_data_ready;
  assign uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_iftrue = uart_serializer_in_buffer[2];
  assign uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_iffalse = uart_serializer_in_buffer[3];
  assign uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_return_output = _06_;
  assign uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_cond = out_data_ready;
  assign uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_iftrue = uart_serializer_in_buffer[0];
  assign uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_iffalse = uart_serializer_in_buffer[1];
  assign uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_return_output = _07_;
  assign uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_cond = out_data_ready;
  assign uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_iftrue = uart_serializer_in_buffer[5];
  assign uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_iffalse = uart_serializer_in_buffer[6];
  assign uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_return_output = _08_;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_cond = out_data_ready;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_iftrue = uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_return_output;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_iffalse = uart_serializer_in_buffer_valid;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_return_output = _09_;
  assign bin_op_plus_uart_mac_c_l131_c645_d2cf_left = uart_serializer_out_counter;
  assign bin_op_plus_uart_mac_c_l131_c645_d2cf_right = 1'h1;
  assign bin_op_plus_uart_mac_c_l131_c645_d2cf_return_output = _10_;
  assign bin_op_eq_uart_mac_c_l131_c682_7559_left = bin_op_plus_uart_mac_c_l131_c645_d2cf_return_output[31:0];
  assign bin_op_eq_uart_mac_c_l131_c682_7559_right = 4'h8;
  assign bin_op_eq_uart_mac_c_l131_c682_7559_return_output = _11_;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_cond = bin_op_eq_uart_mac_c_l131_c682_7559_return_output;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_iftrue = 1'h0;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_iffalse = uart_serializer_in_buffer_valid;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c679_ab6e_return_output = _12_;
  assign uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_cond = unary_op_not_uart_mac_c_l131_c488_0f89_return_output;
  assign uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_iftrue = 32'd0;
  assign uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_iffalse = uart_serializer_out_counter_mux_uart_mac_c_l131_c521_e6d9_return_output;
  assign uart_serializer_out_counter_mux_uart_mac_c_l131_c757_ef63_return_output = _13_;
  assign uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_cond = unary_op_not_uart_mac_c_l131_c488_0f89_return_output;
  assign uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_iftrue = in_data;
  assign uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_iffalse = { uart_serializer_in_buffer_0_mux_uart_mac_c_l131_c521_e6d9_return_output, uart_serializer_in_buffer_1_mux_uart_mac_c_l131_c521_e6d9_return_output, uart_serializer_in_buffer_2_mux_uart_mac_c_l131_c521_e6d9_return_output, uart_serializer_in_buffer_3_mux_uart_mac_c_l131_c521_e6d9_return_output, uart_serializer_in_buffer_4_mux_uart_mac_c_l131_c521_e6d9_return_output, uart_serializer_in_buffer_5_mux_uart_mac_c_l131_c521_e6d9_return_output, uart_serializer_in_buffer_6_mux_uart_mac_c_l131_c521_e6d9_return_output, uart_serializer_in_buffer[0] };
  assign uart_serializer_in_buffer_mux_uart_mac_c_l131_c757_ef63_return_output = _14_;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_cond = unary_op_not_uart_mac_c_l131_c488_0f89_return_output;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_iftrue = in_data_valid;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_iffalse = uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c521_e6d9_return_output;
  assign uart_serializer_in_buffer_valid_mux_uart_mac_c_l131_c757_ef63_return_output = _15_;
  assign \return_output.out_data  = uart_serializer_in_buffer[7];
  assign \return_output.out_data_valid  = uart_serializer_in_buffer_valid;
  assign \return_output.in_data_ready  = unary_op_not_uart_mac_c_l131_c488_0f89_return_output;
endmodule

module uart_tx_mac_0clk_1172510e(clk, clock_enable, \global_to_module.uart_tx_mac_word_in , \module_to_global.uart_data_out );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [7:0] _04_;
  wire [7:0] _05_;
  wire [7:0] _06_;
  wire [7:0] _07_;
  wire [7:0] _08_;
  wire [7:0] _09_;
  wire [7:0] _10_;
  wire [7:0] _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire [1:0] _16_;
  wire [15:0] _17_;
  wire [1:0] _18_;
  wire [15:0] _19_;
  wire _20_;
  wire [1:0] _21_;
  wire [3:0] _22_;
  wire [15:0] _23_;
  wire _24_;
  wire [16:0] _25_;
  wire _26_;
  wire [1:0] _27_;
  wire [3:0] _28_;
  wire [15:0] _29_;
  wire _30_;
  wire [1:0] _31_;
  wire [3:0] _32_;
  wire [15:0] _33_;
  wire _34_;
  wire [16:0] _35_;
  wire [1:0] _36_;
  wire [3:0] _37_;
  wire [15:0] _38_;
  wire [4:0] _39_;
  wire _40_;
  wire [1:0] _41_;
  wire [15:0] _42_;
  wire _43_;
  wire [1:0] _44_;
  wire [15:0] _45_;
  wire _46_;
  wire [16:0] _47_;
  wire _48_;
  wire [1:0] _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire [31:0] _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire _58_;
  wire [31:0] _59_;
  wire _60_;
  wire _61_;
  wire _62_;
  wire _63_;
  wire [31:0] _64_;
  wire _65_;
  wire _66_;
  wire _67_;
  wire _68_;
  wire [31:0] _69_;
  wire _70_;
  wire _71_;
  wire _72_;
  wire _73_;
  wire [31:0] _74_;
  wire [1:0] _75_;
  reg [1:0] _76_ = 2'h0;
  wire [15:0] _77_;
  reg [15:0] _78_ = 16'h0000;
  wire [3:0] _79_;
  reg [3:0] _80_ = 4'h0;
  wire [1:0] bin_op_eq_uart_mac_c_l160_c6_7498_left;
  wire bin_op_eq_uart_mac_c_l160_c6_7498_return_output;
  wire [1:0] bin_op_eq_uart_mac_c_l160_c6_7498_right;
  wire [1:0] bin_op_eq_uart_mac_c_l183_c6_622d_left;
  wire bin_op_eq_uart_mac_c_l183_c6_622d_return_output;
  wire [1:0] bin_op_eq_uart_mac_c_l183_c6_622d_right;
  wire [1:0] bin_op_eq_uart_mac_c_l194_c6_085c_left;
  wire bin_op_eq_uart_mac_c_l194_c6_085c_return_output;
  wire [1:0] bin_op_eq_uart_mac_c_l194_c6_085c_right;
  wire [1:0] bin_op_eq_uart_mac_c_l207_c11_c16b_left;
  wire bin_op_eq_uart_mac_c_l207_c11_c16b_return_output;
  wire [1:0] bin_op_eq_uart_mac_c_l207_c11_c16b_right;
  wire [3:0] bin_op_eq_uart_mac_c_l218_c10_fb3b_left;
  wire bin_op_eq_uart_mac_c_l218_c10_fb3b_return_output;
  wire [3:0] bin_op_eq_uart_mac_c_l218_c10_fb3b_right;
  wire [1:0] bin_op_eq_uart_mac_c_l226_c11_28f1_left;
  wire bin_op_eq_uart_mac_c_l226_c11_28f1_return_output;
  wire [1:0] bin_op_eq_uart_mac_c_l226_c11_28f1_right;
  wire [15:0] bin_op_gte_uart_mac_c_l163_c8_d792_left;
  wire bin_op_gte_uart_mac_c_l163_c8_d792_return_output;
  wire [15:0] bin_op_gte_uart_mac_c_l163_c8_d792_right;
  wire [15:0] bin_op_gte_uart_mac_c_l199_c8_78d7_left;
  wire bin_op_gte_uart_mac_c_l199_c8_78d7_return_output;
  wire [15:0] bin_op_gte_uart_mac_c_l199_c8_78d7_right;
  wire [15:0] bin_op_gte_uart_mac_c_l231_c8_6684_left;
  wire bin_op_gte_uart_mac_c_l231_c8_6684_return_output;
  wire [15:0] bin_op_gte_uart_mac_c_l231_c8_6684_right;
  wire [15:0] bin_op_plus_uart_mac_c_l198_c5_b410_left;
  wire [16:0] bin_op_plus_uart_mac_c_l198_c5_b410_return_output;
  wire bin_op_plus_uart_mac_c_l198_c5_b410_right;
  wire [15:0] bin_op_plus_uart_mac_c_l211_c5_0357_left;
  wire [16:0] bin_op_plus_uart_mac_c_l211_c5_0357_return_output;
  wire bin_op_plus_uart_mac_c_l211_c5_0357_right;
  wire [3:0] bin_op_plus_uart_mac_c_l216_c7_fac2_left;
  wire [4:0] bin_op_plus_uart_mac_c_l216_c7_fac2_return_output;
  wire bin_op_plus_uart_mac_c_l216_c7_fac2_right;
  wire [15:0] bin_op_plus_uart_mac_c_l230_c5_58f0_left;
  wire [16:0] bin_op_plus_uart_mac_c_l230_c5_58f0_return_output;
  wire bin_op_plus_uart_mac_c_l230_c5_58f0_right;
  wire [3:0] bit_counter;
  wire bit_counter_mux_uart_mac_c_l194_c3_077e_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l194_c3_077e_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l194_c3_077e_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l194_c3_077e_return_output;
  wire bit_counter_mux_uart_mac_c_l199_c5_35bf_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l199_c5_35bf_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l199_c5_35bf_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l199_c5_35bf_return_output;
  wire bit_counter_mux_uart_mac_c_l207_c8_fa53_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l207_c8_fa53_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l207_c8_fa53_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l207_c8_fa53_return_output;
  wire bit_counter_mux_uart_mac_c_l212_c5_2169_cond;
  wire [3:0] bit_counter_mux_uart_mac_c_l212_c5_2169_iffalse;
  wire [3:0] bit_counter_mux_uart_mac_c_l212_c5_2169_iftrue;
  wire [3:0] bit_counter_mux_uart_mac_c_l212_c5_2169_return_output;
  input clk;
  wire clk;
  wire [15:0] clk_counter;
  wire clk_counter_mux_uart_mac_c_l183_c3_458c_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l183_c3_458c_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l183_c3_458c_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l183_c3_458c_return_output;
  wire clk_counter_mux_uart_mac_c_l186_c5_a8c1_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l186_c5_a8c1_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l186_c5_a8c1_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l186_c5_a8c1_return_output;
  wire clk_counter_mux_uart_mac_c_l194_c3_077e_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l194_c3_077e_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l194_c3_077e_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l194_c3_077e_return_output;
  wire clk_counter_mux_uart_mac_c_l199_c5_35bf_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l199_c5_35bf_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l199_c5_35bf_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l199_c5_35bf_return_output;
  wire clk_counter_mux_uart_mac_c_l207_c8_fa53_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l207_c8_fa53_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l207_c8_fa53_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l207_c8_fa53_return_output;
  wire clk_counter_mux_uart_mac_c_l212_c5_2169_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l212_c5_2169_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l212_c5_2169_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l212_c5_2169_return_output;
  wire clk_counter_mux_uart_mac_c_l218_c7_6e20_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l218_c7_6e20_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l218_c7_6e20_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l218_c7_6e20_return_output;
  wire clk_counter_mux_uart_mac_c_l226_c8_d90a_cond;
  wire [15:0] clk_counter_mux_uart_mac_c_l226_c8_d90a_iffalse;
  wire [15:0] clk_counter_mux_uart_mac_c_l226_c8_d90a_iftrue;
  wire [15:0] clk_counter_mux_uart_mac_c_l226_c8_d90a_return_output;
  input clock_enable;
  wire clock_enable;
  wire data_out_mux_uart_mac_c_l194_c3_077e_cond;
  wire data_out_mux_uart_mac_c_l194_c3_077e_iffalse;
  wire data_out_mux_uart_mac_c_l194_c3_077e_iftrue;
  wire data_out_mux_uart_mac_c_l194_c3_077e_return_output;
  wire data_out_mux_uart_mac_c_l207_c8_fa53_cond;
  wire data_out_mux_uart_mac_c_l207_c8_fa53_iffalse;
  wire data_out_mux_uart_mac_c_l207_c8_fa53_iftrue;
  wire data_out_mux_uart_mac_c_l207_c8_fa53_return_output;
  wire data_out_mux_uart_mac_c_l226_c8_d90a_cond;
  wire data_out_mux_uart_mac_c_l226_c8_d90a_iffalse;
  wire data_out_mux_uart_mac_c_l226_c8_d90a_iftrue;
  wire data_out_mux_uart_mac_c_l226_c8_d90a_return_output;
  wire do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_cond;
  wire do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_iffalse;
  wire do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_iftrue;
  wire do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_return_output;
  wire do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_cond;
  wire do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_iffalse;
  wire do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_iftrue;
  wire do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_return_output;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_0_const_sr_0_uart_mac_c_l175_c22_5cee_return_output;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_0_const_sr_0_uart_mac_c_l175_c22_5cee_x;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_1_const_sr_1_uart_mac_c_l175_c22_5cee_return_output;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_1_const_sr_1_uart_mac_c_l175_c22_5cee_x;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_2_const_sr_2_uart_mac_c_l175_c22_5cee_return_output;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_2_const_sr_2_uart_mac_c_l175_c22_5cee_x;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_3_const_sr_3_uart_mac_c_l175_c22_5cee_return_output;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_3_const_sr_3_uart_mac_c_l175_c22_5cee_x;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_4_const_sr_4_uart_mac_c_l175_c22_5cee_return_output;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_4_const_sr_4_uart_mac_c_l175_c22_5cee_x;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_5_const_sr_5_uart_mac_c_l175_c22_5cee_return_output;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_5_const_sr_5_uart_mac_c_l175_c22_5cee_x;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_6_const_sr_6_uart_mac_c_l175_c22_5cee_return_output;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_6_const_sr_6_uart_mac_c_l175_c22_5cee_x;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_7_const_sr_7_uart_mac_c_l175_c22_5cee_return_output;
  wire [7:0] for_uart_mac_c_l173_c3_b284_iter_7_const_sr_7_uart_mac_c_l175_c22_5cee_x;
  input [8:0] \global_to_module.uart_tx_mac_word_in ;
  wire [8:0] \global_to_module.uart_tx_mac_word_in ;
  output \module_to_global.uart_data_out ;
  wire \module_to_global.uart_data_out ;
  wire [3:0] reg_comb_bit_counter;
  wire [15:0] reg_comb_clk_counter;
  wire [1:0] reg_comb_state;
  wire [1:0] state;
  wire state_mux_uart_mac_c_l183_c3_458c_cond;
  wire [1:0] state_mux_uart_mac_c_l183_c3_458c_iffalse;
  wire [1:0] state_mux_uart_mac_c_l183_c3_458c_iftrue;
  wire [1:0] state_mux_uart_mac_c_l183_c3_458c_return_output;
  wire state_mux_uart_mac_c_l186_c5_a8c1_cond;
  wire [1:0] state_mux_uart_mac_c_l186_c5_a8c1_iffalse;
  wire [1:0] state_mux_uart_mac_c_l186_c5_a8c1_iftrue;
  wire [1:0] state_mux_uart_mac_c_l186_c5_a8c1_return_output;
  wire state_mux_uart_mac_c_l194_c3_077e_cond;
  wire [1:0] state_mux_uart_mac_c_l194_c3_077e_iffalse;
  wire [1:0] state_mux_uart_mac_c_l194_c3_077e_iftrue;
  wire [1:0] state_mux_uart_mac_c_l194_c3_077e_return_output;
  wire state_mux_uart_mac_c_l199_c5_35bf_cond;
  wire [1:0] state_mux_uart_mac_c_l199_c5_35bf_iffalse;
  wire [1:0] state_mux_uart_mac_c_l199_c5_35bf_iftrue;
  wire [1:0] state_mux_uart_mac_c_l199_c5_35bf_return_output;
  wire state_mux_uart_mac_c_l207_c8_fa53_cond;
  wire [1:0] state_mux_uart_mac_c_l207_c8_fa53_iffalse;
  wire [1:0] state_mux_uart_mac_c_l207_c8_fa53_iftrue;
  wire [1:0] state_mux_uart_mac_c_l207_c8_fa53_return_output;
  wire state_mux_uart_mac_c_l212_c5_2169_cond;
  wire [1:0] state_mux_uart_mac_c_l212_c5_2169_iffalse;
  wire [1:0] state_mux_uart_mac_c_l212_c5_2169_iftrue;
  wire [1:0] state_mux_uart_mac_c_l212_c5_2169_return_output;
  wire state_mux_uart_mac_c_l218_c7_6e20_cond;
  wire [1:0] state_mux_uart_mac_c_l218_c7_6e20_iffalse;
  wire [1:0] state_mux_uart_mac_c_l218_c7_6e20_iftrue;
  wire [1:0] state_mux_uart_mac_c_l218_c7_6e20_return_output;
  wire state_mux_uart_mac_c_l226_c8_d90a_cond;
  wire [1:0] state_mux_uart_mac_c_l226_c8_d90a_iffalse;
  wire [1:0] state_mux_uart_mac_c_l226_c8_d90a_iftrue;
  wire [1:0] state_mux_uart_mac_c_l226_c8_d90a_return_output;
  wire state_mux_uart_mac_c_l231_c5_5cb0_cond;
  wire [1:0] state_mux_uart_mac_c_l231_c5_5cb0_iffalse;
  wire [1:0] state_mux_uart_mac_c_l231_c5_5cb0_iftrue;
  wire [1:0] state_mux_uart_mac_c_l231_c5_5cb0_return_output;
  wire uart_serializer_uart_mac_c_l177_c29_b372_clock_enable;
  wire [7:0] uart_serializer_uart_mac_c_l177_c29_b372_in_data;
  wire uart_serializer_uart_mac_c_l177_c29_b372_in_data_valid;
  wire uart_serializer_uart_mac_c_l177_c29_b372_out_data_ready;
  wire [2:0] uart_serializer_uart_mac_c_l177_c29_b372_return_output;
  assign _50_ = state == 2'h0;
  assign _51_ = state == 2'h1;
  assign _52_ = state == 2'h2;
  assign _53_ = state == 2'h3;
  function [31:0] \1263 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \1263  = b[31:0];
      4'b??1?:
        \1263  = b[63:32];
      4'b?1??:
        \1263  = b[95:64];
      4'b1???:
        \1263  = b[127:96];
      default:
        \1263  = a;
    endcase
  endfunction
  assign _54_ = \1263 (32'hxxxxxxxx, 128'h00000003000000020000000100000000, { _53_, _52_, _51_, _50_ });
  assign _55_ = state == 2'h0;
  assign _56_ = state == 2'h1;
  assign _57_ = state == 2'h2;
  assign _58_ = state == 2'h3;
  function [31:0] \1285 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \1285  = b[31:0];
      4'b??1?:
        \1285  = b[63:32];
      4'b?1??:
        \1285  = b[95:64];
      4'b1???:
        \1285  = b[127:96];
      default:
        \1285  = a;
    endcase
  endfunction
  assign _59_ = \1285 (32'hxxxxxxxx, 128'h00000003000000020000000100000000, { _58_, _57_, _56_, _55_ });
  assign _60_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h0;
  assign _61_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h1;
  assign _62_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h2;
  assign _63_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h3;
  function [31:0] \1320 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \1320  = b[31:0];
      4'b??1?:
        \1320  = b[63:32];
      4'b?1??:
        \1320  = b[95:64];
      4'b1???:
        \1320  = b[127:96];
      default:
        \1320  = a;
    endcase
  endfunction
  assign _64_ = \1320 (32'hxxxxxxxx, 128'h00000003000000020000000100000000, { _63_, _62_, _61_, _60_ });
  assign _65_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h0;
  assign _66_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h1;
  assign _67_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h2;
  assign _68_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h3;
  function [31:0] \1342 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \1342  = b[31:0];
      4'b??1?:
        \1342  = b[63:32];
      4'b?1??:
        \1342  = b[95:64];
      4'b1???:
        \1342  = b[127:96];
      default:
        \1342  = a;
    endcase
  endfunction
  assign _69_ = \1342 (32'hxxxxxxxx, 128'h00000003000000020000000100000000, { _68_, _67_, _66_, _65_ });
  assign _70_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h0;
  assign _71_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h1;
  assign _72_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h2;
  assign _73_ = state_mux_uart_mac_c_l183_c3_458c_return_output == 2'h3;
  function [31:0] \1364 ;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \1364  = b[31:0];
      4'b??1?:
        \1364  = b[63:32];
      4'b?1??:
        \1364  = b[95:64];
      4'b1???:
        \1364  = b[127:96];
      default:
        \1364  = a;
    endcase
  endfunction
  assign _74_ = \1364 (32'hxxxxxxxx, 128'h00000003000000020000000100000000, { _73_, _72_, _71_, _70_ });
  assign _75_ = clock_enable ? reg_comb_state : state;
  always @(posedge clk)
    _76_ <= _75_;
  assign _77_ = clock_enable ? reg_comb_clk_counter : clk_counter;
  always @(posedge clk)
    _78_ <= _77_;
  assign _79_ = clock_enable ? reg_comb_bit_counter : bit_counter;
  always @(posedge clk)
    _80_ <= _79_;
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_uart_mac_c_l160_c6_7498 (
    .left(bin_op_eq_uart_mac_c_l160_c6_7498_left),
    .return_output(_00_),
    .right(bin_op_eq_uart_mac_c_l160_c6_7498_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_uart_mac_c_l183_c6_622d (
    .left(bin_op_eq_uart_mac_c_l183_c6_622d_left),
    .return_output(_15_),
    .right(bin_op_eq_uart_mac_c_l183_c6_622d_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_uart_mac_c_l194_c6_085c (
    .left(bin_op_eq_uart_mac_c_l194_c6_085c_left),
    .return_output(_20_),
    .right(bin_op_eq_uart_mac_c_l194_c6_085c_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_uart_mac_c_l207_c11_c16b (
    .left(bin_op_eq_uart_mac_c_l207_c11_c16b_left),
    .return_output(_30_),
    .right(bin_op_eq_uart_mac_c_l207_c11_c16b_right)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_uart_mac_c_l218_c10_fb3b (
    .left(bin_op_eq_uart_mac_c_l218_c10_fb3b_left),
    .return_output(_40_),
    .right(bin_op_eq_uart_mac_c_l218_c10_fb3b_right)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_uart_mac_c_l226_c11_28f1 (
    .left(bin_op_eq_uart_mac_c_l226_c11_28f1_left),
    .return_output(_43_),
    .right(bin_op_eq_uart_mac_c_l226_c11_28f1_right)
  );
  bin_op_gte_uint16_t_uint16_t_0clk_de264c78 bin_op_gte_uart_mac_c_l163_c8_d792 (
    .left(bin_op_gte_uart_mac_c_l163_c8_d792_left),
    .return_output(_02_),
    .right(bin_op_gte_uart_mac_c_l163_c8_d792_right)
  );
  bin_op_gte_uint16_t_uint16_t_0clk_de264c78 bin_op_gte_uart_mac_c_l199_c8_78d7 (
    .left(bin_op_gte_uart_mac_c_l199_c8_78d7_left),
    .return_output(_26_),
    .right(bin_op_gte_uart_mac_c_l199_c8_78d7_right)
  );
  bin_op_gte_uint16_t_uint16_t_0clk_de264c78 bin_op_gte_uart_mac_c_l231_c8_6684 (
    .left(bin_op_gte_uart_mac_c_l231_c8_6684_left),
    .return_output(_48_),
    .right(bin_op_gte_uart_mac_c_l231_c8_6684_right)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_uart_mac_c_l198_c5_b410 (
    .left(bin_op_plus_uart_mac_c_l198_c5_b410_left),
    .return_output(_25_),
    .right(bin_op_plus_uart_mac_c_l198_c5_b410_right)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_uart_mac_c_l211_c5_0357 (
    .left(bin_op_plus_uart_mac_c_l211_c5_0357_left),
    .return_output(_35_),
    .right(bin_op_plus_uart_mac_c_l211_c5_0357_right)
  );
  bin_op_plus_uint4_t_uint1_t_0clk_de264c78 bin_op_plus_uart_mac_c_l216_c7_fac2 (
    .left(bin_op_plus_uart_mac_c_l216_c7_fac2_left),
    .return_output(_39_),
    .right(bin_op_plus_uart_mac_c_l216_c7_fac2_right)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_uart_mac_c_l230_c5_58f0 (
    .left(bin_op_plus_uart_mac_c_l230_c5_58f0_left),
    .return_output(_47_),
    .right(bin_op_plus_uart_mac_c_l230_c5_58f0_right)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l194_c3_077e (
    .cond(bit_counter_mux_uart_mac_c_l194_c3_077e_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l194_c3_077e_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l194_c3_077e_iftrue),
    .return_output(_22_)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l199_c5_35bf (
    .cond(bit_counter_mux_uart_mac_c_l199_c5_35bf_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l199_c5_35bf_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l199_c5_35bf_iftrue),
    .return_output(_28_)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l207_c8_fa53 (
    .cond(bit_counter_mux_uart_mac_c_l207_c8_fa53_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l207_c8_fa53_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l207_c8_fa53_iftrue),
    .return_output(_32_)
  );
  mux_uint1_t_uint4_t_uint4_t_0clk_de264c78 bit_counter_mux_uart_mac_c_l212_c5_2169 (
    .cond(bit_counter_mux_uart_mac_c_l212_c5_2169_cond),
    .iffalse(bit_counter_mux_uart_mac_c_l212_c5_2169_iffalse),
    .iftrue(bit_counter_mux_uart_mac_c_l212_c5_2169_iftrue),
    .return_output(_37_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l183_c3_458c (
    .cond(clk_counter_mux_uart_mac_c_l183_c3_458c_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l183_c3_458c_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l183_c3_458c_iftrue),
    .return_output(_17_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l186_c5_a8c1 (
    .cond(clk_counter_mux_uart_mac_c_l186_c5_a8c1_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l186_c5_a8c1_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l186_c5_a8c1_iftrue),
    .return_output(_19_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l194_c3_077e (
    .cond(clk_counter_mux_uart_mac_c_l194_c3_077e_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l194_c3_077e_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l194_c3_077e_iftrue),
    .return_output(_23_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l199_c5_35bf (
    .cond(clk_counter_mux_uart_mac_c_l199_c5_35bf_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l199_c5_35bf_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l199_c5_35bf_iftrue),
    .return_output(_29_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l207_c8_fa53 (
    .cond(clk_counter_mux_uart_mac_c_l207_c8_fa53_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l207_c8_fa53_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l207_c8_fa53_iftrue),
    .return_output(_33_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l212_c5_2169 (
    .cond(clk_counter_mux_uart_mac_c_l212_c5_2169_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l212_c5_2169_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l212_c5_2169_iftrue),
    .return_output(_38_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l218_c7_6e20 (
    .cond(clk_counter_mux_uart_mac_c_l218_c7_6e20_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l218_c7_6e20_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l218_c7_6e20_iftrue),
    .return_output(_42_)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 clk_counter_mux_uart_mac_c_l226_c8_d90a (
    .cond(clk_counter_mux_uart_mac_c_l226_c8_d90a_cond),
    .iffalse(clk_counter_mux_uart_mac_c_l226_c8_d90a_iffalse),
    .iftrue(clk_counter_mux_uart_mac_c_l226_c8_d90a_iftrue),
    .return_output(_45_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_out_mux_uart_mac_c_l194_c3_077e (
    .cond(data_out_mux_uart_mac_c_l194_c3_077e_cond),
    .iffalse(data_out_mux_uart_mac_c_l194_c3_077e_iffalse),
    .iftrue(data_out_mux_uart_mac_c_l194_c3_077e_iftrue),
    .return_output(_24_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_out_mux_uart_mac_c_l207_c8_fa53 (
    .cond(data_out_mux_uart_mac_c_l207_c8_fa53_cond),
    .iffalse(data_out_mux_uart_mac_c_l207_c8_fa53_iffalse),
    .iftrue(data_out_mux_uart_mac_c_l207_c8_fa53_iftrue),
    .return_output(_34_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 data_out_mux_uart_mac_c_l226_c8_d90a (
    .cond(data_out_mux_uart_mac_c_l226_c8_d90a_cond),
    .iffalse(data_out_mux_uart_mac_c_l226_c8_d90a_iffalse),
    .iftrue(data_out_mux_uart_mac_c_l226_c8_d90a_iftrue),
    .return_output(_46_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9 (
    .cond(do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_cond),
    .iffalse(do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_iffalse),
    .iftrue(do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_iftrue),
    .return_output(_01_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912 (
    .cond(do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_cond),
    .iffalse(do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_iffalse),
    .iftrue(do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_iftrue),
    .return_output(_03_)
  );
  const_sr_0_uint8_t_0clk_de264c78 for_uart_mac_c_l173_c3_b284_iter_0_const_sr_0_uart_mac_c_l175_c22_5cee (
    .return_output(_04_),
    .x(for_uart_mac_c_l173_c3_b284_iter_0_const_sr_0_uart_mac_c_l175_c22_5cee_x)
  );
  const_sr_1_uint8_t_0clk_de264c78 for_uart_mac_c_l173_c3_b284_iter_1_const_sr_1_uart_mac_c_l175_c22_5cee (
    .return_output(_05_),
    .x(for_uart_mac_c_l173_c3_b284_iter_1_const_sr_1_uart_mac_c_l175_c22_5cee_x)
  );
  const_sr_2_uint8_t_0clk_de264c78 for_uart_mac_c_l173_c3_b284_iter_2_const_sr_2_uart_mac_c_l175_c22_5cee (
    .return_output(_06_),
    .x(for_uart_mac_c_l173_c3_b284_iter_2_const_sr_2_uart_mac_c_l175_c22_5cee_x)
  );
  const_sr_3_uint8_t_0clk_de264c78 for_uart_mac_c_l173_c3_b284_iter_3_const_sr_3_uart_mac_c_l175_c22_5cee (
    .return_output(_07_),
    .x(for_uart_mac_c_l173_c3_b284_iter_3_const_sr_3_uart_mac_c_l175_c22_5cee_x)
  );
  const_sr_4_uint8_t_0clk_de264c78 for_uart_mac_c_l173_c3_b284_iter_4_const_sr_4_uart_mac_c_l175_c22_5cee (
    .return_output(_08_),
    .x(for_uart_mac_c_l173_c3_b284_iter_4_const_sr_4_uart_mac_c_l175_c22_5cee_x)
  );
  const_sr_5_uint8_t_0clk_de264c78 for_uart_mac_c_l173_c3_b284_iter_5_const_sr_5_uart_mac_c_l175_c22_5cee (
    .return_output(_09_),
    .x(for_uart_mac_c_l173_c3_b284_iter_5_const_sr_5_uart_mac_c_l175_c22_5cee_x)
  );
  const_sr_6_uint8_t_0clk_de264c78 for_uart_mac_c_l173_c3_b284_iter_6_const_sr_6_uart_mac_c_l175_c22_5cee (
    .return_output(_10_),
    .x(for_uart_mac_c_l173_c3_b284_iter_6_const_sr_6_uart_mac_c_l175_c22_5cee_x)
  );
  const_sr_7_uint8_t_0clk_de264c78 for_uart_mac_c_l173_c3_b284_iter_7_const_sr_7_uart_mac_c_l175_c22_5cee (
    .return_output(_11_),
    .x(for_uart_mac_c_l173_c3_b284_iter_7_const_sr_7_uart_mac_c_l175_c22_5cee_x)
  );
  mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l183_c3_458c (
    .cond(state_mux_uart_mac_c_l183_c3_458c_cond),
    .iffalse(state_mux_uart_mac_c_l183_c3_458c_iffalse),
    .iftrue(state_mux_uart_mac_c_l183_c3_458c_iftrue),
    .return_output(_16_)
  );
  mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l186_c5_a8c1 (
    .cond(state_mux_uart_mac_c_l186_c5_a8c1_cond),
    .iffalse(state_mux_uart_mac_c_l186_c5_a8c1_iffalse),
    .iftrue(state_mux_uart_mac_c_l186_c5_a8c1_iftrue),
    .return_output(_18_)
  );
  mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l194_c3_077e (
    .cond(state_mux_uart_mac_c_l194_c3_077e_cond),
    .iffalse(state_mux_uart_mac_c_l194_c3_077e_iffalse),
    .iftrue(state_mux_uart_mac_c_l194_c3_077e_iftrue),
    .return_output(_21_)
  );
  mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l199_c5_35bf (
    .cond(state_mux_uart_mac_c_l199_c5_35bf_cond),
    .iffalse(state_mux_uart_mac_c_l199_c5_35bf_iffalse),
    .iftrue(state_mux_uart_mac_c_l199_c5_35bf_iftrue),
    .return_output(_27_)
  );
  mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l207_c8_fa53 (
    .cond(state_mux_uart_mac_c_l207_c8_fa53_cond),
    .iffalse(state_mux_uart_mac_c_l207_c8_fa53_iffalse),
    .iftrue(state_mux_uart_mac_c_l207_c8_fa53_iftrue),
    .return_output(_31_)
  );
  mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l212_c5_2169 (
    .cond(state_mux_uart_mac_c_l212_c5_2169_cond),
    .iffalse(state_mux_uart_mac_c_l212_c5_2169_iffalse),
    .iftrue(state_mux_uart_mac_c_l212_c5_2169_iftrue),
    .return_output(_36_)
  );
  mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l218_c7_6e20 (
    .cond(state_mux_uart_mac_c_l218_c7_6e20_cond),
    .iffalse(state_mux_uart_mac_c_l218_c7_6e20_iffalse),
    .iftrue(state_mux_uart_mac_c_l218_c7_6e20_iftrue),
    .return_output(_41_)
  );
  mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l226_c8_d90a (
    .cond(state_mux_uart_mac_c_l226_c8_d90a_cond),
    .iffalse(state_mux_uart_mac_c_l226_c8_d90a_iffalse),
    .iftrue(state_mux_uart_mac_c_l226_c8_d90a_iftrue),
    .return_output(_44_)
  );
  mux_uint1_t_uart_tx_mac_state_t_uart_tx_mac_state_t_0clk_de264c78 state_mux_uart_mac_c_l231_c5_5cb0 (
    .cond(state_mux_uart_mac_c_l231_c5_5cb0_cond),
    .iffalse(state_mux_uart_mac_c_l231_c5_5cb0_iffalse),
    .iftrue(state_mux_uart_mac_c_l231_c5_5cb0_iftrue),
    .return_output(_49_)
  );
  uart_serializer_0clk_1ef564a5 uart_serializer_uart_mac_c_l177_c29_b372 (
    .clk(clk),
    .clock_enable(uart_serializer_uart_mac_c_l177_c29_b372_clock_enable),
    .in_data(uart_serializer_uart_mac_c_l177_c29_b372_in_data),
    .in_data_valid(uart_serializer_uart_mac_c_l177_c29_b372_in_data_valid),
    .out_data_ready(uart_serializer_uart_mac_c_l177_c29_b372_out_data_ready),
    .\return_output.in_data_ready (_14_),
    .\return_output.out_data (_12_),
    .\return_output.out_data_valid (_13_)
  );
  assign state = _76_;
  assign clk_counter = _78_;
  assign bit_counter = _80_;
  assign reg_comb_state = state_mux_uart_mac_c_l194_c3_077e_return_output;
  assign reg_comb_clk_counter = clk_counter_mux_uart_mac_c_l194_c3_077e_return_output;
  assign reg_comb_bit_counter = bit_counter_mux_uart_mac_c_l194_c3_077e_return_output;
  assign bin_op_eq_uart_mac_c_l160_c6_7498_left = _54_[1:0];
  assign bin_op_eq_uart_mac_c_l160_c6_7498_right = 2'h2;
  assign bin_op_eq_uart_mac_c_l160_c6_7498_return_output = _00_;
  assign do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_cond = bin_op_eq_uart_mac_c_l160_c6_7498_return_output;
  assign do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_iftrue = do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_return_output;
  assign do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_iffalse = 1'h0;
  assign do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_return_output = _01_;
  assign bin_op_gte_uart_mac_c_l163_c8_d792_left = clk_counter;
  assign bin_op_gte_uart_mac_c_l163_c8_d792_right = 16'h00c1;
  assign bin_op_gte_uart_mac_c_l163_c8_d792_return_output = _02_;
  assign do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_cond = bin_op_gte_uart_mac_c_l163_c8_d792_return_output;
  assign do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_iftrue = 1'h1;
  assign do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_iffalse = 1'h0;
  assign do_next_bit_stuff_mux_uart_mac_c_l163_c5_f912_return_output = _03_;
  assign for_uart_mac_c_l173_c3_b284_iter_0_const_sr_0_uart_mac_c_l175_c22_5cee_x = \global_to_module.uart_tx_mac_word_in [7:0];
  assign for_uart_mac_c_l173_c3_b284_iter_0_const_sr_0_uart_mac_c_l175_c22_5cee_return_output = _04_;
  assign for_uart_mac_c_l173_c3_b284_iter_1_const_sr_1_uart_mac_c_l175_c22_5cee_x = \global_to_module.uart_tx_mac_word_in [7:0];
  assign for_uart_mac_c_l173_c3_b284_iter_1_const_sr_1_uart_mac_c_l175_c22_5cee_return_output = _05_;
  assign for_uart_mac_c_l173_c3_b284_iter_2_const_sr_2_uart_mac_c_l175_c22_5cee_x = \global_to_module.uart_tx_mac_word_in [7:0];
  assign for_uart_mac_c_l173_c3_b284_iter_2_const_sr_2_uart_mac_c_l175_c22_5cee_return_output = _06_;
  assign for_uart_mac_c_l173_c3_b284_iter_3_const_sr_3_uart_mac_c_l175_c22_5cee_x = \global_to_module.uart_tx_mac_word_in [7:0];
  assign for_uart_mac_c_l173_c3_b284_iter_3_const_sr_3_uart_mac_c_l175_c22_5cee_return_output = _07_;
  assign for_uart_mac_c_l173_c3_b284_iter_4_const_sr_4_uart_mac_c_l175_c22_5cee_x = \global_to_module.uart_tx_mac_word_in [7:0];
  assign for_uart_mac_c_l173_c3_b284_iter_4_const_sr_4_uart_mac_c_l175_c22_5cee_return_output = _08_;
  assign for_uart_mac_c_l173_c3_b284_iter_5_const_sr_5_uart_mac_c_l175_c22_5cee_x = \global_to_module.uart_tx_mac_word_in [7:0];
  assign for_uart_mac_c_l173_c3_b284_iter_5_const_sr_5_uart_mac_c_l175_c22_5cee_return_output = _09_;
  assign for_uart_mac_c_l173_c3_b284_iter_6_const_sr_6_uart_mac_c_l175_c22_5cee_x = \global_to_module.uart_tx_mac_word_in [7:0];
  assign for_uart_mac_c_l173_c3_b284_iter_6_const_sr_6_uart_mac_c_l175_c22_5cee_return_output = _10_;
  assign for_uart_mac_c_l173_c3_b284_iter_7_const_sr_7_uart_mac_c_l175_c22_5cee_x = \global_to_module.uart_tx_mac_word_in [7:0];
  assign for_uart_mac_c_l173_c3_b284_iter_7_const_sr_7_uart_mac_c_l175_c22_5cee_return_output = _11_;
  assign uart_serializer_uart_mac_c_l177_c29_b372_clock_enable = clock_enable;
  assign uart_serializer_uart_mac_c_l177_c29_b372_in_data = { for_uart_mac_c_l173_c3_b284_iter_0_const_sr_0_uart_mac_c_l175_c22_5cee_return_output[0], for_uart_mac_c_l173_c3_b284_iter_1_const_sr_1_uart_mac_c_l175_c22_5cee_return_output[0], for_uart_mac_c_l173_c3_b284_iter_2_const_sr_2_uart_mac_c_l175_c22_5cee_return_output[0], for_uart_mac_c_l173_c3_b284_iter_3_const_sr_3_uart_mac_c_l175_c22_5cee_return_output[0], for_uart_mac_c_l173_c3_b284_iter_4_const_sr_4_uart_mac_c_l175_c22_5cee_return_output[0], for_uart_mac_c_l173_c3_b284_iter_5_const_sr_5_uart_mac_c_l175_c22_5cee_return_output[0], for_uart_mac_c_l173_c3_b284_iter_6_const_sr_6_uart_mac_c_l175_c22_5cee_return_output[0], for_uart_mac_c_l173_c3_b284_iter_7_const_sr_7_uart_mac_c_l175_c22_5cee_return_output[0] };
  assign uart_serializer_uart_mac_c_l177_c29_b372_in_data_valid = \global_to_module.uart_tx_mac_word_in [8];
  assign uart_serializer_uart_mac_c_l177_c29_b372_out_data_ready = do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_return_output;
  assign uart_serializer_uart_mac_c_l177_c29_b372_return_output = { _14_, _13_, _12_ };
  assign bin_op_eq_uart_mac_c_l183_c6_622d_left = _59_[1:0];
  assign bin_op_eq_uart_mac_c_l183_c6_622d_right = 2'h0;
  assign bin_op_eq_uart_mac_c_l183_c6_622d_return_output = _15_;
  assign state_mux_uart_mac_c_l183_c3_458c_cond = bin_op_eq_uart_mac_c_l183_c6_622d_return_output;
  assign state_mux_uart_mac_c_l183_c3_458c_iftrue = state_mux_uart_mac_c_l186_c5_a8c1_return_output;
  assign state_mux_uart_mac_c_l183_c3_458c_iffalse = state;
  assign state_mux_uart_mac_c_l183_c3_458c_return_output = _16_;
  assign clk_counter_mux_uart_mac_c_l183_c3_458c_cond = bin_op_eq_uart_mac_c_l183_c6_622d_return_output;
  assign clk_counter_mux_uart_mac_c_l183_c3_458c_iftrue = clk_counter_mux_uart_mac_c_l186_c5_a8c1_return_output;
  assign clk_counter_mux_uart_mac_c_l183_c3_458c_iffalse = clk_counter;
  assign clk_counter_mux_uart_mac_c_l183_c3_458c_return_output = _17_;
  assign state_mux_uart_mac_c_l186_c5_a8c1_cond = uart_serializer_uart_mac_c_l177_c29_b372_return_output[1];
  assign state_mux_uart_mac_c_l186_c5_a8c1_iftrue = 2'h1;
  assign state_mux_uart_mac_c_l186_c5_a8c1_iffalse = state;
  assign state_mux_uart_mac_c_l186_c5_a8c1_return_output = _18_;
  assign clk_counter_mux_uart_mac_c_l186_c5_a8c1_cond = uart_serializer_uart_mac_c_l177_c29_b372_return_output[1];
  assign clk_counter_mux_uart_mac_c_l186_c5_a8c1_iftrue = 16'h0000;
  assign clk_counter_mux_uart_mac_c_l186_c5_a8c1_iffalse = clk_counter;
  assign clk_counter_mux_uart_mac_c_l186_c5_a8c1_return_output = _19_;
  assign bin_op_eq_uart_mac_c_l194_c6_085c_left = _64_[1:0];
  assign bin_op_eq_uart_mac_c_l194_c6_085c_right = 2'h1;
  assign bin_op_eq_uart_mac_c_l194_c6_085c_return_output = _20_;
  assign state_mux_uart_mac_c_l194_c3_077e_cond = bin_op_eq_uart_mac_c_l194_c6_085c_return_output;
  assign state_mux_uart_mac_c_l194_c3_077e_iftrue = state_mux_uart_mac_c_l199_c5_35bf_return_output;
  assign state_mux_uart_mac_c_l194_c3_077e_iffalse = state_mux_uart_mac_c_l207_c8_fa53_return_output;
  assign state_mux_uart_mac_c_l194_c3_077e_return_output = _21_;
  assign bit_counter_mux_uart_mac_c_l194_c3_077e_cond = bin_op_eq_uart_mac_c_l194_c6_085c_return_output;
  assign bit_counter_mux_uart_mac_c_l194_c3_077e_iftrue = bit_counter_mux_uart_mac_c_l199_c5_35bf_return_output;
  assign bit_counter_mux_uart_mac_c_l194_c3_077e_iffalse = bit_counter_mux_uart_mac_c_l207_c8_fa53_return_output;
  assign bit_counter_mux_uart_mac_c_l194_c3_077e_return_output = _22_;
  assign clk_counter_mux_uart_mac_c_l194_c3_077e_cond = bin_op_eq_uart_mac_c_l194_c6_085c_return_output;
  assign clk_counter_mux_uart_mac_c_l194_c3_077e_iftrue = clk_counter_mux_uart_mac_c_l199_c5_35bf_return_output;
  assign clk_counter_mux_uart_mac_c_l194_c3_077e_iffalse = clk_counter_mux_uart_mac_c_l207_c8_fa53_return_output;
  assign clk_counter_mux_uart_mac_c_l194_c3_077e_return_output = _23_;
  assign data_out_mux_uart_mac_c_l194_c3_077e_cond = bin_op_eq_uart_mac_c_l194_c6_085c_return_output;
  assign data_out_mux_uart_mac_c_l194_c3_077e_iftrue = 1'h0;
  assign data_out_mux_uart_mac_c_l194_c3_077e_iffalse = data_out_mux_uart_mac_c_l207_c8_fa53_return_output;
  assign data_out_mux_uart_mac_c_l194_c3_077e_return_output = _24_;
  assign bin_op_plus_uart_mac_c_l198_c5_b410_left = clk_counter_mux_uart_mac_c_l183_c3_458c_return_output;
  assign bin_op_plus_uart_mac_c_l198_c5_b410_right = 1'h1;
  assign bin_op_plus_uart_mac_c_l198_c5_b410_return_output = _25_;
  assign bin_op_gte_uart_mac_c_l199_c8_78d7_left = bin_op_plus_uart_mac_c_l198_c5_b410_return_output[15:0];
  assign bin_op_gte_uart_mac_c_l199_c8_78d7_right = 16'h00c2;
  assign bin_op_gte_uart_mac_c_l199_c8_78d7_return_output = _26_;
  assign state_mux_uart_mac_c_l199_c5_35bf_cond = bin_op_gte_uart_mac_c_l199_c8_78d7_return_output;
  assign state_mux_uart_mac_c_l199_c5_35bf_iftrue = 2'h2;
  assign state_mux_uart_mac_c_l199_c5_35bf_iffalse = state_mux_uart_mac_c_l183_c3_458c_return_output;
  assign state_mux_uart_mac_c_l199_c5_35bf_return_output = _27_;
  assign bit_counter_mux_uart_mac_c_l199_c5_35bf_cond = bin_op_gte_uart_mac_c_l199_c8_78d7_return_output;
  assign bit_counter_mux_uart_mac_c_l199_c5_35bf_iftrue = 4'h0;
  assign bit_counter_mux_uart_mac_c_l199_c5_35bf_iffalse = bit_counter;
  assign bit_counter_mux_uart_mac_c_l199_c5_35bf_return_output = _28_;
  assign clk_counter_mux_uart_mac_c_l199_c5_35bf_cond = bin_op_gte_uart_mac_c_l199_c8_78d7_return_output;
  assign clk_counter_mux_uart_mac_c_l199_c5_35bf_iftrue = 16'h0000;
  assign clk_counter_mux_uart_mac_c_l199_c5_35bf_iffalse = bin_op_plus_uart_mac_c_l198_c5_b410_return_output[15:0];
  assign clk_counter_mux_uart_mac_c_l199_c5_35bf_return_output = _29_;
  assign bin_op_eq_uart_mac_c_l207_c11_c16b_left = _69_[1:0];
  assign bin_op_eq_uart_mac_c_l207_c11_c16b_right = 2'h2;
  assign bin_op_eq_uart_mac_c_l207_c11_c16b_return_output = _30_;
  assign state_mux_uart_mac_c_l207_c8_fa53_cond = bin_op_eq_uart_mac_c_l207_c11_c16b_return_output;
  assign state_mux_uart_mac_c_l207_c8_fa53_iftrue = state_mux_uart_mac_c_l212_c5_2169_return_output;
  assign state_mux_uart_mac_c_l207_c8_fa53_iffalse = state_mux_uart_mac_c_l226_c8_d90a_return_output;
  assign state_mux_uart_mac_c_l207_c8_fa53_return_output = _31_;
  assign bit_counter_mux_uart_mac_c_l207_c8_fa53_cond = bin_op_eq_uart_mac_c_l207_c11_c16b_return_output;
  assign bit_counter_mux_uart_mac_c_l207_c8_fa53_iftrue = bit_counter_mux_uart_mac_c_l212_c5_2169_return_output;
  assign bit_counter_mux_uart_mac_c_l207_c8_fa53_iffalse = bit_counter;
  assign bit_counter_mux_uart_mac_c_l207_c8_fa53_return_output = _32_;
  assign clk_counter_mux_uart_mac_c_l207_c8_fa53_cond = bin_op_eq_uart_mac_c_l207_c11_c16b_return_output;
  assign clk_counter_mux_uart_mac_c_l207_c8_fa53_iftrue = clk_counter_mux_uart_mac_c_l212_c5_2169_return_output;
  assign clk_counter_mux_uart_mac_c_l207_c8_fa53_iffalse = clk_counter_mux_uart_mac_c_l226_c8_d90a_return_output;
  assign clk_counter_mux_uart_mac_c_l207_c8_fa53_return_output = _33_;
  assign data_out_mux_uart_mac_c_l207_c8_fa53_cond = bin_op_eq_uart_mac_c_l207_c11_c16b_return_output;
  assign data_out_mux_uart_mac_c_l207_c8_fa53_iftrue = uart_serializer_uart_mac_c_l177_c29_b372_return_output[0];
  assign data_out_mux_uart_mac_c_l207_c8_fa53_iffalse = data_out_mux_uart_mac_c_l226_c8_d90a_return_output;
  assign data_out_mux_uart_mac_c_l207_c8_fa53_return_output = _34_;
  assign bin_op_plus_uart_mac_c_l211_c5_0357_left = clk_counter_mux_uart_mac_c_l183_c3_458c_return_output;
  assign bin_op_plus_uart_mac_c_l211_c5_0357_right = 1'h1;
  assign bin_op_plus_uart_mac_c_l211_c5_0357_return_output = _35_;
  assign state_mux_uart_mac_c_l212_c5_2169_cond = do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_return_output;
  assign state_mux_uart_mac_c_l212_c5_2169_iftrue = state_mux_uart_mac_c_l218_c7_6e20_return_output;
  assign state_mux_uart_mac_c_l212_c5_2169_iffalse = state_mux_uart_mac_c_l183_c3_458c_return_output;
  assign state_mux_uart_mac_c_l212_c5_2169_return_output = _36_;
  assign bit_counter_mux_uart_mac_c_l212_c5_2169_cond = do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_return_output;
  assign bit_counter_mux_uart_mac_c_l212_c5_2169_iftrue = bin_op_plus_uart_mac_c_l216_c7_fac2_return_output[3:0];
  assign bit_counter_mux_uart_mac_c_l212_c5_2169_iffalse = bit_counter;
  assign bit_counter_mux_uart_mac_c_l212_c5_2169_return_output = _37_;
  assign clk_counter_mux_uart_mac_c_l212_c5_2169_cond = do_next_bit_stuff_mux_uart_mac_c_l160_c3_b7f9_return_output;
  assign clk_counter_mux_uart_mac_c_l212_c5_2169_iftrue = clk_counter_mux_uart_mac_c_l218_c7_6e20_return_output;
  assign clk_counter_mux_uart_mac_c_l212_c5_2169_iffalse = bin_op_plus_uart_mac_c_l211_c5_0357_return_output[15:0];
  assign clk_counter_mux_uart_mac_c_l212_c5_2169_return_output = _38_;
  assign bin_op_plus_uart_mac_c_l216_c7_fac2_left = bit_counter;
  assign bin_op_plus_uart_mac_c_l216_c7_fac2_right = 1'h1;
  assign bin_op_plus_uart_mac_c_l216_c7_fac2_return_output = _39_;
  assign bin_op_eq_uart_mac_c_l218_c10_fb3b_left = bin_op_plus_uart_mac_c_l216_c7_fac2_return_output[3:0];
  assign bin_op_eq_uart_mac_c_l218_c10_fb3b_right = 4'h8;
  assign bin_op_eq_uart_mac_c_l218_c10_fb3b_return_output = _40_;
  assign state_mux_uart_mac_c_l218_c7_6e20_cond = bin_op_eq_uart_mac_c_l218_c10_fb3b_return_output;
  assign state_mux_uart_mac_c_l218_c7_6e20_iftrue = 2'h3;
  assign state_mux_uart_mac_c_l218_c7_6e20_iffalse = state_mux_uart_mac_c_l183_c3_458c_return_output;
  assign state_mux_uart_mac_c_l218_c7_6e20_return_output = _41_;
  assign clk_counter_mux_uart_mac_c_l218_c7_6e20_cond = bin_op_eq_uart_mac_c_l218_c10_fb3b_return_output;
  assign clk_counter_mux_uart_mac_c_l218_c7_6e20_iftrue = 16'h0000;
  assign clk_counter_mux_uart_mac_c_l218_c7_6e20_iffalse = 16'h0000;
  assign clk_counter_mux_uart_mac_c_l218_c7_6e20_return_output = _42_;
  assign bin_op_eq_uart_mac_c_l226_c11_28f1_left = _74_[1:0];
  assign bin_op_eq_uart_mac_c_l226_c11_28f1_right = 2'h3;
  assign bin_op_eq_uart_mac_c_l226_c11_28f1_return_output = _43_;
  assign state_mux_uart_mac_c_l226_c8_d90a_cond = bin_op_eq_uart_mac_c_l226_c11_28f1_return_output;
  assign state_mux_uart_mac_c_l226_c8_d90a_iftrue = state_mux_uart_mac_c_l231_c5_5cb0_return_output;
  assign state_mux_uart_mac_c_l226_c8_d90a_iffalse = state_mux_uart_mac_c_l183_c3_458c_return_output;
  assign state_mux_uart_mac_c_l226_c8_d90a_return_output = _44_;
  assign clk_counter_mux_uart_mac_c_l226_c8_d90a_cond = bin_op_eq_uart_mac_c_l226_c11_28f1_return_output;
  assign clk_counter_mux_uart_mac_c_l226_c8_d90a_iftrue = bin_op_plus_uart_mac_c_l230_c5_58f0_return_output[15:0];
  assign clk_counter_mux_uart_mac_c_l226_c8_d90a_iffalse = clk_counter_mux_uart_mac_c_l183_c3_458c_return_output;
  assign clk_counter_mux_uart_mac_c_l226_c8_d90a_return_output = _45_;
  assign data_out_mux_uart_mac_c_l226_c8_d90a_cond = bin_op_eq_uart_mac_c_l226_c11_28f1_return_output;
  assign data_out_mux_uart_mac_c_l226_c8_d90a_iftrue = 1'h1;
  assign data_out_mux_uart_mac_c_l226_c8_d90a_iffalse = 1'h1;
  assign data_out_mux_uart_mac_c_l226_c8_d90a_return_output = _46_;
  assign bin_op_plus_uart_mac_c_l230_c5_58f0_left = clk_counter_mux_uart_mac_c_l183_c3_458c_return_output;
  assign bin_op_plus_uart_mac_c_l230_c5_58f0_right = 1'h1;
  assign bin_op_plus_uart_mac_c_l230_c5_58f0_return_output = _47_;
  assign bin_op_gte_uart_mac_c_l231_c8_6684_left = bin_op_plus_uart_mac_c_l230_c5_58f0_return_output[15:0];
  assign bin_op_gte_uart_mac_c_l231_c8_6684_right = 16'h00c2;
  assign bin_op_gte_uart_mac_c_l231_c8_6684_return_output = _48_;
  assign state_mux_uart_mac_c_l231_c5_5cb0_cond = bin_op_gte_uart_mac_c_l231_c8_6684_return_output;
  assign state_mux_uart_mac_c_l231_c5_5cb0_iftrue = 2'h0;
  assign state_mux_uart_mac_c_l231_c5_5cb0_iffalse = state_mux_uart_mac_c_l183_c3_458c_return_output;
  assign state_mux_uart_mac_c_l231_c5_5cb0_return_output = _49_;
  assign \module_to_global.uart_data_out  = data_out_mux_uart_mac_c_l194_c3_077e_return_output;
endmodule

module unary_op_negate_int16_t_0clk_23f04728(expr, return_output);
  wire [16:0] _0_;
  wire [17:0] _1_;
  wire [16:0] bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226_left;
  wire [17:0] bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226_return_output;
  wire bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226_right;
  input [15:0] expr;
  wire [15:0] expr;
  output [16:0] return_output;
  wire [16:0] return_output;
  wire [16:0] unary_op_not_unary_op_negate_int16_t_c_l13_c17_3321_expr;
  wire [16:0] unary_op_not_unary_op_negate_int16_t_c_l13_c17_3321_return_output;
  bin_op_plus_uint17_t_uint1_t_0clk_de264c78 bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226 (
    .left(bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226_left),
    .return_output(_1_),
    .right(bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226_right)
  );
  unary_op_not_uint17_t_0clk_de264c78 unary_op_not_unary_op_negate_int16_t_c_l13_c17_3321 (
    .expr(unary_op_not_unary_op_negate_int16_t_c_l13_c17_3321_expr),
    .return_output(_0_)
  );
  assign unary_op_not_unary_op_negate_int16_t_c_l13_c17_3321_expr = { expr[15], expr };
  assign unary_op_not_unary_op_negate_int16_t_c_l13_c17_3321_return_output = _0_;
  assign bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226_left = unary_op_not_unary_op_negate_int16_t_c_l13_c17_3321_return_output;
  assign bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226_right = 1'h1;
  assign bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226_return_output = _1_;
  assign return_output = bin_op_plus_unary_op_negate_int16_t_c_l16_c22_f226_return_output[16:0];
endmodule

module unary_op_negate_int17_t_0clk_23f04728(expr, return_output);
  wire [17:0] _0_;
  wire [18:0] _1_;
  wire [17:0] bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477_left;
  wire [18:0] bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477_return_output;
  wire bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477_right;
  input [16:0] expr;
  wire [16:0] expr;
  output [17:0] return_output;
  wire [17:0] return_output;
  wire [17:0] unary_op_not_unary_op_negate_int17_t_c_l13_c17_2d57_expr;
  wire [17:0] unary_op_not_unary_op_negate_int17_t_c_l13_c17_2d57_return_output;
  bin_op_plus_uint18_t_uint1_t_0clk_de264c78 bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477 (
    .left(bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477_left),
    .return_output(_1_),
    .right(bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477_right)
  );
  unary_op_not_uint18_t_0clk_de264c78 unary_op_not_unary_op_negate_int17_t_c_l13_c17_2d57 (
    .expr(unary_op_not_unary_op_negate_int17_t_c_l13_c17_2d57_expr),
    .return_output(_0_)
  );
  assign unary_op_not_unary_op_negate_int17_t_c_l13_c17_2d57_expr = { expr[16], expr };
  assign unary_op_not_unary_op_negate_int17_t_c_l13_c17_2d57_return_output = _0_;
  assign bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477_left = unary_op_not_unary_op_negate_int17_t_c_l13_c17_2d57_return_output;
  assign bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477_right = 1'h1;
  assign bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477_return_output = _1_;
  assign return_output = bin_op_plus_unary_op_negate_int17_t_c_l16_c22_6477_return_output[17:0];
endmodule

module unary_op_not_uint17_t_0clk_de264c78(expr, return_output);
  wire [16:0] _0_;
  wire [50:0] \20110.read_pipe ;
  input [16:0] expr;
  wire [16:0] expr;
  output [16:0] return_output;
  wire [16:0] return_output;
  assign _0_ = ~ expr;
  assign \20110.read_pipe  = { expr, 34'hzzzzzzzzz };
  assign return_output = _0_;
endmodule

module unary_op_not_uint18_t_0clk_de264c78(expr, return_output);
  wire [17:0] _0_;
  wire [53:0] \17950.read_pipe ;
  input [17:0] expr;
  wire [17:0] expr;
  output [17:0] return_output;
  wire [17:0] return_output;
  assign _0_ = ~ expr;
  assign \17950.read_pipe  = { expr, 36'hzzzzzzzzz };
  assign return_output = _0_;
endmodule

module unary_op_not_uint1_t_0clk_de264c78(expr, return_output);
  wire _0_;
  wire [2:0] \2434.read_pipe ;
  input expr;
  wire expr;
  output return_output;
  wire return_output;
  assign _0_ = ~ expr;
  assign \2434.read_pipe  = { expr, 2'hz };
  assign return_output = _0_;
endmodule

module unary_op_not_uint1_t_1clk_1891d2b1(clk, expr, return_output);
  wire _0_;
  reg [5:0] _1_;
  wire [2:0] \11747.read_pipe ;
  input clk;
  wire clk;
  input expr;
  wire expr;
  wire [5:0] manual_registers;
  wire [5:0] manual_registers_r;
  output return_output;
  wire return_output;
  assign _0_ = ~ manual_registers_r[5];
  always @(posedge clk)
    _1_ <= manual_registers;
  assign manual_registers = { expr, \11747.read_pipe [1:0], manual_registers_r[5], _0_, manual_registers_r[5] };
  assign manual_registers_r = _1_;
  assign \11747.read_pipe  = manual_registers_r[5:3];
  assign return_output = _0_;
endmodule

module vga_timing_0clk_62591bf8(clk, clock_enable, \global_to_module.vga_req_stall , \return_output.pos , \return_output.hsync , \return_output.vsync , \return_output.active , \return_output.start_of_frame , \return_output.end_of_frame , \return_output.valid );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire [11:0] _13_;
  wire [11:0] _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire [11:0] _26_;
  wire _27_;
  wire [11:0] _28_;
  wire [12:0] _29_;
  wire _30_;
  wire [11:0] _31_;
  wire [12:0] _32_;
  wire [11:0] _33_;
  reg [11:0] _34_ = 12'h000;
  wire [11:0] _35_;
  reg [11:0] _36_ = 12'h000;
  wire _37_;
  reg _38_ = 1'h1;
  wire _39_;
  reg _40_ = 1'h1;
  wire _41_;
  reg _42_ = 1'h1;
  wire bin_op_and_vga_timing_h_l181_c7_2847_left;
  wire bin_op_and_vga_timing_h_l181_c7_2847_return_output;
  wire bin_op_and_vga_timing_h_l181_c7_2847_right;
  wire bin_op_and_vga_timing_h_l185_c23_086b_left;
  wire bin_op_and_vga_timing_h_l185_c23_086b_return_output;
  wire bin_op_and_vga_timing_h_l185_c23_086b_right;
  wire bin_op_and_vga_timing_h_l186_c21_f2cf_left;
  wire bin_op_and_vga_timing_h_l186_c21_f2cf_return_output;
  wire bin_op_and_vga_timing_h_l186_c21_f2cf_right;
  wire bin_op_and_vga_timing_h_l196_c9_d90d_left;
  wire bin_op_and_vga_timing_h_l196_c9_d90d_return_output;
  wire bin_op_and_vga_timing_h_l196_c9_d90d_right;
  wire bin_op_and_vga_timing_h_l205_c9_a686_left;
  wire bin_op_and_vga_timing_h_l205_c9_a686_return_output;
  wire bin_op_and_vga_timing_h_l205_c9_a686_right;
  wire bin_op_and_vga_timing_h_l214_c9_74eb_left;
  wire bin_op_and_vga_timing_h_l214_c9_74eb_return_output;
  wire bin_op_and_vga_timing_h_l214_c9_74eb_right;
  wire [11:0] bin_op_eq_vga_timing_h_l185_c23_34d3_left;
  wire bin_op_eq_vga_timing_h_l185_c23_34d3_return_output;
  wire bin_op_eq_vga_timing_h_l185_c23_34d3_right;
  wire [11:0] bin_op_eq_vga_timing_h_l185_c41_e9e2_left;
  wire bin_op_eq_vga_timing_h_l185_c41_e9e2_return_output;
  wire bin_op_eq_vga_timing_h_l185_c41_e9e2_right;
  wire [11:0] bin_op_eq_vga_timing_h_l186_c21_053c_left;
  wire bin_op_eq_vga_timing_h_l186_c21_053c_return_output;
  wire [9:0] bin_op_eq_vga_timing_h_l186_c21_053c_right;
  wire [11:0] bin_op_eq_vga_timing_h_l186_c46_ce69_left;
  wire bin_op_eq_vga_timing_h_l186_c46_ce69_return_output;
  wire [8:0] bin_op_eq_vga_timing_h_l186_c46_ce69_right;
  wire [11:0] bin_op_eq_vga_timing_h_l214_c37_15fd_left;
  wire bin_op_eq_vga_timing_h_l214_c37_15fd_return_output;
  wire [9:0] bin_op_eq_vga_timing_h_l214_c37_15fd_right;
  wire [11:0] bin_op_eq_vga_timing_h_l214_c9_3c99_left;
  wire bin_op_eq_vga_timing_h_l214_c9_3c99_return_output;
  wire [9:0] bin_op_eq_vga_timing_h_l214_c9_3c99_right;
  wire [11:0] bin_op_eq_vga_timing_h_l218_c13_9562_left;
  wire bin_op_eq_vga_timing_h_l218_c13_9562_return_output;
  wire [9:0] bin_op_eq_vga_timing_h_l218_c13_9562_right;
  wire [11:0] bin_op_eq_vga_timing_h_l223_c8_03e2_left;
  wire bin_op_eq_vga_timing_h_l223_c8_03e2_return_output;
  wire [9:0] bin_op_eq_vga_timing_h_l223_c8_03e2_right;
  wire [11:0] bin_op_gte_vga_timing_h_l196_c9_5191_left;
  wire bin_op_gte_vga_timing_h_l196_c9_5191_return_output;
  wire [10:0] bin_op_gte_vga_timing_h_l196_c9_5191_right;
  wire [11:0] bin_op_gte_vga_timing_h_l205_c9_faba_left;
  wire bin_op_gte_vga_timing_h_l205_c9_faba_return_output;
  wire [9:0] bin_op_gte_vga_timing_h_l205_c9_faba_right;
  wire [11:0] bin_op_lt_vga_timing_h_l181_c28_9eae_left;
  wire bin_op_lt_vga_timing_h_l181_c28_9eae_return_output;
  wire [8:0] bin_op_lt_vga_timing_h_l181_c28_9eae_right;
  wire [11:0] bin_op_lt_vga_timing_h_l181_c7_f925_left;
  wire bin_op_lt_vga_timing_h_l181_c7_f925_return_output;
  wire [9:0] bin_op_lt_vga_timing_h_l181_c7_f925_right;
  wire [11:0] bin_op_lt_vga_timing_h_l196_c42_c4f2_left;
  wire bin_op_lt_vga_timing_h_l196_c42_c4f2_return_output;
  wire [11:0] bin_op_lt_vga_timing_h_l196_c42_c4f2_right;
  wire [11:0] bin_op_lt_vga_timing_h_l205_c42_9a11_left;
  wire bin_op_lt_vga_timing_h_l205_c42_9a11_return_output;
  wire [10:0] bin_op_lt_vga_timing_h_l205_c42_9a11_right;
  wire [11:0] bin_op_plus_vga_timing_h_l220_c20_9dde_left;
  wire [12:0] bin_op_plus_vga_timing_h_l220_c20_9dde_return_output;
  wire bin_op_plus_vga_timing_h_l220_c20_9dde_right;
  wire [11:0] bin_op_plus_vga_timing_h_l229_c20_984a_left;
  wire [12:0] bin_op_plus_vga_timing_h_l229_c20_984a_return_output;
  wire bin_op_plus_vga_timing_h_l229_c20_984a_right;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input \global_to_module.vga_req_stall ;
  wire \global_to_module.vga_req_stall ;
  wire [11:0] h_cntr_reg;
  wire h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_cond;
  wire [11:0] h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iffalse;
  wire [11:0] h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iftrue;
  wire [11:0] h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_return_output;
  wire h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_cond;
  wire [11:0] h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_iffalse;
  wire [11:0] h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_iftrue;
  wire [11:0] h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_return_output;
  wire h_sync_reg;
  wire h_sync_reg_mux_vga_timing_h_l194_c3_5b24_cond;
  wire h_sync_reg_mux_vga_timing_h_l194_c3_5b24_iffalse;
  wire h_sync_reg_mux_vga_timing_h_l194_c3_5b24_iftrue;
  wire h_sync_reg_mux_vga_timing_h_l194_c3_5b24_return_output;
  wire h_sync_reg_mux_vga_timing_h_l196_c5_1903_cond;
  wire h_sync_reg_mux_vga_timing_h_l196_c5_1903_iffalse;
  wire h_sync_reg_mux_vga_timing_h_l196_c5_1903_iftrue;
  wire h_sync_reg_mux_vga_timing_h_l196_c5_1903_return_output;
  wire o_active_mux_vga_timing_h_l181_c3_d207_cond;
  wire o_active_mux_vga_timing_h_l181_c3_d207_iffalse;
  wire o_active_mux_vga_timing_h_l181_c3_d207_iftrue;
  wire o_active_mux_vga_timing_h_l181_c3_d207_return_output;
  wire [11:0] reg_comb_h_cntr_reg;
  wire reg_comb_h_sync_reg;
  wire [11:0] reg_comb_v_cntr_reg;
  wire reg_comb_v_sync_reg;
  wire reg_comb_valid_reg;
  output \return_output.active ;
  wire \return_output.active ;
  output \return_output.end_of_frame ;
  wire \return_output.end_of_frame ;
  output \return_output.hsync ;
  wire \return_output.hsync ;
  output [23:0] \return_output.pos ;
  wire [23:0] \return_output.pos ;
  output \return_output.start_of_frame ;
  wire \return_output.start_of_frame ;
  output \return_output.valid ;
  wire \return_output.valid ;
  output \return_output.vsync ;
  wire \return_output.vsync ;
  wire unary_op_not_vga_timing_h_l193_c20_8c4d_expr;
  wire unary_op_not_vga_timing_h_l193_c20_8c4d_return_output;
  wire [11:0] v_cntr_reg;
  wire v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_cond;
  wire [11:0] v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iffalse;
  wire [11:0] v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iftrue;
  wire [11:0] v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_return_output;
  wire v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_cond;
  wire [11:0] v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_iffalse;
  wire [11:0] v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_iftrue;
  wire [11:0] v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_return_output;
  wire v_cntr_reg_mux_vga_timing_h_l218_c10_0564_cond;
  wire [11:0] v_cntr_reg_mux_vga_timing_h_l218_c10_0564_iffalse;
  wire [11:0] v_cntr_reg_mux_vga_timing_h_l218_c10_0564_iftrue;
  wire [11:0] v_cntr_reg_mux_vga_timing_h_l218_c10_0564_return_output;
  wire v_sync_reg;
  wire v_sync_reg_mux_vga_timing_h_l194_c3_5b24_cond;
  wire v_sync_reg_mux_vga_timing_h_l194_c3_5b24_iffalse;
  wire v_sync_reg_mux_vga_timing_h_l194_c3_5b24_iftrue;
  wire v_sync_reg_mux_vga_timing_h_l194_c3_5b24_return_output;
  wire v_sync_reg_mux_vga_timing_h_l205_c5_8287_cond;
  wire v_sync_reg_mux_vga_timing_h_l205_c5_8287_iffalse;
  wire v_sync_reg_mux_vga_timing_h_l205_c5_8287_iftrue;
  wire v_sync_reg_mux_vga_timing_h_l205_c5_8287_return_output;
  wire valid_reg;
  assign _33_ = clock_enable ? reg_comb_h_cntr_reg : h_cntr_reg;
  always @(posedge clk)
    _34_ <= _33_;
  assign _35_ = clock_enable ? reg_comb_v_cntr_reg : v_cntr_reg;
  always @(posedge clk)
    _36_ <= _35_;
  assign _37_ = clock_enable ? reg_comb_h_sync_reg : h_sync_reg;
  always @(posedge clk)
    _38_ <= _37_;
  assign _39_ = clock_enable ? reg_comb_v_sync_reg : v_sync_reg;
  always @(posedge clk)
    _40_ <= _39_;
  assign _41_ = clock_enable ? reg_comb_valid_reg : valid_reg;
  always @(posedge clk)
    _42_ <= _41_;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_vga_timing_h_l181_c7_2847 (
    .left(bin_op_and_vga_timing_h_l181_c7_2847_left),
    .return_output(_02_),
    .right(bin_op_and_vga_timing_h_l181_c7_2847_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_vga_timing_h_l185_c23_086b (
    .left(bin_op_and_vga_timing_h_l185_c23_086b_left),
    .return_output(_06_),
    .right(bin_op_and_vga_timing_h_l185_c23_086b_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_vga_timing_h_l186_c21_f2cf (
    .left(bin_op_and_vga_timing_h_l186_c21_f2cf_left),
    .return_output(_09_),
    .right(bin_op_and_vga_timing_h_l186_c21_f2cf_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_vga_timing_h_l196_c9_d90d (
    .left(bin_op_and_vga_timing_h_l196_c9_d90d_left),
    .return_output(_17_),
    .right(bin_op_and_vga_timing_h_l196_c9_d90d_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_vga_timing_h_l205_c9_a686 (
    .left(bin_op_and_vga_timing_h_l205_c9_a686_left),
    .return_output(_21_),
    .right(bin_op_and_vga_timing_h_l205_c9_a686_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_vga_timing_h_l214_c9_74eb (
    .left(bin_op_and_vga_timing_h_l214_c9_74eb_left),
    .return_output(_25_),
    .right(bin_op_and_vga_timing_h_l214_c9_74eb_right)
  );
  bin_op_eq_uint12_t_uint1_t_0clk_de264c78 bin_op_eq_vga_timing_h_l185_c23_34d3 (
    .left(bin_op_eq_vga_timing_h_l185_c23_34d3_left),
    .return_output(_04_),
    .right(bin_op_eq_vga_timing_h_l185_c23_34d3_right)
  );
  bin_op_eq_uint12_t_uint1_t_0clk_de264c78 bin_op_eq_vga_timing_h_l185_c41_e9e2 (
    .left(bin_op_eq_vga_timing_h_l185_c41_e9e2_left),
    .return_output(_05_),
    .right(bin_op_eq_vga_timing_h_l185_c41_e9e2_right)
  );
  bin_op_eq_uint12_t_uint10_t_0clk_de264c78 bin_op_eq_vga_timing_h_l186_c21_053c (
    .left(bin_op_eq_vga_timing_h_l186_c21_053c_left),
    .return_output(_07_),
    .right(bin_op_eq_vga_timing_h_l186_c21_053c_right)
  );
  bin_op_eq_uint12_t_uint9_t_0clk_de264c78 bin_op_eq_vga_timing_h_l186_c46_ce69 (
    .left(bin_op_eq_vga_timing_h_l186_c46_ce69_left),
    .return_output(_08_),
    .right(bin_op_eq_vga_timing_h_l186_c46_ce69_right)
  );
  bin_op_eq_uint12_t_uint10_t_0clk_de264c78 bin_op_eq_vga_timing_h_l214_c37_15fd (
    .left(bin_op_eq_vga_timing_h_l214_c37_15fd_left),
    .return_output(_24_),
    .right(bin_op_eq_vga_timing_h_l214_c37_15fd_right)
  );
  bin_op_eq_uint12_t_uint10_t_0clk_de264c78 bin_op_eq_vga_timing_h_l214_c9_3c99 (
    .left(bin_op_eq_vga_timing_h_l214_c9_3c99_left),
    .return_output(_23_),
    .right(bin_op_eq_vga_timing_h_l214_c9_3c99_right)
  );
  bin_op_eq_uint12_t_uint10_t_0clk_de264c78 bin_op_eq_vga_timing_h_l218_c13_9562 (
    .left(bin_op_eq_vga_timing_h_l218_c13_9562_left),
    .return_output(_27_),
    .right(bin_op_eq_vga_timing_h_l218_c13_9562_right)
  );
  bin_op_eq_uint12_t_uint10_t_0clk_de264c78 bin_op_eq_vga_timing_h_l223_c8_03e2 (
    .left(bin_op_eq_vga_timing_h_l223_c8_03e2_left),
    .return_output(_30_),
    .right(bin_op_eq_vga_timing_h_l223_c8_03e2_right)
  );
  bin_op_gte_uint12_t_uint11_t_0clk_de264c78 bin_op_gte_vga_timing_h_l196_c9_5191 (
    .left(bin_op_gte_vga_timing_h_l196_c9_5191_left),
    .return_output(_15_),
    .right(bin_op_gte_vga_timing_h_l196_c9_5191_right)
  );
  bin_op_gte_uint12_t_uint10_t_0clk_de264c78 bin_op_gte_vga_timing_h_l205_c9_faba (
    .left(bin_op_gte_vga_timing_h_l205_c9_faba_left),
    .return_output(_19_),
    .right(bin_op_gte_vga_timing_h_l205_c9_faba_right)
  );
  bin_op_lt_uint12_t_uint9_t_0clk_de264c78 bin_op_lt_vga_timing_h_l181_c28_9eae (
    .left(bin_op_lt_vga_timing_h_l181_c28_9eae_left),
    .return_output(_01_),
    .right(bin_op_lt_vga_timing_h_l181_c28_9eae_right)
  );
  bin_op_lt_uint12_t_uint10_t_0clk_de264c78 bin_op_lt_vga_timing_h_l181_c7_f925 (
    .left(bin_op_lt_vga_timing_h_l181_c7_f925_left),
    .return_output(_00_),
    .right(bin_op_lt_vga_timing_h_l181_c7_f925_right)
  );
  bin_op_lt_uint12_t_uint12_t_0clk_de264c78 bin_op_lt_vga_timing_h_l196_c42_c4f2 (
    .left(bin_op_lt_vga_timing_h_l196_c42_c4f2_left),
    .return_output(_16_),
    .right(bin_op_lt_vga_timing_h_l196_c42_c4f2_right)
  );
  bin_op_lt_uint12_t_uint11_t_0clk_de264c78 bin_op_lt_vga_timing_h_l205_c42_9a11 (
    .left(bin_op_lt_vga_timing_h_l205_c42_9a11_left),
    .return_output(_20_),
    .right(bin_op_lt_vga_timing_h_l205_c42_9a11_right)
  );
  bin_op_plus_uint12_t_uint1_t_0clk_de264c78 bin_op_plus_vga_timing_h_l220_c20_9dde (
    .left(bin_op_plus_vga_timing_h_l220_c20_9dde_left),
    .return_output(_29_),
    .right(bin_op_plus_vga_timing_h_l220_c20_9dde_right)
  );
  bin_op_plus_uint12_t_uint1_t_0clk_de264c78 bin_op_plus_vga_timing_h_l229_c20_984a (
    .left(bin_op_plus_vga_timing_h_l229_c20_984a_left),
    .return_output(_32_),
    .right(bin_op_plus_vga_timing_h_l229_c20_984a_right)
  );
  mux_uint1_t_uint12_t_uint12_t_0clk_de264c78 h_cntr_reg_mux_vga_timing_h_l194_c3_5b24 (
    .cond(h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_cond),
    .iffalse(h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iffalse),
    .iftrue(h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iftrue),
    .return_output(_14_)
  );
  mux_uint1_t_uint12_t_uint12_t_0clk_de264c78 h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e (
    .cond(h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_cond),
    .iffalse(h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_iffalse),
    .iftrue(h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_iftrue),
    .return_output(_31_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 h_sync_reg_mux_vga_timing_h_l194_c3_5b24 (
    .cond(h_sync_reg_mux_vga_timing_h_l194_c3_5b24_cond),
    .iffalse(h_sync_reg_mux_vga_timing_h_l194_c3_5b24_iffalse),
    .iftrue(h_sync_reg_mux_vga_timing_h_l194_c3_5b24_iftrue),
    .return_output(_11_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 h_sync_reg_mux_vga_timing_h_l196_c5_1903 (
    .cond(h_sync_reg_mux_vga_timing_h_l196_c5_1903_cond),
    .iffalse(h_sync_reg_mux_vga_timing_h_l196_c5_1903_iffalse),
    .iftrue(h_sync_reg_mux_vga_timing_h_l196_c5_1903_iftrue),
    .return_output(_18_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_active_mux_vga_timing_h_l181_c3_d207 (
    .cond(o_active_mux_vga_timing_h_l181_c3_d207_cond),
    .iffalse(o_active_mux_vga_timing_h_l181_c3_d207_iffalse),
    .iftrue(o_active_mux_vga_timing_h_l181_c3_d207_iftrue),
    .return_output(_03_)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_vga_timing_h_l193_c20_8c4d (
    .expr(unary_op_not_vga_timing_h_l193_c20_8c4d_expr),
    .return_output(_10_)
  );
  mux_uint1_t_uint12_t_uint12_t_0clk_de264c78 v_cntr_reg_mux_vga_timing_h_l194_c3_5b24 (
    .cond(v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_cond),
    .iffalse(v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iffalse),
    .iftrue(v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iftrue),
    .return_output(_13_)
  );
  mux_uint1_t_uint12_t_uint12_t_0clk_de264c78 v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e (
    .cond(v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_cond),
    .iffalse(v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_iffalse),
    .iftrue(v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_iftrue),
    .return_output(_26_)
  );
  mux_uint1_t_uint12_t_uint12_t_0clk_de264c78 v_cntr_reg_mux_vga_timing_h_l218_c10_0564 (
    .cond(v_cntr_reg_mux_vga_timing_h_l218_c10_0564_cond),
    .iffalse(v_cntr_reg_mux_vga_timing_h_l218_c10_0564_iffalse),
    .iftrue(v_cntr_reg_mux_vga_timing_h_l218_c10_0564_iftrue),
    .return_output(_28_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 v_sync_reg_mux_vga_timing_h_l194_c3_5b24 (
    .cond(v_sync_reg_mux_vga_timing_h_l194_c3_5b24_cond),
    .iffalse(v_sync_reg_mux_vga_timing_h_l194_c3_5b24_iffalse),
    .iftrue(v_sync_reg_mux_vga_timing_h_l194_c3_5b24_iftrue),
    .return_output(_12_)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 v_sync_reg_mux_vga_timing_h_l205_c5_8287 (
    .cond(v_sync_reg_mux_vga_timing_h_l205_c5_8287_cond),
    .iffalse(v_sync_reg_mux_vga_timing_h_l205_c5_8287_iffalse),
    .iftrue(v_sync_reg_mux_vga_timing_h_l205_c5_8287_iftrue),
    .return_output(_22_)
  );
  assign h_cntr_reg = _34_;
  assign v_cntr_reg = _36_;
  assign h_sync_reg = _38_;
  assign v_sync_reg = _40_;
  assign valid_reg = _42_;
  assign reg_comb_h_cntr_reg = h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_return_output;
  assign reg_comb_v_cntr_reg = v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_return_output;
  assign reg_comb_h_sync_reg = h_sync_reg_mux_vga_timing_h_l194_c3_5b24_return_output;
  assign reg_comb_v_sync_reg = v_sync_reg_mux_vga_timing_h_l194_c3_5b24_return_output;
  assign reg_comb_valid_reg = unary_op_not_vga_timing_h_l193_c20_8c4d_return_output;
  assign bin_op_lt_vga_timing_h_l181_c7_f925_left = h_cntr_reg;
  assign bin_op_lt_vga_timing_h_l181_c7_f925_right = 10'h280;
  assign bin_op_lt_vga_timing_h_l181_c7_f925_return_output = _00_;
  assign bin_op_lt_vga_timing_h_l181_c28_9eae_left = v_cntr_reg;
  assign bin_op_lt_vga_timing_h_l181_c28_9eae_right = 9'h1e0;
  assign bin_op_lt_vga_timing_h_l181_c28_9eae_return_output = _01_;
  assign bin_op_and_vga_timing_h_l181_c7_2847_left = bin_op_lt_vga_timing_h_l181_c7_f925_return_output;
  assign bin_op_and_vga_timing_h_l181_c7_2847_right = bin_op_lt_vga_timing_h_l181_c28_9eae_return_output;
  assign bin_op_and_vga_timing_h_l181_c7_2847_return_output = _02_;
  assign o_active_mux_vga_timing_h_l181_c3_d207_cond = bin_op_and_vga_timing_h_l181_c7_2847_return_output;
  assign o_active_mux_vga_timing_h_l181_c3_d207_iftrue = 1'h1;
  assign o_active_mux_vga_timing_h_l181_c3_d207_iffalse = 1'h0;
  assign o_active_mux_vga_timing_h_l181_c3_d207_return_output = _03_;
  assign bin_op_eq_vga_timing_h_l185_c23_34d3_left = h_cntr_reg;
  assign bin_op_eq_vga_timing_h_l185_c23_34d3_right = 1'h0;
  assign bin_op_eq_vga_timing_h_l185_c23_34d3_return_output = _04_;
  assign bin_op_eq_vga_timing_h_l185_c41_e9e2_left = v_cntr_reg;
  assign bin_op_eq_vga_timing_h_l185_c41_e9e2_right = 1'h0;
  assign bin_op_eq_vga_timing_h_l185_c41_e9e2_return_output = _05_;
  assign bin_op_and_vga_timing_h_l185_c23_086b_left = bin_op_eq_vga_timing_h_l185_c23_34d3_return_output;
  assign bin_op_and_vga_timing_h_l185_c23_086b_right = bin_op_eq_vga_timing_h_l185_c41_e9e2_return_output;
  assign bin_op_and_vga_timing_h_l185_c23_086b_return_output = _06_;
  assign bin_op_eq_vga_timing_h_l186_c21_053c_left = h_cntr_reg;
  assign bin_op_eq_vga_timing_h_l186_c21_053c_right = 10'h27f;
  assign bin_op_eq_vga_timing_h_l186_c21_053c_return_output = _07_;
  assign bin_op_eq_vga_timing_h_l186_c46_ce69_left = v_cntr_reg;
  assign bin_op_eq_vga_timing_h_l186_c46_ce69_right = 9'h1df;
  assign bin_op_eq_vga_timing_h_l186_c46_ce69_return_output = _08_;
  assign bin_op_and_vga_timing_h_l186_c21_f2cf_left = bin_op_eq_vga_timing_h_l186_c21_053c_return_output;
  assign bin_op_and_vga_timing_h_l186_c21_f2cf_right = bin_op_eq_vga_timing_h_l186_c46_ce69_return_output;
  assign bin_op_and_vga_timing_h_l186_c21_f2cf_return_output = _09_;
  assign unary_op_not_vga_timing_h_l193_c20_8c4d_expr = \global_to_module.vga_req_stall ;
  assign unary_op_not_vga_timing_h_l193_c20_8c4d_return_output = _10_;
  assign h_sync_reg_mux_vga_timing_h_l194_c3_5b24_cond = unary_op_not_vga_timing_h_l193_c20_8c4d_return_output;
  assign h_sync_reg_mux_vga_timing_h_l194_c3_5b24_iftrue = h_sync_reg_mux_vga_timing_h_l196_c5_1903_return_output;
  assign h_sync_reg_mux_vga_timing_h_l194_c3_5b24_iffalse = h_sync_reg;
  assign h_sync_reg_mux_vga_timing_h_l194_c3_5b24_return_output = _11_;
  assign v_sync_reg_mux_vga_timing_h_l194_c3_5b24_cond = unary_op_not_vga_timing_h_l193_c20_8c4d_return_output;
  assign v_sync_reg_mux_vga_timing_h_l194_c3_5b24_iftrue = v_sync_reg_mux_vga_timing_h_l205_c5_8287_return_output;
  assign v_sync_reg_mux_vga_timing_h_l194_c3_5b24_iffalse = v_sync_reg;
  assign v_sync_reg_mux_vga_timing_h_l194_c3_5b24_return_output = _12_;
  assign v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_cond = unary_op_not_vga_timing_h_l193_c20_8c4d_return_output;
  assign v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iftrue = v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_return_output;
  assign v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iffalse = v_cntr_reg;
  assign v_cntr_reg_mux_vga_timing_h_l194_c3_5b24_return_output = _13_;
  assign h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_cond = unary_op_not_vga_timing_h_l193_c20_8c4d_return_output;
  assign h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iftrue = h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_return_output;
  assign h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_iffalse = h_cntr_reg;
  assign h_cntr_reg_mux_vga_timing_h_l194_c3_5b24_return_output = _14_;
  assign bin_op_gte_vga_timing_h_l196_c9_5191_left = h_cntr_reg;
  assign bin_op_gte_vga_timing_h_l196_c9_5191_right = 11'h28f;
  assign bin_op_gte_vga_timing_h_l196_c9_5191_return_output = _15_;
  assign bin_op_lt_vga_timing_h_l196_c42_c4f2_left = h_cntr_reg;
  assign bin_op_lt_vga_timing_h_l196_c42_c4f2_right = 12'h2ef;
  assign bin_op_lt_vga_timing_h_l196_c42_c4f2_return_output = _16_;
  assign bin_op_and_vga_timing_h_l196_c9_d90d_left = bin_op_gte_vga_timing_h_l196_c9_5191_return_output;
  assign bin_op_and_vga_timing_h_l196_c9_d90d_right = bin_op_lt_vga_timing_h_l196_c42_c4f2_return_output;
  assign bin_op_and_vga_timing_h_l196_c9_d90d_return_output = _17_;
  assign h_sync_reg_mux_vga_timing_h_l196_c5_1903_cond = bin_op_and_vga_timing_h_l196_c9_d90d_return_output;
  assign h_sync_reg_mux_vga_timing_h_l196_c5_1903_iftrue = 1'h0;
  assign h_sync_reg_mux_vga_timing_h_l196_c5_1903_iffalse = 1'h1;
  assign h_sync_reg_mux_vga_timing_h_l196_c5_1903_return_output = _18_;
  assign bin_op_gte_vga_timing_h_l205_c9_faba_left = v_cntr_reg;
  assign bin_op_gte_vga_timing_h_l205_c9_faba_right = 10'h1e9;
  assign bin_op_gte_vga_timing_h_l205_c9_faba_return_output = _19_;
  assign bin_op_lt_vga_timing_h_l205_c42_9a11_left = v_cntr_reg;
  assign bin_op_lt_vga_timing_h_l205_c42_9a11_right = 11'h1eb;
  assign bin_op_lt_vga_timing_h_l205_c42_9a11_return_output = _20_;
  assign bin_op_and_vga_timing_h_l205_c9_a686_left = bin_op_gte_vga_timing_h_l205_c9_faba_return_output;
  assign bin_op_and_vga_timing_h_l205_c9_a686_right = bin_op_lt_vga_timing_h_l205_c42_9a11_return_output;
  assign bin_op_and_vga_timing_h_l205_c9_a686_return_output = _21_;
  assign v_sync_reg_mux_vga_timing_h_l205_c5_8287_cond = bin_op_and_vga_timing_h_l205_c9_a686_return_output;
  assign v_sync_reg_mux_vga_timing_h_l205_c5_8287_iftrue = 1'h0;
  assign v_sync_reg_mux_vga_timing_h_l205_c5_8287_iffalse = 1'h1;
  assign v_sync_reg_mux_vga_timing_h_l205_c5_8287_return_output = _22_;
  assign bin_op_eq_vga_timing_h_l214_c9_3c99_left = h_cntr_reg;
  assign bin_op_eq_vga_timing_h_l214_c9_3c99_right = 10'h31f;
  assign bin_op_eq_vga_timing_h_l214_c9_3c99_return_output = _23_;
  assign bin_op_eq_vga_timing_h_l214_c37_15fd_left = v_cntr_reg;
  assign bin_op_eq_vga_timing_h_l214_c37_15fd_right = 10'h20c;
  assign bin_op_eq_vga_timing_h_l214_c37_15fd_return_output = _24_;
  assign bin_op_and_vga_timing_h_l214_c9_74eb_left = bin_op_eq_vga_timing_h_l214_c9_3c99_return_output;
  assign bin_op_and_vga_timing_h_l214_c9_74eb_right = bin_op_eq_vga_timing_h_l214_c37_15fd_return_output;
  assign bin_op_and_vga_timing_h_l214_c9_74eb_return_output = _25_;
  assign v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_cond = bin_op_and_vga_timing_h_l214_c9_74eb_return_output;
  assign v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_iftrue = 12'h000;
  assign v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_iffalse = v_cntr_reg_mux_vga_timing_h_l218_c10_0564_return_output;
  assign v_cntr_reg_mux_vga_timing_h_l214_c5_ee7e_return_output = _26_;
  assign bin_op_eq_vga_timing_h_l218_c13_9562_left = h_cntr_reg;
  assign bin_op_eq_vga_timing_h_l218_c13_9562_right = 10'h31f;
  assign bin_op_eq_vga_timing_h_l218_c13_9562_return_output = _27_;
  assign v_cntr_reg_mux_vga_timing_h_l218_c10_0564_cond = bin_op_eq_vga_timing_h_l218_c13_9562_return_output;
  assign v_cntr_reg_mux_vga_timing_h_l218_c10_0564_iftrue = bin_op_plus_vga_timing_h_l220_c20_9dde_return_output[11:0];
  assign v_cntr_reg_mux_vga_timing_h_l218_c10_0564_iffalse = v_cntr_reg;
  assign v_cntr_reg_mux_vga_timing_h_l218_c10_0564_return_output = _28_;
  assign bin_op_plus_vga_timing_h_l220_c20_9dde_left = v_cntr_reg;
  assign bin_op_plus_vga_timing_h_l220_c20_9dde_right = 1'h1;
  assign bin_op_plus_vga_timing_h_l220_c20_9dde_return_output = _29_;
  assign bin_op_eq_vga_timing_h_l223_c8_03e2_left = h_cntr_reg;
  assign bin_op_eq_vga_timing_h_l223_c8_03e2_right = 10'h31f;
  assign bin_op_eq_vga_timing_h_l223_c8_03e2_return_output = _30_;
  assign h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_cond = bin_op_eq_vga_timing_h_l223_c8_03e2_return_output;
  assign h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_iftrue = 12'h000;
  assign h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_iffalse = bin_op_plus_vga_timing_h_l229_c20_984a_return_output[11:0];
  assign h_cntr_reg_mux_vga_timing_h_l223_c5_2e9e_return_output = _31_;
  assign bin_op_plus_vga_timing_h_l229_c20_984a_left = h_cntr_reg;
  assign bin_op_plus_vga_timing_h_l229_c20_984a_right = 1'h1;
  assign bin_op_plus_vga_timing_h_l229_c20_984a_return_output = _32_;
  assign \return_output.pos  = { v_cntr_reg, h_cntr_reg };
  assign \return_output.hsync  = h_sync_reg;
  assign \return_output.vsync  = v_sync_reg;
  assign \return_output.active  = o_active_mux_vga_timing_h_l181_c3_d207_return_output;
  assign \return_output.start_of_frame  = bin_op_and_vga_timing_h_l185_c23_086b_return_output;
  assign \return_output.end_of_frame  = bin_op_and_vga_timing_h_l186_c21_f2cf_return_output;
  assign \return_output.valid  = valid_reg;
endmodule

module vsync_debug_0clk_de264c78(\global_to_module.vsync , return_output);
  input \global_to_module.vsync ;
  wire \global_to_module.vsync ;
  output return_output;
  wire return_output;
  assign return_output = \global_to_module.vsync ;
endmodule
