Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug  1 17:52:49 2020
| Host         : LAPTOP-6HR1D0VC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lights_control_sets_placed.rpt
| Design       : lights
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   138 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     3 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             252 |           79 |
| No           | No                    | Yes                    |              74 |           27 |
| No           | Yes                   | No                     |             126 |           34 |
| Yes          | No                    | No                     |             192 |           67 |
| Yes          | No                    | Yes                    |              19 |            7 |
| Yes          | Yes                   | No                     |             111 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                 Enable Signal                                |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/pclk |                                                                              |                                                                               |                1 |              1 |
|  clk_10/inst/clk_out3                                  |                                                                              |                                                                               |                1 |              1 |
|  Clk_Division1/inst/Clk_BUFG                           |                                                                              |                                                                               |                1 |              2 |
| ~clk_100MHz_IBUF_BUFG                                  |                                                                              |                                                                               |                2 |              2 |
| ~Driver_IIC0/inst/IIC_Busy_BUFG                        |                                                                              |                                                                               |                1 |              2 |
|  clk_10/inst/clk_out3                                  |                                                                              | RGB_LED_Task0/inst/Driver_SK6805_0/Rst_0                                      |                2 |              3 |
|  clk_10/inst/clk_out3                                  | Diver_OV5647_Init/inst/Req_Cnt[3]_i_1_n_0                                    |                                                                               |                1 |              4 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/curr_delay                  |                                                                               |                2 |              5 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/end_dly_0                   |                                                                               |                1 |              5 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/sum_dly                     |                                                                               |                2 |              5 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/start_dly_1                 |                                                                               |                1 |              5 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/data_shift[1]_0             |                                                                               |                4 |              8 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/to_cnt[1]_1                 | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/p_5_out[1]                   |                2 |              8 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/to_cnt[0]_2                 | Driver_MIPI0/inst/Data_To_Csi/U0/lane_align_inst/p_5_out[0]                   |                2 |              8 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/packet_size[15]_i_1_n_0         |                                                                               |                2 |              8 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Driver_Bayer_To_RGB0/color_r[9]_i_1_n_0                    |                                                                               |                6 |              8 |
|  RGB_LED_Task0/inst/Clk_Division0/Clk                  |                                                                              | RGB_LED_Task0/inst/Driver_SK6805_0/Rst_0                                      |                2 |              9 |
|  clk_10/inst/clk_out3                                  | RGB_LED_Task0/inst/Driver_SK6805_0/Data_Cnt[8]_i_1_n_0                       | RGB_LED_Task0/inst/Driver_SK6805_0/Rst_0                                      |                3 |              9 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/m_axis_tvalid                   | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/valid_neg                                |                2 |             10 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata                                   | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/frame_start_pos                          |                3 |             10 |
|  clk_10/inst/clk_out3                                  | RGB_LED_Task0/inst/Driver_SK6805_0/Send_Cnt[9]_i_1_n_0                       | RGB_LED_Task0/inst/Driver_SK6805_0/Rst_0                                      |                4 |             10 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  |                                                                              | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/frame_start_pos                          |                5 |             11 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[9]_0[0]                       | Driver_MIPI0/inst/Driver_Bayer_To_RGB0/addra[10]_i_1_n_0                      |                3 |             11 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/wait_cnt                    | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0 |                3 |             13 |
|  clk_10/inst/clk_out2                                  |                                                                              |                                                                               |                9 |             14 |
|  clk_100MHz_IBUF_BUFG                                  |                                                                              |                                                                               |                7 |             14 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/vdata_reg[5]_0[0]                       | Driver_MIPI0/inst/Driver_Csi_To_Dvp0/unpack_cnt                               |                4 |             15 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_2_n_0        | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_1_n_0         |                4 |             16 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_To_Csi/U0/parser_inst/packet_size[7]                  |                                                                               |                4 |             16 |
| ~Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  |                                                                              |                                                                               |                4 |             17 |
|  clk_100MHz_IBUF_BUFG                                  |                                                                              | RGB_LED_Task0/inst/Driver_SK6805_0/Rst_0                                      |                7 |             18 |
|  clk_10/inst/clk_out2                                  |                                                                              | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0  |                5 |             19 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_val[0]_i_1_n_0  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0  |                5 |             20 |
|  clk_10/inst/clk_out2                                  | Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0 |                                                                               |                6 |             20 |
| ~RGB_LED_Task0/inst/Clk_Division1/Clk_2                |                                                                              | RGB_LED_Task0/inst/Driver_SK6805_0/Rst_0                                      |                8 |             21 |
|  clk_10/inst/clk_out1                                  |                                                                              | Driver_IIC0/inst/SDA_Dir_i_2_n_0                                              |                8 |             23 |
| ~Driver_IIC0/inst/IIC_Busy_BUFG                        | Diver_OV5647_Init/inst/Reg_Addr[14]_i_1_n_0                                  |                                                                               |               15 |             28 |
|  clk_100MHz_IBUF_BUFG                                  |                                                                              | Clk_Division1/inst/Count[0]_i_1_n_0                                           |                8 |             32 |
|  clk_100MHz_IBUF_BUFG                                  |                                                                              | RGB_LED_Task0/inst/Clk_Division0/Count0                                       |                8 |             32 |
|  clk_100MHz_IBUF_BUFG                                  |                                                                              | RGB_LED_Task0/inst/Clk_Division1/Count[0]_i_1_n_0                             |                8 |             32 |
|  Clk_Division1/inst/Clk_BUFG                           | sel                                                                          |                                                                               |                8 |             32 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  | Driver_MIPI0/inst/Data_Read/U0/dl0_rxvalidhs                                 |                                                                               |               15 |             48 |
|  Driver_MIPI0/inst/Data_Read/U0/clock_system_inst/CLK  |                                                                              |                                                                               |               53 |            208 |
+--------------------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+


