
5. Printing statistics.

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            182
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                  6
     $dffe_32                        1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_10                         1
     $mux_32                         1

=== spramblock ===

   Number of wires:                  5
   Number of wire bits:             76
   Number of public wires:           5
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      1

=== vblockramcontroller ===

   Number of wires:                 76
   Number of wire bits:            312
   Number of public wires:          21
   Number of public wire bits:     194
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 67
     $add_32                         1
     $and_1                         19
     $dlatch_1                       4
     $dlatch_10                      1
     $dlatch_3                       1
     $dlatch_32                      1
     $eq_3                           5
     $logic_not_3                    1
     $mux_1                          4
     $mux_10                         2
     $mux_3                          6
     $not_1                          9
     $pmux_3                         1
     $reduce_bool_3                  1
     $reduce_or_2                    5
     $reduce_or_3                    1
     $sdff_1                         1
     $sdff_10                        1
     $sdff_3                         1
     $sdff_32                        1
     spramblock                      1

=== design hierarchy ===

   vblockramcontroller               1
     spramblock                      1
       $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\single_port_ram      1

   Number of wires:                 90
   Number of wire bits:            570
   Number of public wires:          31
   Number of public wire bits:     346
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                 72
     $add_32                         1
     $and_1                         19
     $dffe_32                        1
     $dlatch_1                       4
     $dlatch_10                      1
     $dlatch_3                       1
     $dlatch_32                      1
     $eq_3                           5
     $logic_not_3                    1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          5
     $mux_10                         3
     $mux_3                          6
     $mux_32                         1
     $not_1                          9
     $pmux_3                         1
     $reduce_bool_3                  1
     $reduce_or_2                    5
     $reduce_or_3                    1
     $sdff_1                         1
     $sdff_10                        1
     $sdff_3                         1
     $sdff_32                        1

