# ğŸŒŸ Week 2 â€“ BabySoC Functional Modelling & Simulation ğŸš€

## ğŸ¯ Objective

Gain hands-on experience in **SoC fundamentals** by performing **functional modelling** of the BabySoC using:

* ğŸ–¥ï¸ **Icarus Verilog** â€“ Compile RTL modules
* ğŸ“Š **GTKWave** â€“ Analyze simulation waveforms
* ğŸ§ª **Testbench** â€“ Verify functional behavior

---

## ğŸ› ï¸ Step-by-Step Procedure ğŸ”¹

<details>
<summary>ğŸ“‚ Click to expand steps</summary>

1. **ğŸ“¥ Clone the Project**

   ```bash
   git clone https://github.com/manili/VSDBabySoC.git
   cd VSDBabySoC/src/module
   ```

2. **âš¡ Compile RTL & Testbench**

   ```bash
   iverilog -o output/pre_synth_sim/rvmyth.out rvmyth.v testbench.v
   ```

3. **â–¶ï¸ Run Simulation**

   ```bash
   ./output/pre_synth_sim/rvmyth.out
   ```

4. **ğŸ’¾ Generate VCD Waveform**

   * Ensure `$dumpfile` and `$dumpvars` present in `testbench.v`

5. **ğŸ‘€ Open Waveforms in GTKWave**

   ```bash
   gtkwave output/pre_synth_sim/rvmyth.vcd
   ```

6. **ğŸ”„ Observe Signals**

   * â±ï¸ Clock and reset operations
   * ğŸ”€ Dataflow between modules
   * ğŸ“¡ Inter-module communication

7. **ğŸ“ Document Observations**
   Capture screenshots and note key behaviors.

</details>

---

## âš ï¸ Common Errors & Fixes ğŸ› ï¸

<details>
<summary>â— Click to see all errors & solutions</summary>

### ğŸš« TL-Verilog Not Found

```bash
tlverilog --version
tlverilog: command not found
```

* ğŸ” Reason: TL-Verilog not installed (not needed for Week 2)
* âœ… Fix: Use `iverilog` + `gtkwave`

---

### ğŸš« GTKWave Not Opening

* ğŸ” Reason: Tried opening inside Yosys shell
* âœ… Fix: Exit shell, run:

```bash
gtkwave rvmyth.vcd
```

---

### ğŸš« `.vcd` File Missing

* ğŸ” Reason: `$dumpfile` or `$dumpvars` missing in testbench
* âœ… Fix: Add dump commands, re-run simulation

---

### ğŸš« Compilation Errors

* ğŸ” Reason: Syntax errors or module port mismatch
* âœ… Fix: Check semicolons, module ports, and signal widths

</details>

---

## ğŸ“Š Workflow Diagram ğŸ”„

```text
+----------------+       âš¡ compile       +----------------+
| testbench.v    | --------------------> |  rvmyth.out    |
| rvmyth.v       |                       | (simulation)   |
+----------------+ <------------------- +----------------+
         |      run simulation & dump waveform
         v
+----------------+
|  rvmyth.vcd    |
| (VCD waveform) |
+----------------+
         |
         v
+----------------+
| GTKWave Viewer |
| waveform analysis |
+----------------+
```

---

## ğŸ“‚ Project Structure ğŸ—‚ï¸

```text
Week2/
â”œâ”€â”€ src/module/rvmyth.v         ğŸ–¥ï¸ RTL Design
â”œâ”€â”€ src/module/testbench.v      ğŸ§ª Testbench
â”œâ”€â”€ src/include/my_macros.vh    ğŸ“ Macros & definitions
â”œâ”€â”€ output/pre_synth_sim/rvmyth.vcd  ğŸ’¾ VCD waveform
â”œâ”€â”€ screenshots/
â”‚   â”œâ”€â”€ reset.png               â±ï¸ Reset waveform
â”‚   â”œâ”€â”€ clock.png               ğŸ•’ Clock waveform
â”‚   â””â”€â”€ dataflow.png            ğŸ”€ Dataflow waveform
â”œâ”€â”€ week2_simulation_log.txt     ğŸ“„ Simulation logs
â””â”€â”€ README.md                   ğŸ“˜ Documentation
```

---

## ğŸ“¸ Simulation Results

### 1ï¸âƒ£ Reset & Clock Operation â±ï¸


* âœ… Reset asserted at start
* âœ… Clock drives modules after reset
* âœ… Signals transition as expected

---

### 2ï¸âƒ£ Dataflow Between Modules ğŸ”€
 

* âœ… Program counter & data signals toggle correctly
* âœ… Data moves accurately between modules
* âœ… Confirms functional correctness

---

## ğŸ† Outcome ğŸ‰

* ğŸ’¡ Learned **SoC design fundamentals**
* ğŸ–¥ï¸ Successfully **compiled & simulated** BabySoC modules
* ğŸ“Š Verified **functional behavior** with waveform analysis
* ğŸ“ Documented **reset, clock, and dataflow** with screenshots

---

## ğŸ“¦ Deliverables

* ğŸ“„ `week2_simulation_log.txt` â€“ simulation logs
* ğŸ–¼ï¸ Waveform screenshots (reset, clock, dataflow)
* ğŸ“ Step-wise explanation per screenshot

---
