{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597220432394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597220432394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 12:50:32 2020 " "Processing started: Wed Aug 12 12:50:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597220432394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597220432394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3_4 -c Part3_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3_4 -c Part3_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597220432394 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597220432854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597220432939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597220432939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part3_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Part3_4 " "Found entity 1: Part3_4" {  } { { "Part3_4.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597220432954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597220432954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part3_4 " "Elaborating entity \"Part3_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597220433084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74191 74191:inst " "Elaborating entity \"74191\" for hierarchy \"74191:inst\"" {  } { { "Part3_4.bdf" "inst" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { { 480 528 688 600 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597220433169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74191:inst " "Elaborated megafunction instantiation \"74191:inst\"" {  } { { "Part3_4.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { { 480 528 688 600 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597220433169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74191 74191:inst\|f74191:sub " "Elaborating entity \"f74191\" for hierarchy \"74191:inst\|f74191:sub\"" {  } { { "74191.tdf" "sub" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597220433189 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC 125 " "Primitive \"VCC\" of instance \"125\" not used" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 664 264 296 680 "125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1597220433199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst\|f74191:sub 74191:inst " "Elaborated megafunction instantiation \"74191:inst\|f74191:sub\", which is child of megafunction instantiation \"74191:inst\"" {  } { { "74191.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } } { "Part3_4.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { { 480 528 688 600 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597220433199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inhb 74191:inst\|f74191:sub\|inhb:55 " "Elaborating entity \"inhb\" for hierarchy \"74191:inst\|f74191:sub\|inhb:55\"" {  } { { "f74191.bdf" "55" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597220433229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst\|f74191:sub\|inhb:55 74191:inst " "Elaborated megafunction instantiation \"74191:inst\|f74191:sub\|inhb:55\", which is child of megafunction instantiation \"74191:inst\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } } { "Part3_4.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { { 480 528 688 600 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597220433229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst2 " "Elaborating entity \"7408\" for hierarchy \"7408:inst2\"" {  } { { "Part3_4.bdf" "inst2" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { { 608 1112 1176 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597220433269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst2 " "Elaborated megafunction instantiation \"7408:inst2\"" {  } { { "Part3_4.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { { 608 1112 1176 648 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597220433269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst5 " "Elaborating entity \"display\" for hierarchy \"display:inst5\"" {  } { { "Part3_4.bdf" "inst5" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { { 80 856 1032 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597220433284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(20) " "Verilog HDL assignment warning at display.v(20): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/display.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597220433284 "|display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst3 " "Elaborating entity \"7474\" for hierarchy \"7474:inst3\"" {  } { { "Part3_4.bdf" "inst3" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { { 256 1008 1168 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597220433324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst3 " "Elaborated megafunction instantiation \"7474:inst3\"" {  } { { "Part3_4.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.4 Quartus/Part3_4.bdf" { { 256 1008 1168 376 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597220433344 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "10 " "Ignored 10 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1597220433549 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1597220433549 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|19 74191:inst\|f74191:sub\|19~_emulated 74191:inst\|f74191:sub\|19~1 " "Register \"74191:inst\|f74191:sub\|19\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|19~_emulated\" and latch \"74191:inst\|f74191:sub\|19~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597220433819 "|Part3_4|74191:inst|f74191:sub|19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|18 74191:inst\|f74191:sub\|18~_emulated 74191:inst\|f74191:sub\|18~1 " "Register \"74191:inst\|f74191:sub\|18\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|18~_emulated\" and latch \"74191:inst\|f74191:sub\|18~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597220433819 "|Part3_4|74191:inst|f74191:sub|18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|17 74191:inst\|f74191:sub\|17~_emulated 74191:inst\|f74191:sub\|17~1 " "Register \"74191:inst\|f74191:sub\|17\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|17~_emulated\" and latch \"74191:inst\|f74191:sub\|17~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597220433819 "|Part3_4|74191:inst|f74191:sub|17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|16 74191:inst\|f74191:sub\|16~_emulated 74191:inst\|f74191:sub\|16~1 " "Register \"74191:inst\|f74191:sub\|16\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|16~_emulated\" and latch \"74191:inst\|f74191:sub\|16~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597220433819 "|Part3_4|74191:inst|f74191:sub|16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst1\|f74191:sub\|19 74191:inst1\|f74191:sub\|19~_emulated 74191:inst1\|f74191:sub\|19~1 " "Register \"74191:inst1\|f74191:sub\|19\" is converted into an equivalent circuit using register \"74191:inst1\|f74191:sub\|19~_emulated\" and latch \"74191:inst1\|f74191:sub\|19~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597220433819 "|Part3_4|74191:inst1|f74191:sub|19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst1\|f74191:sub\|18 74191:inst1\|f74191:sub\|18~_emulated 74191:inst1\|f74191:sub\|18~1 " "Register \"74191:inst1\|f74191:sub\|18\" is converted into an equivalent circuit using register \"74191:inst1\|f74191:sub\|18~_emulated\" and latch \"74191:inst1\|f74191:sub\|18~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597220433819 "|Part3_4|74191:inst1|f74191:sub|18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst1\|f74191:sub\|17 74191:inst1\|f74191:sub\|17~_emulated 74191:inst1\|f74191:sub\|17~1 " "Register \"74191:inst1\|f74191:sub\|17\" is converted into an equivalent circuit using register \"74191:inst1\|f74191:sub\|17~_emulated\" and latch \"74191:inst1\|f74191:sub\|17~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597220433819 "|Part3_4|74191:inst1|f74191:sub|17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst1\|f74191:sub\|16 74191:inst1\|f74191:sub\|16~_emulated 74191:inst1\|f74191:sub\|16~1 " "Register \"74191:inst1\|f74191:sub\|16\" is converted into an equivalent circuit using register \"74191:inst1\|f74191:sub\|16~_emulated\" and latch \"74191:inst1\|f74191:sub\|16~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597220433819 "|Part3_4|74191:inst1|f74191:sub|16"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1597220433819 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1597220433939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597220434239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597220434239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597220434319 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597220434319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597220434319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597220434319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597220434394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 12:50:34 2020 " "Processing ended: Wed Aug 12 12:50:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597220434394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597220434394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597220434394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597220434394 ""}
