INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/0b19/axi4_lite_final_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_final_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_final_outp_0_0/sim/design_3_axi4_lite_final_outp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_axi4_lite_final_outp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/daef/axi4_lite_layer_connector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_layer_connector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_layer_conn_0_0/sim/design_3_axi4_lite_layer_conn_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_axi4_lite_layer_conn_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/c04c/axi4_lite_register_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axi4_lite_register_m_0_0/sim/design_3_axi4_lite_register_m_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_axi4_lite_register_m_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xbar_0/sim/design_3_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/tdata_design_3_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_design_3_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/tuser_design_3_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_design_3_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/hdl/top_design_3_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_design_3_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_axis_broadcaster_0_0/sim/design_3_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/380d/hardmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardmax
WARNING: [VRFC 10-3676] redeclaration of ansi port 'z_tdata' is not allowed [C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/380d/hardmax.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_hardmax_0_0/sim/design_3_hardmax_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_hardmax_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sources_1/bd/design_3/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/5e66/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_image_loader_module_0_0/sim/design_3_image_loader_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_image_loader_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_0_0/src/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ipshared/1e62/perceptron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_0_0/sim/design_3_perceptron_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_perceptron_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_1_0/sim/design_3_perceptron_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_perceptron_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_2_0/sim/design_3_perceptron_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_perceptron_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_perceptron_3_0/sim/design_3_perceptron_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_perceptron_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_0_0/sim/design_3_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_1_0/sim/design_3_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/ip/design_3_xlconstant_2_0/sim/design_3_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.ip_user_files/bd/design_3/sim/design_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3
INFO: [VRFC 10-311] analyzing module design_3_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_HRSIK2
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1CNR8YB
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_JDP5DD
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1BBJKPC
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_KZMPDG
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_19RSRO5
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_LRJVXZ
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_18PJZ4M
INFO: [VRFC 10-311] analyzing module m08_couplers_imp_O8MN0E
INFO: [VRFC 10-311] analyzing module m09_couplers_imp_1F2H8GV
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FDXN00
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/10_9/10_9.srcs/sim_1/new/design_3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_3_tb
