Generated by Fabric Compiler ( version 2019.1-patch2 <build 42169> ) at Tue May  7 16:41:50 2019

In fast mode(fast, normal, performance)

Placement started.
Clock region global placement takes 0.53 sec.
Pre global placement takes 1.23 sec.
Global placement takes 0.47 sec.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Macro cell placement takes 0.02 sec.
Post global placement takes 1.03 sec.
Legalization takes 0.17 sec.
Placement done.
Total placement takes 3.63 sec.

Routing started.
Building routing graph takes 1.65 sec.
Processing design graph takes 4.32 sec.
Total nets for routing : 3711.
Global routing takes 0.22 sec.
Detailed routing takes 2.85 sec.
Finish routing takes 1.26 sec.
Hold violation fix takes 1.59 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 12.51 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                   | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_led                | output        | A3      | BANKL0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ddr_init_done          | output        | B2      | BANKL0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| ddrphy_rst_done        | output        | A2      | BANKL0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| err_flag               | output        | B1      | BANKL0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| key                    | input         | V12     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| led[0]                 | output        | U10     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[1]                 | output        | V10     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[2]                 | output        | U11     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| led[3]                 | output        | V11     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| pad_addr_ch0[0]        | output        | M4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[10]       | output        | M6      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[11]       | output        | L1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[12]       | output        | K2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[13]       | output        | K1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[14]       | output        | J2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[15]       | output        | J1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[1]        | output        | M3      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[2]        | output        | P2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[3]        | output        | P1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[4]        | output        | L5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[5]        | output        | M5      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[6]        | output        | N2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[7]        | output        | N1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[8]        | output        | K4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_addr_ch0[9]        | output        | M1      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[0]          | output        | U2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[1]          | output        | U1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ba_ch0[2]          | output        | T2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_casn_ch0           | output        | T1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_cke_ch0            | output        | L4      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_csn_ch0            | output        | R1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clk_w          | output        | U3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_ddr_clkn_w         | output        | V3      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[0]     | output        | R8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dm_rdqs_ch0[1]     | output        | U5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_dq_ch0[0]          | inout         | T8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[10]         | inout         | U9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[11]         | inout         | V7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[12]         | inout         | U7      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[13]         | inout         | V6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[14]         | inout         | U6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[15]         | inout         | V5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[1]          | inout         | T6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[2]          | inout         | R6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[3]          | inout         | R9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[4]          | inout         | T9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[5]          | inout         | N4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[6]          | inout         | N5      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[7]          | inout         | P6      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[8]          | inout         | T4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dq_ch0[9]          | inout         | V9      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | IN            | 0.5              | VREF              | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[0]         | inout         | N6      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqs_ch0[1]         | inout         | U8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLUP         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[0]        | inout         | N7      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_dqsn_ch0[1]        | inout         | V8      | BANKL2     | 1.5       | SSTL15D_I      | 7.5       | PULLDW         | F        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            
| pad_loop_in            | input         | P7      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | VREF              | NA                | NA                    | NA             | YES            
| pad_loop_in_h          | input         | V4      | BANKL2     | 1.5       | SSTL15_I       | NA        | UNUSED         | NA       | NA                 | IN            | 0.5              | VREF              | NA                | NA                    | NA             | YES            
| pad_loop_out           | output        | P8      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_loop_out_h         | output        | U4      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_odt_ch0            | output        | V2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rasn_ch0           | output        | R2      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_rstn_ch0           | output        | M2      | BANKL1     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pad_wen_ch0            | output        | V1      | BANKL2     | 1.5       | SSTL15_I       | 7.5       | UNUSED         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pll_lock               | output        | B4      | BANKL0     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| rst_n                  | input         | U12     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sd_dclk                | output        | V13     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| sd_miso                | input         | U13     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| sd_mosi                | output        | U14     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| sd_ncs                 | output        | V14     | BANKR2     | 3.3       | LVCMOS33       | 4         | PULLUP         | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| sys_clk                | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| tmds_clk_n             | output        | A16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_clk_p             | output        | B16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[0]         | output        | A14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[1]         | output        | A11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[2]         | output        | A10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[0]         | output        | B14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[1]         | output        | B11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[2]         | output        | B10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | F        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of APMMUX            | 0        | 30            | 0                   
| Use of BKCL              | 5        | 6             | 83                  
| Use of CKEB              | 0        | 100           | 0                   
| Use of CKEBMUX           | 0        | 6             | 0                   
| Use of CLMA              | 596      | 3274          | 18                  
|   FF                     | 942      | 19644         | 5                   
|   LUT                    | 1698     | 13096         | 13                  
|   LUT-FF pairs           | 627      | 13096         | 5                   
| Use of CLMS              | 175      | 1110          | 16                  
|   FF                     | 222      | 6660          | 3                   
|   LUT                    | 455      | 4440          | 10                  
|   LUT-FF pairs           | 155      | 4440          | 3                   
|   Distributed RAM        | 0        | 1110          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLLMUX            | 0        | 6             | 0                   
| Use of DQSLMUX           | 0        | 18            | 0                   
| Use of DRM               | 4        | 48            | 8                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of G2RCKMUX          | 0        | 12            | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of HMEMCMUX_DLL      | 0        | 2             | 0                   
| Use of HMEMCMUX_DQS      | 0        | 10            | 0                   
| Use of HMEMCMUX_IOL      | 0        | 60            | 0                   
| Use of HMEMCMUX_SRB      | 0        | 60            | 0                   
| Use of IO                | 78       | 240           | 33                  
|   IOBD                   | 40       | 120           | 33                  
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 38       | 114           | 33                  
|   DLL                    | 2        | 6             | 33                  
|   DQSL                   | 5        | 18            | 28                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKDLYMUX        | 0        | 24            | 0                   
| Use of IOCKGATE          | 3        | 12            | 25                  
| Use of IOCKGMUX          | 0        | 12            | 0                   
| Use of IOCKGMUX_OUT      | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 78       | 240           | 33                  
| Use of IOLMUX            | 0        | 240           | 0                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 33                  
| Use of PLLMUX            | 0        | 6             | 0                   
| Use of PREGMUX           | 0        | 6             | 0                   
| Use of PREGMUX_OUT       | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 4        | 24            | 17                  
| Use of RCKBMUX           | 0        | 12            | 0                   
| Use of RCKBMUX_OUT       | 0        | 12            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of SRB               | 0        | 2745          | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 5        | 20            | 25                  
| Use of USCMMUX           | 0        | 20            | 0                   
| Use of USCMMUX_OUT       | 0        | 20            | 0                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX           | 0        | 12            | 0                   
| Use of VCKBMUX_OUT       | 0        | 12            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                    | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                                        | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_4142/gopclkbufg     | USCM_74_107        | ntclkbufg_0         | 49         | video_pll_m0/u_pll_e1/goppll                      | PLL_82_319           
| clkbufg_4143/gopclkbufg     | USCM_74_106        | ntclkbufg_1         | 110        | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_4144/gopclkbufg     | USCM_74_105        | ntclkbufg_2         | 214        | video_pll_m0/u_pll_e1/goppll                      | PLL_82_319           
| clkbufg_4145/gopclkbufg     | USCM_74_104        | ntclkbufg_3         | 339        | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| clkbufg_4146/gopclkbufg     | USCM_74_108        | ntclkbufg_4         | 420        | sys_clk_ibuf/opit_1                               | IOL_7_298            
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Info:
+---------------------------------------------------------------------------------------------------------------+
| GClkInst     | SiteOfRClkInst     | RClk_Fanout_Net     | Fanout     | DriverInst     | SiteOfDriverInst     
+---------------------------------------------------------------------------------------------------------------+
+---------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                                           | DriverInst                                        | SiteOfDriverInst     
+---------------------------------------------------------------------------------------------------------------------------------------------+
| CLKFB      | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/ntCLKFB     | u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll     | PLL_82_71            
| CLKIN1     | sys_clk_c[0]                                       | sys_clk_ibuf/opit_1                               | IOL_7_298            
| CLKIN2     | n205                                               | GND_45                                            | CLMA_78_80           
+---------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-----------------------------------------------------------------------------------------------------------+
| Pin        | NetOfPin                          | DriverInst                       | SiteOfDriverInst     
+-----------------------------------------------------------------------------------------------------------+
| CLKFB      | video_pll_m0/u_pll_e1/ntCLKFB     | video_pll_m0/u_pll_e1/goppll     | PLL_82_319           
| CLKIN1     | sys_clk_c[0]                      | sys_clk_ibuf/opit_1              | IOL_7_298            
| CLKIN2     | n225                              | GND_44                           | CLMA_78_304          
+-----------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                           
+-----------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/example_ziguang/sd_picture_hdmi _ddrtest/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test_map.adf      
|            | D:/example_ziguang/sd_picture_hdmi _ddrtest/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test.pcf          
| Output     | D:/example_ziguang/sd_picture_hdmi _ddrtest/ipcore/ddr3/pnr/ctrl_phy_22/place_route/ipsl_hmemc_top_test_pnr.adf     
|            | D:/example_ziguang/sd_picture_hdmi _ddrtest/ipcore/ddr3/pnr/ctrl_phy_22/place_route/ipsl_hmemc_top_test.prr         
|            | D:/example_ziguang/sd_picture_hdmi _ddrtest/ipcore/ddr3/pnr/ctrl_phy_22/place_route/ipsl_hmemc_top_test_prr.prt     
|            | D:/example_ziguang/sd_picture_hdmi _ddrtest/ipcore/ddr3/pnr/ctrl_phy_22/place_route/ipsl_hmemc_top_test_plc.adf     
+-----------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr -mode "fast" -fix_hold_violation 
Peak memory: 520,749,056 bytes
Total CPU  time to pnr completion : 20.655 sec
Total real time to pnr completion : 22.000 sec
