Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct 19 21:19:26 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IV_SAMPLE_CTRL_timing_summary_routed.rpt -pb IV_SAMPLE_CTRL_timing_summary_routed.pb -rpx IV_SAMPLE_CTRL_timing_summary_routed.rpx -warn_on_violation
| Design       : IV_SAMPLE_CTRL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ADC_DATA_RDY_IN (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADDR_FROM_INT_MEM_IN[3]
                            (input port)
  Destination:            ADDR_TO_MEM_DIST_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.565ns  (logic 5.118ns (37.731%)  route 8.447ns (62.269%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  ADDR_FROM_INT_MEM_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    ADDR_FROM_INT_MEM_IN[3]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ADDR_FROM_INT_MEM_IN_IBUF[3]_inst/O
                         net (fo=1, routed)           4.628     6.094    ADDR_FROM_INT_MEM_IN_IBUF[3]
    SLICE_X65Y81         LUT4 (Prop_lut4_I3_O)        0.124     6.218 r  ADDR_TO_MEM_DIST_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.818    10.036    ADDR_TO_MEM_DIST_OUT_OBUF[3]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.565 r  ADDR_TO_MEM_DIST_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.565    ADDR_TO_MEM_DIST_OUT[3]
    W6                                                                r  ADDR_TO_MEM_DIST_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DATA_IN[1]
                            (input port)
  Destination:            DATA_TO_MEM_DIST_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.424ns  (logic 5.322ns (39.641%)  route 8.103ns (60.359%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  ADC_DATA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC_DATA_IN[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  ADC_DATA_IN_IBUF[1]_inst/O
                         net (fo=1, routed)           5.116     6.573    ADC_DATA_IN_IBUF[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  DATA_TO_MEM_DIST_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.986     9.712    DATA_TO_MEM_DIST_OUT_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.424 r  DATA_TO_MEM_DIST_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.424    DATA_TO_MEM_DIST_OUT[1]
    W7                                                                r  DATA_TO_MEM_DIST_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_FROM_INT_MEM_IN
                            (input port)
  Destination:            CLK_TO_MEM_DIST_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.332ns  (logic 5.323ns (43.164%)  route 7.009ns (56.836%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  CLK_FROM_INT_MEM_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_FROM_INT_MEM_IN
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  CLK_FROM_INT_MEM_IN_IBUF_inst/O
                         net (fo=1, routed)           4.576     6.032    CLK_FROM_INT_MEM_IN_IBUF
    SLICE_X65Y66         LUT4 (Prop_lut4_I1_O)        0.152     6.184 r  CLK_TO_MEM_DIST_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.433     8.617    CLK_TO_MEM_DIST_OUT_OBUF
    T2                   OBUF (Prop_obuf_I_O)         3.715    12.332 r  CLK_TO_MEM_DIST_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.332    CLK_TO_MEM_DIST_OUT
    T2                                                                r  CLK_TO_MEM_DIST_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_FROM_MEM_DIST_IN[0]
                            (input port)
  Destination:            DATA_TO_INT_MEM_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.837ns  (logic 5.109ns (43.163%)  route 6.728ns (56.837%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  DATA_FROM_MEM_DIST_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    DATA_FROM_MEM_DIST_IN[0]
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  DATA_FROM_MEM_DIST_IN_IBUF[0]_inst/O
                         net (fo=1, routed)           4.281     5.751    DATA_FROM_MEM_DIST_IN_IBUF[0]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.875 r  DATA_TO_INT_MEM_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.447     8.322    DATA_TO_INT_MEM_OUT_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.837 r  DATA_TO_INT_MEM_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.837    DATA_TO_INT_MEM_OUT[0]
    P1                                                                r  DATA_TO_INT_MEM_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_IN
                            (input port)
  Destination:            ADDR_TO_MEM_DIST_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.785ns  (logic 5.332ns (45.244%)  route 6.453ns (54.756%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  EN_IN (IN)
                         net (fo=0)                   0.000     0.000    EN_IN
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  EN_IN_IBUF_inst/O
                         net (fo=9, routed)           2.904     4.368    EN_IN_IBUF
    SLICE_X65Y81         LUT4 (Prop_lut4_I2_O)        0.150     4.518 r  ADDR_TO_MEM_DIST_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.549     8.067    ADDR_TO_MEM_DIST_OUT_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         3.718    11.785 r  ADDR_TO_MEM_DIST_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.785    ADDR_TO_MEM_DIST_OUT[0]
    W4                                                                r  ADDR_TO_MEM_DIST_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_FROM_MEM_DIST_IN[1]
                            (input port)
  Destination:            DATA_TO_INT_MEM_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.775ns  (logic 5.311ns (45.108%)  route 6.463ns (54.892%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  DATA_FROM_MEM_DIST_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    DATA_FROM_MEM_DIST_IN[1]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  DATA_FROM_MEM_DIST_IN_IBUF[1]_inst/O
                         net (fo=1, routed)           4.785     6.234    DATA_FROM_MEM_DIST_IN_IBUF[1]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.152     6.386 r  DATA_TO_INT_MEM_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.678     8.063    DATA_TO_INT_MEM_OUT_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.711    11.775 r  DATA_TO_INT_MEM_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.775    DATA_TO_INT_MEM_OUT[1]
    N2                                                                r  DATA_TO_INT_MEM_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_FROM_MEM_DIST_IN[3]
                            (input port)
  Destination:            DATA_TO_INT_MEM_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.613ns  (logic 5.318ns (45.798%)  route 6.294ns (54.202%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  DATA_FROM_MEM_DIST_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_FROM_MEM_DIST_IN[3]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DATA_FROM_MEM_DIST_IN_IBUF[3]_inst/O
                         net (fo=1, routed)           4.618     6.068    DATA_FROM_MEM_DIST_IN_IBUF[3]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.154     6.222 r  DATA_TO_INT_MEM_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.676     7.898    DATA_TO_INT_MEM_OUT_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         3.714    11.613 r  DATA_TO_INT_MEM_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.613    DATA_TO_INT_MEM_OUT[3]
    M2                                                                r  DATA_TO_INT_MEM_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            ADDR_TO_MEM_DIST_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.453ns  (logic 5.079ns (44.348%)  route 6.374ns (55.652%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          2.995     4.447    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X65Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.571 r  ADDR_TO_MEM_DIST_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.379     7.950    ADDR_TO_MEM_DIST_OUT_OBUF[2]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.453 r  ADDR_TO_MEM_DIST_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.453    ADDR_TO_MEM_DIST_OUT[2]
    U2                                                                r  ADDR_TO_MEM_DIST_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            ADDR_TO_MEM_DIST_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.247ns  (logic 5.096ns (45.312%)  route 6.151ns (54.688%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          2.700     4.152    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X65Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.276 r  ADDR_TO_MEM_DIST_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.451     7.727    ADDR_TO_MEM_DIST_OUT_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.247 r  ADDR_TO_MEM_DIST_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.247    ADDR_TO_MEM_DIST_OUT[1]
    U5                                                                r  ADDR_TO_MEM_DIST_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DATA_IN[0]
                            (input port)
  Destination:            DATA_TO_MEM_DIST_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.659ns  (logic 5.111ns (47.951%)  route 5.548ns (52.049%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ADC_DATA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    ADC_DATA_IN[0]
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ADC_DATA_IN_IBUF[0]_inst/O
                         net (fo=1, routed)           2.009     3.464    ADC_DATA_IN_IBUF[0]
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.124     3.588 r  DATA_TO_MEM_DIST_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.539     7.127    DATA_TO_MEM_DIST_OUT_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.659 r  DATA_TO_MEM_DIST_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.659    DATA_TO_MEM_DIST_OUT[0]
    U7                                                                r  DATA_TO_MEM_DIST_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sample_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.277ns (68.758%)  route 0.126ns (31.242%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE                         0.000     0.000 r  sample_count_reg[2]/C
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  sample_count_reg[2]/Q
                         net (fo=2, routed)           0.126     0.293    sample_count_reg[2]
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.403 r  sample_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.403    sample_count_reg[0]_i_1_n_5
    SLICE_X64Y81         FDCE                                         r  sample_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sample_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.313ns (71.321%)  route 0.126ns (28.679%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE                         0.000     0.000 r  sample_count_reg[2]/C
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  sample_count_reg[2]/Q
                         net (fo=2, routed)           0.126     0.293    sample_count_reg[2]
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.439 r  sample_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.439    sample_count_reg[0]_i_1_n_4
    SLICE_X64Y81         FDPE                                         r  sample_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sample_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.282ns (61.814%)  route 0.174ns (38.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE                         0.000     0.000 r  sample_count_reg[0]/C
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  sample_count_reg[0]/Q
                         net (fo=2, routed)           0.174     0.341    sample_count_reg[0]
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.386 r  sample_count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.386    sample_count[0]_i_2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.456 r  sample_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.456    sample_count_reg[0]_i_1_n_7
    SLICE_X64Y81         FDCE                                         r  sample_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sample_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.317ns (64.535%)  route 0.174ns (35.465%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDCE                         0.000     0.000 r  sample_count_reg[0]/C
    SLICE_X64Y81         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  sample_count_reg[0]/Q
                         net (fo=2, routed)           0.174     0.341    sample_count_reg[0]
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.386 r  sample_count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.386    sample_count[0]_i_2_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.491 r  sample_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.491    sample_count_reg[0]_i_1_n_6
    SLICE_X64Y81         FDCE                                         r  sample_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            sample_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.220ns (15.851%)  route 1.170ns (84.149%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          1.170     1.390    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X64Y81         FDCE                                         f  sample_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            sample_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.220ns (15.851%)  route 1.170ns (84.149%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          1.170     1.390    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X64Y81         FDCE                                         f  sample_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            sample_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.220ns (15.851%)  route 1.170ns (84.149%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          1.170     1.390    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X64Y81         FDCE                                         f  sample_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            sample_count_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.220ns (15.851%)  route 1.170ns (84.149%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          1.170     1.390    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X64Y81         FDPE                                         f  sample_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            RnW_TO_MEM_DIST_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.429ns (78.894%)  route 0.382ns (21.106%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          0.382     0.603    RnW_TO_MEM_DIST_OUT_OBUF
    U1                   OBUF (Prop_obuf_I_O)         1.209     1.811 r  RnW_TO_MEM_DIST_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.811    RnW_TO_MEM_DIST_OUT
    U1                                                                r  RnW_TO_MEM_DIST_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_FROM_MEM_DIST_IN[2]
                            (input port)
  Destination:            DATA_TO_INT_MEM_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.541ns (59.128%)  route 1.065ns (40.872%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  DATA_FROM_MEM_DIST_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_FROM_MEM_DIST_IN[2]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  DATA_FROM_MEM_DIST_IN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.675     0.893    DATA_FROM_MEM_DIST_IN_IBUF[2]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.045     0.938 r  DATA_TO_INT_MEM_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.390     1.328    DATA_TO_INT_MEM_OUT_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         1.278     2.606 r  DATA_TO_INT_MEM_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.606    DATA_TO_INT_MEM_OUT[2]
    N1                                                                r  DATA_TO_INT_MEM_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------





