<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>boards/mulle/include/periph_conf.h Source File</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
                <div class="navbar-form navbar-right" style="background-color: white;"></div>
              <link href="/pagefind/pagefind-ui.css" rel="stylesheet">
              <script src="/pagefind/pagefind-ui.js"></script>
              <div id="search">
              </div>
                <script>
                  window.addEventListener('DOMContentLoaded', (event) => {
                      new PagefindUI({ element: "#search", showSubResults: true });
                  });
              </script>
              </div>
              </div>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('boards_2mulle_2include_2periph__conf_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">periph_conf.h</div></div>
</div><!--header-->
<div class="contents">
<a href="boards_2mulle_2include_2periph__conf_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (C) 2015 Eistec AB</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *               2016 Freie Universit√§t Berlin</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> *</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * details.</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#ifndef PERIPH_CONF_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#define PERIPH_CONF_H</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;periph_cpu.h&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>{</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* The crystal on the Mulle is designed for 12.5 pF load capacitance. According</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * to the data sheet, the K60 will have a 5 pF parasitic capacitance on the</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * XTAL32/EXTAL32 connection. The board traces might give some minor parasitic</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * capacitance as well. */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Use the equation</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * CL = (C1 * C2) / (C1 + C2) + Cstray</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * with C1 == C2:</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * C1 = 2 * (CL - Cstray)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/* enable 14pF load capacitor which will yield a crystal load capacitance of 12 pF */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#define RTC_LOAD_CAP_BITS   (RTC_CR_SC8P_MASK | RTC_CR_SC4P_MASK | RTC_CR_SC2P_MASK)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">static</span> <span class="keyword">const</span> clock_config_t clock_config = {</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="comment">/*</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">     * This configuration results in the system running from the FLL output with</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">     * the following clock frequencies:</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">     * Core:  48 MHz</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">     * Bus:   48 MHz</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">     * Flex:  24 MHz</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">     * Flash: 24 MHz</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">     */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <span class="comment">/* The board has a 16 MHz crystal, though it is not used in this configuration */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="comment">/* This configuration uses the RTC crystal to provide the base clock, it</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">     * should have better accuracy than the internal slow clock, and lower power</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">     * consumption than using the 16 MHz crystal and the OSC0 module */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    .clkdiv1 = SIM_CLKDIV1_OUTDIV1(0) | SIM_CLKDIV1_OUTDIV2(0) |</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>               SIM_CLKDIV1_OUTDIV3(1) | SIM_CLKDIV1_OUTDIV4(1),</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    .rtc_clc = RTC_LOAD_CAP_BITS,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    .osc32ksel = SIM_SOPT1_OSC32KSEL(2),</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    .clock_flags =</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>        <span class="comment">/* no OSC0_EN, the RTC module provides the clock input signal for the FLL */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        KINETIS_CLOCK_RTCOSC_EN |</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>        KINETIS_CLOCK_USE_FAST_IRC |</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>        0,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    .default_mode = KINETIS_MCG_MODE_FEE,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    .erc_range = KINETIS_MCG_ERC_RANGE_LOW, <span class="comment">/* Input clock is 32768 Hz */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="comment">/* 16 pF capacitors yield ca 10 pF load capacitance as required by the</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">     * onboard xtal, not used when OSC0 is disabled */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    .osc_clc = OSC_CR_SC16P_MASK,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    .oscsel = MCG_C7_OSCSEL(1), <span class="comment">/* Use RTC for external clock */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    .fcrdiv = MCG_SC_FCRDIV(0), <span class="comment">/* Fast IRC divide by 1 =&gt; 4 MHz */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    .fll_frdiv = MCG_C1_FRDIV(0b000), <span class="comment">/* Divide by 1 =&gt; FLL input 32768 Hz */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    .fll_factor_fei = KINETIS_MCG_FLL_FACTOR_1464, <span class="comment">/* FLL freq = 48 MHz */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    .fll_factor_fee = KINETIS_MCG_FLL_FACTOR_1464, <span class="comment">/* FLL freq = 48 MHz */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="comment">/* PLL is unavailable when using a 32768 Hz source clock, so the</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">     * configuration below can only be used if the above config is modified to</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">     * use the 16 MHz crystal instead of the RTC. */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    .pll_prdiv = MCG_C5_PRDIV0(0b00111), <span class="comment">/* Divide by 8 */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    .pll_vdiv = MCG_C6_VDIV0(0b01100), <span class="comment">/* Multiply by 36 =&gt; PLL freq = 72 MHz */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>};</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define CLOCK_CORECLOCK              (48000000ul)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define CLOCK_BUSCLOCK               (CLOCK_CORECLOCK / 1)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define PIT_NUMOF               (2U)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define PIT_CONFIG {                 \</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">        {                            \</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">            .prescaler_ch = 0,       \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">            .count_ch = 1,           \</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">        },                           \</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">        {                            \</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">            .prescaler_ch = 2,       \</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">            .count_ch = 3,           \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">        },                           \</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">    }</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define LPTMR_NUMOF             (1U)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define LPTMR_CONFIG { \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">        { \</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">            .dev = LPTMR0, \</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">            .irqn = LPTMR0_IRQn, \</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">            .src = 2, \</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">            .base_freq = 32768u, \</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">        } \</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">    }</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define TIMER_NUMOF             ((PIT_NUMOF) + (LPTMR_NUMOF))</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define PIT_BASECLOCK           (CLOCK_BUSCLOCK)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define PIT_ISR_0               isr_pit1</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define PIT_ISR_1               isr_pit3</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define LPTMR_ISR_0             isr_lptmr0</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structuart__conf__t.html">uart_conf_t</a> uart_config[] = {</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    {</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        .dev    = <a class="code hl_define" href="group__cpu__cc26xx__cc13xx__definitions.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>        .freq   = <a class="code hl_define" href="arm7tdmi__gba_2include_2periph__cpu_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        .pin_rx = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 15),</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        .pin_tx = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 14),</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        .pcr_rx = PORT_PCR_MUX(3),</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>        .pcr_tx = PORT_PCR_MUX(3),</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        .irqn   = UART0_RX_TX_IRQn,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        .scgc_addr = &amp;SIM-&gt;SCGC4,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        .scgc_bit = SIM_SCGC4_UART0_SHIFT,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        .mode   = <a class="code hl_enumvalue" href="kinetis_2include_2periph__cpu_8h.html#a93f7c73d772490ab4d22bda8fd0aa5a6a43b180fd72d57fef721063fdad5065b1">UART_MODE_8N1</a>,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>        .type   = <a class="code hl_enumvalue" href="kinetis_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64ab8ed8126c384baba9b983d7864f0a704">KINETIS_UART</a>,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    },</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    {</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>        .dev    = <a class="code hl_define" href="group__cpu__cc26xx__cc13xx__definitions.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>        .freq   = <a class="code hl_define" href="arm7tdmi__gba_2include_2periph__cpu_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a>,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>        .pin_rx = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 3),</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>        .pin_tx = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 4),</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>        .pcr_rx = PORT_PCR_MUX(3),</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>        .pcr_tx = PORT_PCR_MUX(3),</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>        .irqn   = UART1_RX_TX_IRQn,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>        .scgc_addr = &amp;SIM-&gt;SCGC4,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>        .scgc_bit = SIM_SCGC4_UART1_SHIFT,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>        .mode   = <a class="code hl_enumvalue" href="kinetis_2include_2periph__cpu_8h.html#a93f7c73d772490ab4d22bda8fd0aa5a6a43b180fd72d57fef721063fdad5065b1">UART_MODE_8N1</a>,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>        .type   = <a class="code hl_enumvalue" href="kinetis_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64ab8ed8126c384baba9b983d7864f0a704">KINETIS_UART</a>,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    },</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>};</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define UART_0_ISR          (isr_uart0_rx_tx)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define UART_1_ISR          (isr_uart1_rx_tx)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define UART_NUMOF          ARRAY_SIZE(uart_config)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structadc__conf__t.html">adc_conf_t</a> adc_config[] = {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="comment">/* internal: temperature sensor */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    <span class="comment">/* The temperature sensor has a very high output impedance, it must not be</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">     * sampled using hardware averaging, or the sampled values will be garbage */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    [ 0] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan = 26, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#a2280f40b047b0d4269235b509f9bb61c">ADC_AVG_NONE</a> },</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="comment">/* internal: band gap */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    [ 1] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan = 27, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="comment">/* internal: V_REFSH */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    [ 2] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan = 29, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="comment">/* internal: V_REFSL */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    [ 3] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan = 30, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="comment">/* internal: DAC0 module output level */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    [ 4] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan = 23, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <span class="comment">/* internal: VREF module output level */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    [ 5] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan = 18, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="comment">/* on board connection to Mulle Vbat/2 on PGA1_DP pin */</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    [ 6] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan =  0, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">/* on board connection to Mulle Vchr/2 on PGA1_DM pin */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    [ 7] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan = 19, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="comment">/* expansion port PGA0_DP pin */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    [ 8] = { .dev = ADC0, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan =  0, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <span class="comment">/* expansion port PGA0_DM pin */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    [ 9] = { .dev = ADC0, .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .chan = 19, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="comment">/* expansion port PTA17 */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    [10] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 17), .chan = 17, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <span class="comment">/* expansion port PTB0  */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    [11] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>,  0), .chan =  8, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <span class="comment">/* expansion port PTC0  */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    [12] = { .dev = ADC0, .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>,  0), .chan = 14, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="comment">/* expansion port PTC8  */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    [13] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>,  8), .chan =  4, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    <span class="comment">/* expansion port PTC9  */</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    [14] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>,  9), .chan =  5, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="comment">/* expansion port PTC10 */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    [15] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 10), .chan =  6, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="comment">/* expansion port PTC11 */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    [16] = { .dev = ADC1, .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 11), .chan =  7, .avg = <a class="code hl_define" href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a> },</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>};</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define ADC_NUMOF           ARRAY_SIZE(adc_config)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/*</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * K60D ADC reference settings:</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> * 0: VREFH/VREFL external pin pair</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * 1: VREF_OUT internal 1.2 V reference (VREF module must be enabled)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * 2-3: reserved</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define ADC_REF_SETTING     0</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structdac__conf__t.html">dac_conf_t</a> dac_config[] = {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    {</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>        .dev       = DAC0,</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>        .scgc_addr = &amp;SIM-&gt;SCGC2,</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        .scgc_bit  = SIM_SCGC2_DAC0_SHIFT</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    }</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>};</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define DAC_NUMOF           ARRAY_SIZE(dac_config)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structpwm__conf__t.html">pwm_conf_t</a> pwm_config[] = {</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    {</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>        .ftm        = FTM0,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>        .chan       = {</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>            { .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 1), .af = 4, .ftm_chan = 0 },</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>            { .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a>, 2), .af = 4, .ftm_chan = 1 },</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>            { .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,          .af = 0, .ftm_chan = 0 },</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>            { .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,          .af = 0, .ftm_chan = 0 }</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>        },</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>        .chan_numof = 2,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>        .ftm_num    = 0</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    },</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    {</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>        .ftm        = FTM1,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>        .chan       = {</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>            { .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 12), .af = 3, .ftm_chan = 0 },</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>            { .pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 13), .af = 3, .ftm_chan = 1 },</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>            { .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .af = 0, .ftm_chan = 0 },</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>            { .pin = <a class="code hl_define" href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,           .af = 0, .ftm_chan = 0 }</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>        },</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>        .chan_numof = 2,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>        .ftm_num    = 1</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    }</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>};</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define PWM_NUMOF           ARRAY_SIZE(pwm_config)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="keyword">static</span> <span class="keyword">const</span> uint32_t spi_clk_config[] = {</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    (</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>        SPI_CTAR_PBR(0) | SPI_CTAR_BR(8) |          <span class="comment">/* -&gt; 93728Hz */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        SPI_CTAR_PCSSCK(0) | SPI_CTAR_CSSCK(8) |</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>        SPI_CTAR_PASC(0) | SPI_CTAR_ASC(8) |</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>        SPI_CTAR_PDT(0) | SPI_CTAR_DT(8)</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    ),</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    (</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>        SPI_CTAR_PBR(0) | SPI_CTAR_BR(6) |          <span class="comment">/* -&gt; 374912Hz */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>        SPI_CTAR_PCSSCK(0) | SPI_CTAR_CSSCK(6) |</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>        SPI_CTAR_PASC(0) | SPI_CTAR_ASC(6) |</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>        SPI_CTAR_PDT(0) | SPI_CTAR_DT(6)</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    ),</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    (</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>        SPI_CTAR_PBR(1) | SPI_CTAR_BR(4) |          <span class="comment">/* -&gt; 999765Hz */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>        SPI_CTAR_PCSSCK(1) | SPI_CTAR_CSSCK(3) |</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>        SPI_CTAR_PASC(1) | SPI_CTAR_ASC(3) |</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>        SPI_CTAR_PDT(1) | SPI_CTAR_DT(3)</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    ),</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    (</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        SPI_CTAR_PBR(2) | SPI_CTAR_BR(0) |          <span class="comment">/* -&gt; 4798873Hz */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>        SPI_CTAR_PCSSCK(2) | SPI_CTAR_CSSCK(0) |</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        SPI_CTAR_PASC(2) | SPI_CTAR_ASC(0) |</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        SPI_CTAR_PDT(2) | SPI_CTAR_DT(0)</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>    ),</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    (</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>        SPI_CTAR_PBR(1) | SPI_CTAR_BR(0) |          <span class="comment">/* -&gt; 7998122Hz */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>        SPI_CTAR_PCSSCK(1) | SPI_CTAR_CSSCK(0) |</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>        SPI_CTAR_PASC(1) | SPI_CTAR_ASC(0) |</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>        SPI_CTAR_PDT(1) | SPI_CTAR_DT(0)</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    )</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>};</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structspi__conf__t.html">spi_conf_t</a> spi_config[] = {</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    {</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>        .dev      = SPI0,</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>        .pin_miso = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a>, 3),</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>        .pin_mosi = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a>, 2),</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>        .pin_clk  = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a>, 1),</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>        .pin_cs   = {</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>            <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a>, 0),</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>            <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a>, 4),</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>            <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a>, 5),</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>            <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a>, 6),</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>            <a class="code hl_define" href="gd32v_2include_2periph__cpu_8h.html#a8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a>,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>        },</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>        .pcr      = GPIO_AF_2,</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>        .simmask  = SIM_SCGC6_SPI0_MASK</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    },</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    {</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>        .dev      = SPI1,</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>        .pin_miso = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04abad63f022d1fa37a66f87dc31a78f6a9">PORT_E</a>, 3),</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>        .pin_mosi = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04abad63f022d1fa37a66f87dc31a78f6a9">PORT_E</a>, 1),</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>        .pin_clk  = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04abad63f022d1fa37a66f87dc31a78f6a9">PORT_E</a>, 2),</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>        .pin_cs   = {</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>            <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04abad63f022d1fa37a66f87dc31a78f6a9">PORT_E</a>, 4),</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>            <a class="code hl_define" href="gd32v_2include_2periph__cpu_8h.html#a8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a>,</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>            <a class="code hl_define" href="gd32v_2include_2periph__cpu_8h.html#a8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a>,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>            <a class="code hl_define" href="gd32v_2include_2periph__cpu_8h.html#a8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a>,</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>            <a class="code hl_define" href="gd32v_2include_2periph__cpu_8h.html#a8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a>,</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>        },</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>        .pcr      = GPIO_AF_2,</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>        .simmask  = SIM_SCGC6_SPI1_MASK</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    }</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>};</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define SPI_NUMOF           ARRAY_SIZE(spi_config)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_struct" href="structi2c__conf__t.html">i2c_conf_t</a> i2c_config[] = {</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    {</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>        .i2c = I2C0,</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>        .scl_pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>,  2),</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>        .sda_pin = <a class="code hl_define" href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code hl_enumvalue" href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>,  1),</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>        .freq = <a class="code hl_define" href="group__cpu__kinetis__mcg.html#ga47b8fb0bde3602f542629a3a73f3cb96">CLOCK_BUSCLOCK</a>,</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>        .speed = <a class="code hl_enumvalue" href="atxmega_2include_2periph__cpu_8h.html#a6e6a870f98abb8cffa95373b69fb8243a8dc6cae939d20d56a78d123365caa4ca">I2C_SPEED_FAST</a>,</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>        .irqn = I2C0_IRQn,</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>        .scl_pcr = (PORT_PCR_MUX(2) | PORT_PCR_ODE_MASK),</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>        .sda_pcr = (PORT_PCR_MUX(2) | PORT_PCR_ODE_MASK),</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>    },</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>};</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define I2C_NUMOF           ARRAY_SIZE(i2c_config)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define I2C_0_ISR           (isr_i2c0)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define I2C_1_ISR           (isr_i2c1)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>}</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CONF_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aarm7tdmi__gba_2include_2periph__cpu_8h_html_afc465f12242e68f6c3695caa3ba0a169"><div class="ttname"><a href="arm7tdmi__gba_2include_2periph__cpu_8h.html#afc465f12242e68f6c3695caa3ba0a169">CLOCK_CORECLOCK</a></div><div class="ttdeci">#define CLOCK_CORECLOCK</div><div class="ttdoc">Clock configuration.</div><div class="ttdef"><b>Definition</b> <a href="arm7tdmi__gba_2include_2periph__cpu_8h_source.html#l00031">periph_cpu.h:31</a></div></div>
<div class="ttc" id="aatmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a></div><div class="ttdeci">@ PORT_B</div><div class="ttdoc">port B</div><div class="ttdef"><b>Definition</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00048">periph_cpu.h:48</a></div></div>
<div class="ttc" id="aatmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04a627cc690c37f97527dd2f07aa22092d9">PORT_C</a></div><div class="ttdeci">@ PORT_C</div><div class="ttdoc">port C</div><div class="ttdef"><b>Definition</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00049">periph_cpu.h:49</a></div></div>
<div class="ttc" id="aatmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04abad63f022d1fa37a66f87dc31a78f6a9"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04abad63f022d1fa37a66f87dc31a78f6a9">PORT_E</a></div><div class="ttdeci">@ PORT_E</div><div class="ttdoc">port E</div><div class="ttdef"><b>Definition</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00051">periph_cpu.h:51</a></div></div>
<div class="ttc" id="aatmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04aeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a></div><div class="ttdeci">@ PORT_A</div><div class="ttdoc">port A</div><div class="ttdef"><b>Definition</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00047">periph_cpu.h:47</a></div></div>
<div class="ttc" id="aatmega1281_2include_2periph__cpu_8h_html_abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#abc6126af1d45847bc59afa0aa3216b04af7242fe75227a46a190645663f91ce69">PORT_D</a></div><div class="ttdeci">@ PORT_D</div><div class="ttdoc">port D</div><div class="ttdef"><b>Definition</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00050">periph_cpu.h:50</a></div></div>
<div class="ttc" id="aatmega1284p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega1284p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro.</div><div class="ttdef"><b>Definition</b> <a href="atmega1284p_2include_2periph__cpu_8h_source.html#l00046">periph_cpu.h:46</a></div></div>
<div class="ttc" id="aatmega__common_2include_2periph__cpu__common_8h_html_a3969ce1e494a72d3c2925b10ddeb4604"><div class="ttname"><a href="atmega__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a></div><div class="ttdeci">#define GPIO_UNDEF</div><div class="ttdoc">Definition of a fitting UNDEF value.</div><div class="ttdef"><b>Definition</b> <a href="atmega__common_2include_2periph__cpu__common_8h_source.html#l00054">periph_cpu_common.h:54</a></div></div>
<div class="ttc" id="aatxmega_2include_2periph__cpu_8h_html_a6e6a870f98abb8cffa95373b69fb8243a8dc6cae939d20d56a78d123365caa4ca"><div class="ttname"><a href="atxmega_2include_2periph__cpu_8h.html#a6e6a870f98abb8cffa95373b69fb8243a8dc6cae939d20d56a78d123365caa4ca">I2C_SPEED_FAST</a></div><div class="ttdeci">@ I2C_SPEED_FAST</div><div class="ttdoc">fast mode: ~400 kbit/s</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00279">periph_cpu.h:279</a></div></div>
<div class="ttc" id="agd32v_2include_2periph__cpu_8h_html_a8b0f414ed05adc20a504e8705587f9f8"><div class="ttname"><a href="gd32v_2include_2periph__cpu_8h.html#a8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a></div><div class="ttdeci">#define SPI_CS_UNDEF</div><div class="ttdoc">Define value for unused CS line.</div><div class="ttdef"><b>Definition</b> <a href="gd32v_2include_2periph__cpu_8h_source.html#l00363">periph_cpu.h:363</a></div></div>
<div class="ttc" id="agroup__cpu__cc26xx__cc13xx__definitions_html_ga0508661f121639ffdee7de2353a0def2"><div class="ttname"><a href="group__cpu__cc26xx__cc13xx__definitions.html#ga0508661f121639ffdee7de2353a0def2">UART0</a></div><div class="ttdeci">#define UART0</div><div class="ttdoc">UART0 register bank.</div><div class="ttdef"><b>Definition</b> <a href="cc26xx__cc13xx__uart_8h_source.html#l00134">cc26xx_cc13xx_uart.h:134</a></div></div>
<div class="ttc" id="agroup__cpu__cc26xx__cc13xx__definitions_html_ga8d69bf04d07af4fbbab5a8bd291f65ff"><div class="ttname"><a href="group__cpu__cc26xx__cc13xx__definitions.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a></div><div class="ttdeci">#define UART1</div><div class="ttdoc">UART1 register bank.</div><div class="ttdef"><b>Definition</b> <a href="cc26xx__cc13xx__uart_8h_source.html#l00138">cc26xx_cc13xx_uart.h:138</a></div></div>
<div class="ttc" id="agroup__cpu__kinetis__mcg_html_ga47b8fb0bde3602f542629a3a73f3cb96"><div class="ttname"><a href="group__cpu__kinetis__mcg.html#ga47b8fb0bde3602f542629a3a73f3cb96">CLOCK_BUSCLOCK</a></div><div class="ttdeci">#define CLOCK_BUSCLOCK</div><div class="ttdoc">Bus clock frequency, used by several hardware modules in Kinetis CPUs.</div><div class="ttdef"><b>Definition</b> <a href="mcg_8h_source.html#l00147">mcg.h:147</a></div></div>
<div class="ttc" id="akinetis_2include_2periph__cpu_8h_html_a2280f40b047b0d4269235b509f9bb61c"><div class="ttname"><a href="kinetis_2include_2periph__cpu_8h.html#a2280f40b047b0d4269235b509f9bb61c">ADC_AVG_NONE</a></div><div class="ttdeci">#define ADC_AVG_NONE</div><div class="ttdoc">Disable hardware averaging.</div><div class="ttdef"><b>Definition</b> <a href="kinetis_2include_2periph__cpu_8h_source.html#l00370">periph_cpu.h:370</a></div></div>
<div class="ttc" id="akinetis_2include_2periph__cpu_8h_html_a5df130ef5152041e30a95957a5e4ca64ab8ed8126c384baba9b983d7864f0a704"><div class="ttname"><a href="kinetis_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64ab8ed8126c384baba9b983d7864f0a704">KINETIS_UART</a></div><div class="ttdeci">@ KINETIS_UART</div><div class="ttdoc">Kinetis UART module type.</div><div class="ttdef"><b>Definition</b> <a href="kinetis_2include_2periph__cpu_8h_source.html#l00538">periph_cpu.h:538</a></div></div>
<div class="ttc" id="akinetis_2include_2periph__cpu_8h_html_a93f7c73d772490ab4d22bda8fd0aa5a6a43b180fd72d57fef721063fdad5065b1"><div class="ttname"><a href="kinetis_2include_2periph__cpu_8h.html#a93f7c73d772490ab4d22bda8fd0aa5a6a43b180fd72d57fef721063fdad5065b1">UART_MODE_8N1</a></div><div class="ttdeci">@ UART_MODE_8N1</div><div class="ttdoc">8 data bits, no parity, 1 stop bit</div><div class="ttdef"><b>Definition</b> <a href="kinetis_2include_2periph__cpu_8h_source.html#l00294">periph_cpu.h:294</a></div></div>
<div class="ttc" id="akinetis_2include_2periph__cpu_8h_html_abcda2bcaca3d3dd0ab09005b5b82dd31"><div class="ttname"><a href="kinetis_2include_2periph__cpu_8h.html#abcda2bcaca3d3dd0ab09005b5b82dd31">ADC_AVG_MAX</a></div><div class="ttdeci">#define ADC_AVG_MAX</div><div class="ttdoc">Maximum hardware averaging (32 samples)</div><div class="ttdef"><b>Definition</b> <a href="kinetis_2include_2periph__cpu_8h_source.html#l00374">periph_cpu.h:374</a></div></div>
<div class="ttc" id="astructadc__conf__t_html"><div class="ttname"><a href="structadc__conf__t.html">adc_conf_t</a></div><div class="ttdoc">ADC device configuration.</div><div class="ttdef"><b>Definition</b> <a href="efm32_2include_2periph__cpu_8h_source.html#l00379">periph_cpu.h:379</a></div></div>
<div class="ttc" id="astructdac__conf__t_html"><div class="ttname"><a href="structdac__conf__t.html">dac_conf_t</a></div><div class="ttdoc">DAC line configuration data.</div><div class="ttdef"><b>Definition</b> <a href="gd32v_2include_2periph__cpu_8h_source.html#l00301">periph_cpu.h:301</a></div></div>
<div class="ttc" id="astructi2c__conf__t_html"><div class="ttname"><a href="structi2c__conf__t.html">i2c_conf_t</a></div><div class="ttdoc">I2C configuration structure.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00299">periph_cpu.h:299</a></div></div>
<div class="ttc" id="astructpwm__conf__t_html"><div class="ttname"><a href="structpwm__conf__t.html">pwm_conf_t</a></div><div class="ttdoc">PWM device configuration.</div><div class="ttdef"><b>Definition</b> <a href="atmega__common_2include_2periph__cpu__common_8h_source.html#l00323">periph_cpu_common.h:323</a></div></div>
<div class="ttc" id="astructspi__conf__t_html"><div class="ttname"><a href="structspi__conf__t.html">spi_conf_t</a></div><div class="ttdoc">SPI device configuration.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00337">periph_cpu.h:337</a></div></div>
<div class="ttc" id="astructuart__conf__t_html"><div class="ttname"><a href="structuart__conf__t.html">uart_conf_t</a></div><div class="ttdoc">UART device configuration.</div><div class="ttdef"><b>Definition</b> <a href="atxmega_2include_2periph__cpu_8h_source.html#l00218">periph_cpu.h:218</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Mon Sep 23 2024 14:49:30 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.12.0</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
