$date
	Sat Oct 22 19:57:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#238709
b1101 !
1"
#238710
b1101 &
b1101 %
1$
#238711
0"
#238714
b101000 &
b101000 %
#238718
b10100 &
b10100 %
#238722
b1010 &
b1010 %
#238726
b101 &
b101 %
#238730
b10000 &
b10000 %
#238734
b1000 &
b1000 %
#238738
b100 &
b100 %
#238742
b10 &
b10 %
#238746
b1 &
b1 %
1#
#238750
b0 &
0#
b0 %
0$
#1292828
b100 !
1"
#1292830
b100 &
b100 %
1$
#1292831
0"
#1292834
b10 &
b10 %
#1292838
b1 &
1#
b1 %
#1292842
b0 &
b0 %
0#
0$
#2238703
b10000 !
1"
#2238706
b10000 &
b10000 %
1$
#2238707
0"
#2238710
b1000 &
b1000 %
#2238714
b100 &
b100 %
#2238718
b10 &
b10 %
#2238722
b1 &
b1 %
1#
#2238726
b0 &
0#
b0 %
0$
#4500012
