/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [25:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [17:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [6:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_4z;
  reg [10:0] celloutsig_0_50z;
  wire [9:0] celloutsig_0_51z;
  wire [7:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [27:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_13z;
  wire [13:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire [30:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = !(celloutsig_0_16z ? celloutsig_0_26z[0] : celloutsig_0_16z);
  assign celloutsig_1_1z = !(in_data[118] ? in_data[187] : in_data[119]);
  assign celloutsig_1_2z = !(celloutsig_1_0z[6] ? in_data[168] : celloutsig_1_1z);
  assign celloutsig_0_12z = !(celloutsig_0_11z[6] ? celloutsig_0_3z[17] : celloutsig_0_9z[21]);
  assign celloutsig_0_17z = !(celloutsig_0_5z[5] ? celloutsig_0_11z[3] : in_data[68]);
  assign celloutsig_0_24z = !(celloutsig_0_5z[7] ? celloutsig_0_6z[1] : celloutsig_0_13z[15]);
  assign celloutsig_0_16z = ~(celloutsig_0_5z[2] ^ celloutsig_0_5z[3]);
  assign celloutsig_0_0z = in_data[91:88] % { 1'h1, in_data[46:44] };
  assign celloutsig_0_4z = celloutsig_0_3z[9:7] % { 1'h1, celloutsig_0_3z[10:9] };
  assign celloutsig_0_7z = celloutsig_0_3z[5:2] % { 1'h1, celloutsig_0_3z[15:13] };
  assign celloutsig_1_18z = { celloutsig_1_16z[6:2], celloutsig_1_13z } % { 1'h1, celloutsig_1_9z[6:0] };
  assign celloutsig_0_11z = in_data[51:41] % { 1'h1, celloutsig_0_10z[3:2], celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[32:7] % { 1'h1, in_data[21:1], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_3z[12:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_2z = celloutsig_0_1z[14:3] % { 1'h1, celloutsig_0_1z[15:5] };
  assign celloutsig_0_5z = celloutsig_0_1z[9:2] % { 1'h1, celloutsig_0_1z[16:10] };
  assign celloutsig_1_6z = celloutsig_1_5z[4:2] % { 1'h1, celloutsig_1_3z[14:13] };
  assign celloutsig_0_6z = celloutsig_0_2z[4:0] % { 1'h1, celloutsig_0_2z[3:1], in_data[0] };
  assign celloutsig_1_19z = { in_data[156:140], celloutsig_1_16z } % { 1'h1, in_data[180:151] };
  assign celloutsig_0_10z = celloutsig_0_2z[5:1] % { 1'h1, celloutsig_0_2z[8:5] };
  assign celloutsig_0_25z = { celloutsig_0_8z[2], celloutsig_0_4z, celloutsig_0_24z, celloutsig_0_17z } % { 1'h1, celloutsig_0_10z[3], celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_41z = celloutsig_0_3z[17:11] * celloutsig_0_1z[6:0];
  assign celloutsig_1_7z = { celloutsig_1_3z[5:4], celloutsig_1_0z, celloutsig_1_3z } != { celloutsig_1_3z[9:6], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_40z = celloutsig_0_14z[9:1] >> { celloutsig_0_11z[9:2], celloutsig_0_17z };
  assign celloutsig_0_51z = { celloutsig_0_40z, celloutsig_0_32z } >> { in_data[33:31], celloutsig_0_41z };
  assign celloutsig_1_0z = in_data[109:99] >> in_data[162:152];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >> { in_data[172:159], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[115:109], celloutsig_1_1z } >> celloutsig_1_3z[7:0];
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z } >> { in_data[130:119], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_5z[4], celloutsig_1_2z, celloutsig_1_2z } >> { in_data[181:180], celloutsig_1_1z };
  assign celloutsig_0_20z = celloutsig_0_2z[10:5] >> { in_data[44:43], celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_26z = { celloutsig_0_25z[5:1], celloutsig_0_14z, celloutsig_0_24z } >> { in_data[12:9], celloutsig_0_20z, celloutsig_0_20z };
  assign celloutsig_0_3z = { in_data[45:32], celloutsig_0_0z } >>> in_data[26:9];
  assign celloutsig_1_16z = { celloutsig_1_3z[12:0], celloutsig_1_1z } ~^ in_data[167:154];
  assign celloutsig_0_8z = celloutsig_0_0z[2:0] ~^ celloutsig_0_1z[2:0];
  assign celloutsig_0_9z = { celloutsig_0_7z[1:0], celloutsig_0_1z } ~^ { celloutsig_0_5z[5:3], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_4z[2:1], celloutsig_0_0z, celloutsig_0_7z } ~^ { celloutsig_0_11z[6:1], celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_50z = 11'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_50z = { celloutsig_0_3z[15:6], celloutsig_0_12z };
  assign { out_data[135:128], out_data[126:96], out_data[42:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
