Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Dec 23 14:49:01 2016
| Host         : Shana-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_vga_timing_summary_routed.rpt -rpx top_vga_timing_summary_routed.rpx
| Design       : top_vga
| Device       : 7k160t-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 156 register/latch pins with no clock driven by root clock pin: clkdiv/clkdiv_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1627 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.506        0.000                      0                    2        0.298        0.000                      0                    2        4.650        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.506        0.000                      0                    2        0.298        0.000                      0                    2        4.650        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 clkdiv/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.505ns (19.927%)  route 2.029ns (80.073%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.228     4.231    clkdiv/clk_IBUF_BUFG
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y146        FDCE (Prop_fdce_C_Q)         0.259     4.490 r  clkdiv/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.698     5.188    clkdiv/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.281 r  clkdiv/CLK_BUFG_inst/O
                         net (fo=249, routed)         1.332     6.612    clkdiv/CLK_BUFG
    SLICE_X66Y146        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.153     6.765 r  clkdiv/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.765    clkdiv/clkdiv_reg[0]_i_1_n_6
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.097    13.860    clkdiv/clk_IBUF_BUFG
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[1]/C
                         clock pessimism              0.371    14.231    
                         clock uncertainty           -0.035    14.196    
    SLICE_X66Y146        FDCE (Setup_fdce_C_D)        0.076    14.272    clkdiv/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             9.242ns  (required time - arrival time)
  Source:                 clkdiv/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.422ns (52.832%)  route 0.377ns (47.168%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.228     4.231    clkdiv/clk_IBUF_BUFG
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y146        FDCE (Prop_fdce_C_Q)         0.259     4.490 f  clkdiv/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.377     4.867    clkdiv/clkdiv_reg_n_0_[0]
    SLICE_X66Y146        LUT1 (Prop_lut1_I0_O)        0.043     4.910 r  clkdiv/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     4.910    clkdiv/clkdiv[0]_i_4_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     5.030 r  clkdiv/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.030    clkdiv/clkdiv_reg[0]_i_1_n_7
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.097    13.860    clkdiv/clk_IBUF_BUFG
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[0]/C
                         clock pessimism              0.371    14.231    
                         clock uncertainty           -0.035    14.196    
    SLICE_X66Y146        FDCE (Setup_fdce_C_D)        0.076    14.272    clkdiv/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  9.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkdiv/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.196ns (50.287%)  route 0.194ns (49.713%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.547     1.781    clkdiv/clk_IBUF_BUFG
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y146        FDCE (Prop_fdce_C_Q)         0.118     1.899 f  clkdiv/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.194     2.093    clkdiv/clkdiv_reg_n_0_[0]
    SLICE_X66Y146        LUT1 (Prop_lut1_I0_O)        0.028     2.121 r  clkdiv/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     2.121    clkdiv/clkdiv[0]_i_4_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.171 r  clkdiv/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.171    clkdiv/clkdiv_reg[0]_i_1_n_7
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.746     2.219    clkdiv/clk_IBUF_BUFG
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[0]/C
                         clock pessimism             -0.438     1.781    
    SLICE_X66Y146        FDCE (Hold_fdce_C_D)         0.092     1.873    clkdiv/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 clkdiv/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.507%)  route 0.194ns (46.493%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.547     1.781    clkdiv/clk_IBUF_BUFG
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y146        FDCE (Prop_fdce_C_Q)         0.118     1.899 f  clkdiv/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.194     2.093    clkdiv/clkdiv_reg_n_0_[0]
    SLICE_X66Y146        LUT1 (Prop_lut1_I0_O)        0.028     2.121 r  clkdiv/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     2.121    clkdiv/clkdiv[0]_i_4_n_0
    SLICE_X66Y146        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.077     2.198 r  clkdiv/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.198    clkdiv/clkdiv_reg[0]_i_1_n_6
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.746     2.219    clkdiv/clk_IBUF_BUFG
    SLICE_X66Y146        FDCE                                         r  clkdiv/clkdiv_reg[1]/C
                         clock pessimism             -0.438     1.781    
    SLICE_X66Y146        FDCE (Hold_fdce_C_D)         0.092     1.873    clkdiv/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X66Y146  clkdiv/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X66Y146  clkdiv/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X66Y146  clkdiv/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X66Y146  clkdiv/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X66Y146  clkdiv/clkdiv_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X66Y146  clkdiv/clkdiv_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X66Y146  clkdiv/clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X66Y146  clkdiv/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X66Y146  clkdiv/clkdiv_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X66Y146  clkdiv/clkdiv_reg[1]/C



