

================================================================
== Vivado HLS Report for 'color_convert'
================================================================
* Date:           Mon Mar  1 13:00:25 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        color_convert
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 6.380 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 42.000 ns | 42.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      6|       -|      -|    -|
|Expression       |        -|      0|       0|    519|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     222|    280|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     18|    -|
|Register         |        0|      -|     877|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|    1099|   1009|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |color_convert_AXILiteS_s_axi_U  |color_convert_AXILiteS_s_axi  |        0|      0|  222|  280|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                           |                              |        0|      0|  222|  280|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |color_convert_macbkb_U1  |color_convert_macbkb  | i0 + i1 * i2 |
    |color_convert_macbkb_U2  |color_convert_macbkb  | i0 + i1 * i2 |
    |color_convert_macbkb_U3  |color_convert_macbkb  | i0 + i1 * i2 |
    |color_convert_maccud_U4  |color_convert_maccud  | i0 * i1 + i2 |
    |color_convert_maccud_U5  |color_convert_maccud  | i0 * i1 + i2 |
    |color_convert_maccud_U6  |color_convert_maccud  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |r_V_12_fu_246_p2              |     *    |      0|  0|  63|           8|          10|
    |r_V_16_fu_259_p2              |     *    |      0|  0|  63|           8|          10|
    |r_V_19_fu_269_p2              |     *    |      0|  0|  63|           8|          10|
    |p_Val2_15_fu_490_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_23_fu_612_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_7_fu_368_p2            |     +    |      0|  0|  15|           8|           8|
    |ret_V_10_fu_447_p2            |     +    |      0|  0|  27|          20|          20|
    |ret_V_13_fu_569_p2            |     +    |      0|  0|  27|          20|          20|
    |ret_V_8_fu_325_p2             |     +    |      0|  0|  27|          20|          20|
    |and_ln340_1_fu_763_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln340_2_fu_821_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln340_fu_705_p2           |    and   |      0|  0|   2|           1|           1|
    |and_ln781_1_fu_546_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_2_fu_668_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_424_p2           |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_388_p2             |    and   |      0|  0|   2|           1|           1|
    |carry_3_fu_510_p2             |    and   |      0|  0|   2|           1|           1|
    |carry_5_fu_632_p2             |    and   |      0|  0|   2|           1|           1|
    |neg_src_6_fu_743_p2           |    and   |      0|  0|   2|           1|           1|
    |neg_src_7_fu_801_p2           |    and   |      0|  0|   2|           1|           1|
    |neg_src_fu_685_p2             |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_1_fu_526_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_ones_2_fu_648_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_ones_fu_404_p2     |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_1_fu_532_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range1_all_zeros_2_fu_654_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range1_all_zeros_fu_410_p2    |   icmp   |      0|  0|   9|           4|           1|
    |ap_block_pp0_stage0_01001     |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001     |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_768_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_826_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_700_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_758_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_816_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_710_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_552_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_674_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_430_p2            |    or    |      0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_538_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_2_fu_660_p3     |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_416_p3       |  select  |      0|  0|   2|           1|           1|
    |out1_V_fu_730_p3              |  select  |      0|  0|   8|           1|           8|
    |out2_V_fu_788_p3              |  select  |      0|  0|   8|           1|           8|
    |out3_V_fu_846_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln340_1_fu_774_p3      |  select  |      0|  0|   8|           1|           8|
    |select_ln340_2_fu_832_p3      |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_716_p3        |  select  |      0|  0|   8|           1|           8|
    |select_ln396_1_fu_781_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln396_2_fu_839_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln396_fu_723_p3        |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    |overflow_1_fu_748_p2          |    xor   |      0|  0|   2|           1|           2|
    |overflow_2_fu_806_p2          |    xor   |      0|  0|   2|           1|           2|
    |overflow_fu_690_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_695_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_811_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_753_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_1_fu_504_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_2_fu_626_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_382_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln781_1_fu_738_p2         |    xor   |      0|  0|   2|           2|           1|
    |xor_ln781_2_fu_796_p2         |    xor   |      0|  0|   2|           2|           1|
    |xor_ln781_fu_680_p2           |    xor   |      0|  0|   2|           2|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 519|         183|         223|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |stream_in_24_TDATA_blk_n   |   9|          2|    1|          2|
    |stream_out_24_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  18|          4|    2|          4|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |and_ln781_1_reg_1072                |   1|   0|    1|          0|
    |and_ln781_2_reg_1096                |   1|   0|    1|          0|
    |and_ln781_reg_1048                  |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |bias_c1_V_0_data_reg                |  10|   0|   10|          0|
    |bias_c1_V_0_vld_reg                 |   0|   0|    1|          1|
    |bias_c1_V_read_reg_945              |  10|   0|   10|          0|
    |bias_c2_V_0_data_reg                |  10|   0|   10|          0|
    |bias_c2_V_0_vld_reg                 |   0|   0|    1|          1|
    |bias_c2_V_read_reg_940              |  10|   0|   10|          0|
    |bias_c3_V_0_data_reg                |  10|   0|   10|          0|
    |bias_c3_V_0_vld_reg                 |   0|   0|    1|          1|
    |bias_c3_V_read_reg_935              |  10|   0|   10|          0|
    |c1_c1_V_0_data_reg                  |  10|   0|   10|          0|
    |c1_c1_V_0_vld_reg                   |   0|   0|    1|          1|
    |c1_c2_V_0_data_reg                  |  10|   0|   10|          0|
    |c1_c2_V_0_vld_reg                   |   0|   0|    1|          1|
    |c1_c2_V_read_reg_975                |  10|   0|   10|          0|
    |c1_c3_V_0_data_reg                  |  10|   0|   10|          0|
    |c1_c3_V_0_vld_reg                   |   0|   0|    1|          1|
    |c1_c3_V_read_reg_970                |  10|   0|   10|          0|
    |c1_c3_V_read_reg_970_pp0_iter2_reg  |  10|   0|   10|          0|
    |c2_c1_V_0_data_reg                  |  10|   0|   10|          0|
    |c2_c1_V_0_vld_reg                   |   0|   0|    1|          1|
    |c2_c1_V_read_reg_965                |  10|   0|   10|          0|
    |c2_c2_V_0_data_reg                  |  10|   0|   10|          0|
    |c2_c2_V_0_vld_reg                   |   0|   0|    1|          1|
    |c2_c3_V_0_data_reg                  |  10|   0|   10|          0|
    |c2_c3_V_0_vld_reg                   |   0|   0|    1|          1|
    |c2_c3_V_read_reg_960                |  10|   0|   10|          0|
    |c2_c3_V_read_reg_960_pp0_iter2_reg  |  10|   0|   10|          0|
    |c3_c1_V_0_data_reg                  |  10|   0|   10|          0|
    |c3_c1_V_0_vld_reg                   |   0|   0|    1|          1|
    |c3_c1_V_read_reg_955                |  10|   0|   10|          0|
    |c3_c2_V_0_data_reg                  |  10|   0|   10|          0|
    |c3_c2_V_0_vld_reg                   |   0|   0|    1|          1|
    |c3_c3_V_0_data_reg                  |  10|   0|   10|          0|
    |c3_c3_V_0_vld_reg                   |   0|   0|    1|          1|
    |c3_c3_V_read_reg_950                |  10|   0|   10|          0|
    |c3_c3_V_read_reg_950_pp0_iter2_reg  |  10|   0|   10|          0|
    |or_ln785_1_reg_1078                 |   1|   0|    1|          0|
    |or_ln785_2_reg_1102                 |   1|   0|    1|          0|
    |or_ln785_reg_1054                   |   1|   0|    1|          0|
    |p_Repl2_1_reg_925                   |   8|   0|    8|          0|
    |p_Repl2_2_reg_930                   |   8|   0|    8|          0|
    |p_Repl2_s_reg_920                   |   8|   0|    8|          0|
    |p_Result_2_reg_1060                 |   1|   0|    1|          0|
    |p_Result_4_reg_1084                 |   1|   0|    1|          0|
    |p_Result_s_reg_1036                 |   1|   0|    1|          0|
    |p_Val2_15_reg_1066                  |   8|   0|    8|          0|
    |p_Val2_23_reg_1090                  |   8|   0|    8|          0|
    |p_Val2_7_reg_1042                   |   8|   0|    8|          0|
    |r_V_12_reg_986                      |  18|   0|   18|          0|
    |r_V_16_reg_996                      |  18|   0|   18|          0|
    |r_V_19_reg_1001                     |  18|   0|   18|          0|
    |r_V_2_reg_991                       |   8|   0|   18|         10|
    |r_V_reg_980                         |   8|   0|   18|         10|
    |ret_V_11_reg_1016                   |  19|   0|   19|          0|
    |ret_V_12_reg_1031                   |  20|   0|   20|          0|
    |ret_V_6_reg_1006                    |  19|   0|   19|          0|
    |ret_V_7_reg_1021                    |  20|   0|   20|          0|
    |ret_V_9_reg_1026                    |  20|   0|   20|          0|
    |ret_V_reg_1011                      |  19|   0|   19|          0|
    |stream_in_24_last_V_s_reg_915       |   1|   0|    1|          0|
    |stream_in_24_user_V_s_reg_910       |   1|   0|    1|          0|
    |bias_c1_V_read_reg_945              |  64|  32|   10|          0|
    |bias_c2_V_read_reg_940              |  64|  32|   10|          0|
    |bias_c3_V_read_reg_935              |  64|  32|   10|          0|
    |p_Repl2_2_reg_930                   |  64|  32|    8|          0|
    |stream_in_24_last_V_s_reg_915       |  64|  32|    1|          0|
    |stream_in_24_user_V_s_reg_910       |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 877| 192|  565|         32|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object    |    C Type    |
+------------------------+-----+-----+--------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |       AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |       AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     color_convert    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     color_convert    | return value |
|control                 |  in |    1| ap_ctrl_none |     color_convert    | return value |
|ap_rst_n_control        |  in |    1| ap_ctrl_none |     color_convert    | return value |
|stream_in_24_TDATA      |  in |   24|     axis     |   stream_in_24_data  |    pointer   |
|stream_in_24_TVALID     |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TREADY     | out |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TLAST      |  in |    1|     axis     |  stream_in_24_last_V |    pointer   |
|stream_in_24_TUSER      |  in |    1|     axis     |  stream_in_24_user_V |    pointer   |
|stream_out_24_TDATA     | out |   24|     axis     |  stream_out_24_data  |    pointer   |
|stream_out_24_TVALID    | out |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TREADY    |  in |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TLAST     | out |    1|     axis     | stream_out_24_last_V |    pointer   |
|stream_out_24_TUSER     | out |    1|     axis     | stream_out_24_user_V |    pointer   |
+------------------------+-----+-----+--------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [2/2] (1.00ns)   --->   "%bias_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c3_V)"   --->   Operation 8 'read' 'bias_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [2/2] (1.00ns)   --->   "%bias_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c2_V)"   --->   Operation 9 'read' 'bias_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [2/2] (1.00ns)   --->   "%bias_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c1_V)"   --->   Operation 10 'read' 'bias_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [2/2] (1.00ns)   --->   "%c3_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c3_V)"   --->   Operation 11 'read' 'c3_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [2/2] (1.00ns)   --->   "%c3_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c2_V)"   --->   Operation 12 'read' 'c3_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [2/2] (1.00ns)   --->   "%c3_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c1_V)"   --->   Operation 13 'read' 'c3_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [2/2] (1.00ns)   --->   "%c2_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c3_V)"   --->   Operation 14 'read' 'c2_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [2/2] (1.00ns)   --->   "%c2_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c2_V)"   --->   Operation 15 'read' 'c2_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [2/2] (1.00ns)   --->   "%c2_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c1_V)"   --->   Operation 16 'read' 'c2_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [2/2] (1.00ns)   --->   "%c1_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c3_V)"   --->   Operation 17 'read' 'c1_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [2/2] (1.00ns)   --->   "%c1_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c2_V)"   --->   Operation 18 'read' 'c1_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [2/2] (1.00ns)   --->   "%c1_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c1_V)"   --->   Operation 19 'read' 'c1_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call { i24, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i1P.i1P(i24* %stream_in_24_data, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V)" [color_convert/color_convert.cpp:26]   --->   Operation 20 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%stream_in_24_data_tm = extractvalue { i24, i1, i1 } %empty, 0" [color_convert/color_convert.cpp:26]   --->   Operation 21 'extractvalue' 'stream_in_24_data_tm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%stream_in_24_user_V_s = extractvalue { i24, i1, i1 } %empty, 1" [color_convert/color_convert.cpp:26]   --->   Operation 22 'extractvalue' 'stream_in_24_user_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%stream_in_24_last_V_s = extractvalue { i24, i1, i1 } %empty, 2" [color_convert/color_convert.cpp:26]   --->   Operation 23 'extractvalue' 'stream_in_24_last_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Repl2_s = trunc i24 %stream_in_24_data_tm to i8" [color_convert/color_convert.cpp:42]   --->   Operation 24 'trunc' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Repl2_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_tm, i32 8, i32 15)" [color_convert/color_convert.cpp:43]   --->   Operation 25 'partselect' 'p_Repl2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %stream_in_24_data_tm, i32 16, i32 23)" [color_convert/color_convert.cpp:44]   --->   Operation 26 'partselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.52>
ST_2 : Operation 27 [1/2] (1.00ns)   --->   "%bias_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c3_V)"   --->   Operation 27 'read' 'bias_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 28 [1/2] (1.00ns)   --->   "%bias_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c2_V)"   --->   Operation 28 'read' 'bias_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 29 [1/2] (1.00ns)   --->   "%bias_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %bias_c1_V)"   --->   Operation 29 'read' 'bias_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/2] (1.00ns)   --->   "%c3_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c3_V)"   --->   Operation 30 'read' 'c3_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%c3_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c2_V)"   --->   Operation 31 'read' 'c3_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/2] (1.00ns)   --->   "%c3_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c3_c1_V)"   --->   Operation 32 'read' 'c3_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/2] (1.00ns)   --->   "%c2_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c3_V)"   --->   Operation 33 'read' 'c2_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 34 [1/2] (1.00ns)   --->   "%c2_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c2_V)"   --->   Operation 34 'read' 'c2_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/2] (1.00ns)   --->   "%c2_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c2_c1_V)"   --->   Operation 35 'read' 'c2_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/2] (1.00ns)   --->   "%c1_c3_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c3_V)"   --->   Operation 36 'read' 'c1_c3_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 37 [1/2] (1.00ns)   --->   "%c1_c2_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c2_V)"   --->   Operation 37 'read' 'c1_c2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 38 [1/2] (1.00ns)   --->   "%c1_c1_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %c1_c1_V)"   --->   Operation 38 'read' 'c1_c1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V = zext i8 %p_Repl2_s to i18" [color_convert/color_convert.cpp:46]   --->   Operation 39 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %c1_c1_V_read to i18" [color_convert/color_convert.cpp:46]   --->   Operation 40 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (4.52ns)   --->   "%r_V_12 = mul i18 %r_V, %sext_ln1118" [color_convert/color_convert.cpp:46]   --->   Operation 41 'mul' 'r_V_12' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_Repl2_1 to i18" [color_convert/color_convert.cpp:46]   --->   Operation 42 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i10 %c2_c2_V_read to i18" [color_convert/color_convert.cpp:47]   --->   Operation 43 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (4.52ns)   --->   "%r_V_16 = mul i18 %r_V_2, %sext_ln1118_4" [color_convert/color_convert.cpp:47]   --->   Operation 44 'mul' 'r_V_16' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i10 %c3_c2_V_read to i18" [color_convert/color_convert.cpp:48]   --->   Operation 45 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (4.52ns)   --->   "%r_V_19 = mul i18 %r_V_2, %sext_ln1118_7" [color_convert/color_convert.cpp:48]   --->   Operation 46 'mul' 'r_V_19' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.38>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i10 %c1_c2_V_read to i18" [color_convert/color_convert.cpp:46]   --->   Operation 47 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.36ns) (grouped into DSP with root node ret_V_6)   --->   "%r_V_13 = mul i18 %r_V_2, %sext_ln1118_1" [color_convert/color_convert.cpp:46]   --->   Operation 48 'mul' 'r_V_13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %r_V_12 to i19" [color_convert/color_convert.cpp:46]   --->   Operation 49 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into DSP with root node ret_V_6)   --->   "%rhs_V = sext i18 %r_V_13 to i19" [color_convert/color_convert.cpp:46]   --->   Operation 50 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_6 = add nsw i19 %lhs_V, %rhs_V" [color_convert/color_convert.cpp:46]   --->   Operation 51 'add' 'ret_V_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i10 %c2_c1_V_read to i18" [color_convert/color_convert.cpp:47]   --->   Operation 52 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%r_V_15 = mul i18 %r_V, %sext_ln1118_3" [color_convert/color_convert.cpp:47]   --->   Operation 53 'mul' 'r_V_15' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%lhs_V_2 = sext i18 %r_V_15 to i19" [color_convert/color_convert.cpp:47]   --->   Operation 54 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i18 %r_V_16 to i19" [color_convert/color_convert.cpp:47]   --->   Operation 55 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add nsw i19 %rhs_V_3, %lhs_V_2" [color_convert/color_convert.cpp:47]   --->   Operation 56 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %c3_c1_V_read to i18" [color_convert/color_convert.cpp:48]   --->   Operation 57 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_18 = mul i18 %r_V, %sext_ln1118_6" [color_convert/color_convert.cpp:48]   --->   Operation 58 'mul' 'r_V_18' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into DSP with root node ret_V_11)   --->   "%lhs_V_4 = sext i18 %r_V_18 to i19" [color_convert/color_convert.cpp:48]   --->   Operation 59 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i18 %r_V_19 to i19" [color_convert/color_convert.cpp:48]   --->   Operation 60 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_11 = add nsw i19 %rhs_V_6, %lhs_V_4" [color_convert/color_convert.cpp:48]   --->   Operation 61 'add' 'ret_V_11' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%r_V_4 = zext i8 %p_Repl2_2 to i18" [color_convert/color_convert.cpp:46]   --->   Operation 62 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i10 %c1_c3_V_read to i18" [color_convert/color_convert.cpp:46]   --->   Operation 63 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (3.36ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_14 = mul i18 %r_V_4, %sext_ln1118_2" [color_convert/color_convert.cpp:46]   --->   Operation 64 'mul' 'r_V_14' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i19 %ret_V_6 to i20" [color_convert/color_convert.cpp:46]   --->   Operation 65 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%rhs_V_1 = sext i18 %r_V_14 to i20" [color_convert/color_convert.cpp:46]   --->   Operation 66 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_7 = add nsw i20 %rhs_V_1, %lhs_V_1" [color_convert/color_convert.cpp:46]   --->   Operation 67 'add' 'ret_V_7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i10 %c2_c3_V_read to i18" [color_convert/color_convert.cpp:47]   --->   Operation 68 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (3.36ns) (grouped into DSP with root node ret_V_9)   --->   "%r_V_17 = mul i18 %r_V_4, %sext_ln1118_5" [color_convert/color_convert.cpp:47]   --->   Operation 69 'mul' 'r_V_17' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i19 %ret_V to i20" [color_convert/color_convert.cpp:47]   --->   Operation 70 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into DSP with root node ret_V_9)   --->   "%rhs_V_4 = sext i18 %r_V_17 to i20" [color_convert/color_convert.cpp:47]   --->   Operation 71 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_9 = add nsw i20 %rhs_V_4, %lhs_V_3" [color_convert/color_convert.cpp:47]   --->   Operation 72 'add' 'ret_V_9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i10 %c3_c3_V_read to i18" [color_convert/color_convert.cpp:48]   --->   Operation 73 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (3.36ns) (grouped into DSP with root node ret_V_12)   --->   "%r_V_20 = mul i18 %r_V_4, %sext_ln1118_8" [color_convert/color_convert.cpp:48]   --->   Operation 74 'mul' 'r_V_20' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i19 %ret_V_11 to i20" [color_convert/color_convert.cpp:48]   --->   Operation 75 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into DSP with root node ret_V_12)   --->   "%rhs_V_7 = sext i18 %r_V_20 to i20" [color_convert/color_convert.cpp:48]   --->   Operation 76 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_12 = add nsw i20 %rhs_V_7, %lhs_V_5" [color_convert/color_convert.cpp:48]   --->   Operation 77 'add' 'ret_V_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %bias_c1_V_read, i8 0)" [color_convert/color_convert.cpp:46]   --->   Operation 78 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i18 %rhs_V_2 to i20" [color_convert/color_convert.cpp:46]   --->   Operation 79 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.19ns)   --->   "%ret_V_8 = add i20 %ret_V_7, %sext_ln728" [color_convert/color_convert.cpp:46]   --->   Operation 80 'add' 'ret_V_8' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_8, i32 19)" [color_convert/color_convert.cpp:46]   --->   Operation 81 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_8, i32 8, i32 15)" [color_convert/color_convert.cpp:46]   --->   Operation 82 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_8, i32 15)" [color_convert/color_convert.cpp:46]   --->   Operation 83 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_8, i32 7)" [color_convert/color_convert.cpp:46]   --->   Operation 84 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_5 to i8" [color_convert/color_convert.cpp:46]   --->   Operation 85 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.91ns)   --->   "%p_Val2_7 = add i8 %p_Val2_6, %zext_ln415" [color_convert/color_convert.cpp:46]   --->   Operation 86 'add' 'p_Val2_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_7, i32 7)" [color_convert/color_convert.cpp:46]   --->   Operation 87 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_6, true" [color_convert/color_convert.cpp:46]   --->   Operation 88 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_1, %xor_ln416" [color_convert/color_convert.cpp:46]   --->   Operation 89 'and' 'carry_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %ret_V_8, i32 16, i32 19)" [color_convert/color_convert.cpp:46]   --->   Operation 90 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.30ns)   --->   "%Range1_all_ones = icmp eq i4 %tmp, -1" [color_convert/color_convert.cpp:46]   --->   Operation 91 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (1.30ns)   --->   "%Range1_all_zeros = icmp eq i4 %tmp, 0" [color_convert/color_convert.cpp:46]   --->   Operation 92 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln785)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [color_convert/color_convert.cpp:46]   --->   Operation 93 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [color_convert/color_convert.cpp:46]   --->   Operation 94 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln785 = or i1 %deleted_zeros, %p_Result_s" [color_convert/color_convert.cpp:46]   --->   Operation 95 'or' 'or_ln785' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %bias_c2_V_read, i8 0)" [color_convert/color_convert.cpp:47]   --->   Operation 96 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i18 %rhs_V_5 to i20" [color_convert/color_convert.cpp:47]   --->   Operation 97 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (2.19ns)   --->   "%ret_V_10 = add i20 %ret_V_9, %sext_ln728_1" [color_convert/color_convert.cpp:47]   --->   Operation 98 'add' 'ret_V_10' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_10, i32 19)" [color_convert/color_convert.cpp:47]   --->   Operation 99 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_Val2_14 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_10, i32 8, i32 15)" [color_convert/color_convert.cpp:47]   --->   Operation 100 'partselect' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_10, i32 15)" [color_convert/color_convert.cpp:47]   --->   Operation 101 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_10, i32 7)" [color_convert/color_convert.cpp:47]   --->   Operation 102 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_9 to i8" [color_convert/color_convert.cpp:47]   --->   Operation 103 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.91ns)   --->   "%p_Val2_15 = add i8 %zext_ln415_1, %p_Val2_14" [color_convert/color_convert.cpp:47]   --->   Operation 104 'add' 'p_Val2_15' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_15, i32 7)" [color_convert/color_convert.cpp:47]   --->   Operation 105 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node carry_3)   --->   "%xor_ln416_1 = xor i1 %tmp_10, true" [color_convert/color_convert.cpp:47]   --->   Operation 106 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_3 = and i1 %p_Result_3, %xor_ln416_1" [color_convert/color_convert.cpp:47]   --->   Operation 107 'and' 'carry_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %ret_V_10, i32 16, i32 19)" [color_convert/color_convert.cpp:47]   --->   Operation 108 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.30ns)   --->   "%Range1_all_ones_1 = icmp eq i4 %tmp_1, -1" [color_convert/color_convert.cpp:47]   --->   Operation 109 'icmp' 'Range1_all_ones_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (1.30ns)   --->   "%Range1_all_zeros_1 = icmp eq i4 %tmp_1, 0" [color_convert/color_convert.cpp:47]   --->   Operation 110 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln785_1)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1" [color_convert/color_convert.cpp:47]   --->   Operation 111 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln781_1 = and i1 %carry_3, %Range1_all_ones_1" [color_convert/color_convert.cpp:47]   --->   Operation 112 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln785_1 = or i1 %deleted_zeros_1, %p_Result_2" [color_convert/color_convert.cpp:47]   --->   Operation 113 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %bias_c3_V_read, i8 0)" [color_convert/color_convert.cpp:48]   --->   Operation 114 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i18 %rhs_V_8 to i20" [color_convert/color_convert.cpp:48]   --->   Operation 115 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (2.19ns)   --->   "%ret_V_13 = add i20 %ret_V_12, %sext_ln728_2" [color_convert/color_convert.cpp:48]   --->   Operation 116 'add' 'ret_V_13' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_13, i32 19)" [color_convert/color_convert.cpp:48]   --->   Operation 117 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_22 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_13, i32 8, i32 15)" [color_convert/color_convert.cpp:48]   --->   Operation 118 'partselect' 'p_Val2_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node carry_5)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_13, i32 15)" [color_convert/color_convert.cpp:48]   --->   Operation 119 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %ret_V_13, i32 7)" [color_convert/color_convert.cpp:48]   --->   Operation 120 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %tmp_13 to i8" [color_convert/color_convert.cpp:48]   --->   Operation 121 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.91ns)   --->   "%p_Val2_23 = add i8 %zext_ln415_2, %p_Val2_22" [color_convert/color_convert.cpp:48]   --->   Operation 122 'add' 'p_Val2_23' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node carry_5)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_23, i32 7)" [color_convert/color_convert.cpp:48]   --->   Operation 123 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node carry_5)   --->   "%xor_ln416_2 = xor i1 %tmp_14, true" [color_convert/color_convert.cpp:48]   --->   Operation 124 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_5 = and i1 %p_Result_5, %xor_ln416_2" [color_convert/color_convert.cpp:48]   --->   Operation 125 'and' 'carry_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %ret_V_13, i32 16, i32 19)" [color_convert/color_convert.cpp:48]   --->   Operation 126 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.30ns)   --->   "%Range1_all_ones_2 = icmp eq i4 %tmp_2, -1" [color_convert/color_convert.cpp:48]   --->   Operation 127 'icmp' 'Range1_all_ones_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.30ns)   --->   "%Range1_all_zeros_2 = icmp eq i4 %tmp_2, 0" [color_convert/color_convert.cpp:48]   --->   Operation 128 'icmp' 'Range1_all_zeros_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln785_2)   --->   "%deleted_zeros_2 = select i1 %carry_5, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2" [color_convert/color_convert.cpp:48]   --->   Operation 129 'select' 'deleted_zeros_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%and_ln781_2 = and i1 %carry_5, %Range1_all_ones_2" [color_convert/color_convert.cpp:48]   --->   Operation 130 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln785_2 = or i1 %deleted_zeros_2, %p_Result_4" [color_convert/color_convert.cpp:48]   --->   Operation 131 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.49>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln396)   --->   "%xor_ln781 = xor i1 %and_ln781, true" [color_convert/color_convert.cpp:46]   --->   Operation 132 'xor' 'xor_ln781' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln396)   --->   "%neg_src = and i1 %p_Result_s, %xor_ln781" [color_convert/color_convert.cpp:46]   --->   Operation 133 'and' 'neg_src' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node out1_V)   --->   "%overflow = xor i1 %or_ln785, true" [color_convert/color_convert.cpp:46]   --->   Operation 134 'xor' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln340_1 = xor i1 %p_Result_s, true" [color_convert/color_convert.cpp:46]   --->   Operation 135 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %and_ln781, %xor_ln340_1" [color_convert/color_convert.cpp:46]   --->   Operation 136 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node out1_V)   --->   "%and_ln340 = and i1 %or_ln785, %or_ln340_3" [color_convert/color_convert.cpp:46]   --->   Operation 137 'and' 'and_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node out1_V)   --->   "%or_ln340 = or i1 %or_ln340_3, %overflow" [color_convert/color_convert.cpp:46]   --->   Operation 138 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node out1_V)   --->   "%select_ln340 = select i1 %and_ln340, i8 %p_Val2_7, i8 -1" [color_convert/color_convert.cpp:46]   --->   Operation 139 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln396 = select i1 %neg_src, i8 0, i8 %p_Val2_7" [color_convert/color_convert.cpp:46]   --->   Operation 140 'select' 'select_ln396' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.24ns) (out node of the LUT)   --->   "%out1_V = select i1 %or_ln340, i8 %select_ln340, i8 %select_ln396" [color_convert/color_convert.cpp:46]   --->   Operation 141 'select' 'out1_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln396_1)   --->   "%xor_ln781_1 = xor i1 %and_ln781_1, true" [color_convert/color_convert.cpp:47]   --->   Operation 142 'xor' 'xor_ln781_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln396_1)   --->   "%neg_src_6 = and i1 %p_Result_2, %xor_ln781_1" [color_convert/color_convert.cpp:47]   --->   Operation 143 'and' 'neg_src_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node out2_V)   --->   "%overflow_1 = xor i1 %or_ln785_1, true" [color_convert/color_convert.cpp:47]   --->   Operation 144 'xor' 'overflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln340 = xor i1 %p_Result_2, true" [color_convert/color_convert.cpp:47]   --->   Operation 145 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %and_ln781_1, %xor_ln340" [color_convert/color_convert.cpp:47]   --->   Operation 146 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node out2_V)   --->   "%and_ln340_1 = and i1 %or_ln785_1, %or_ln340_4" [color_convert/color_convert.cpp:47]   --->   Operation 147 'and' 'and_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node out2_V)   --->   "%or_ln340_1 = or i1 %or_ln340_4, %overflow_1" [color_convert/color_convert.cpp:47]   --->   Operation 148 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node out2_V)   --->   "%select_ln340_1 = select i1 %and_ln340_1, i8 %p_Val2_15, i8 -1" [color_convert/color_convert.cpp:47]   --->   Operation 149 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln396_1 = select i1 %neg_src_6, i8 0, i8 %p_Val2_15" [color_convert/color_convert.cpp:47]   --->   Operation 150 'select' 'select_ln396_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.24ns) (out node of the LUT)   --->   "%out2_V = select i1 %or_ln340_1, i8 %select_ln340_1, i8 %select_ln396_1" [color_convert/color_convert.cpp:47]   --->   Operation 151 'select' 'out2_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln396_2)   --->   "%xor_ln781_2 = xor i1 %and_ln781_2, true" [color_convert/color_convert.cpp:48]   --->   Operation 152 'xor' 'xor_ln781_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln396_2)   --->   "%neg_src_7 = and i1 %p_Result_4, %xor_ln781_2" [color_convert/color_convert.cpp:48]   --->   Operation 153 'and' 'neg_src_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node out3_V)   --->   "%overflow_2 = xor i1 %or_ln785_2, true" [color_convert/color_convert.cpp:48]   --->   Operation 154 'xor' 'overflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%xor_ln340_2 = xor i1 %p_Result_4, true" [color_convert/color_convert.cpp:48]   --->   Operation 155 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln340_5 = or i1 %and_ln781_2, %xor_ln340_2" [color_convert/color_convert.cpp:48]   --->   Operation 156 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node out3_V)   --->   "%and_ln340_2 = and i1 %or_ln785_2, %or_ln340_5" [color_convert/color_convert.cpp:48]   --->   Operation 157 'and' 'and_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node out3_V)   --->   "%or_ln340_2 = or i1 %or_ln340_5, %overflow_2" [color_convert/color_convert.cpp:48]   --->   Operation 158 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node out3_V)   --->   "%select_ln340_2 = select i1 %and_ln340_2, i8 %p_Val2_23, i8 -1" [color_convert/color_convert.cpp:48]   --->   Operation 159 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln396_2 = select i1 %neg_src_7, i8 0, i8 %p_Val2_23" [color_convert/color_convert.cpp:48]   --->   Operation 160 'select' 'select_ln396_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.24ns) (out node of the LUT)   --->   "%out3_V = select i1 %or_ln340_2, i8 %select_ln340_2, i8 %select_ln396_2" [color_convert/color_convert.cpp:48]   --->   Operation 161 'select' 'out3_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%stream_out_24_data_t = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %out3_V, i8 %out2_V, i8 %out1_V)" [color_convert/color_convert.cpp:52]   --->   Operation 162 'bitconcatenate' 'stream_out_24_data_t' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %stream_out_24_data_t, i1 %stream_in_24_user_V_s, i1 %stream_in_24_last_V_s)" [color_convert/color_convert.cpp:26]   --->   Operation 163 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_out_24_data), !map !73"   --->   Operation 164 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %stream_in_24_data), !map !85"   --->   Operation 165 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_user_V), !map !95"   --->   Operation 166 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_in_24_last_V), !map !99"   --->   Operation 167 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_24_user_V), !map !103"   --->   Operation 168 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %stream_out_24_last_V), !map !107"   --->   Operation 169 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c1_c1_V), !map !111"   --->   Operation 170 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c1_c2_V), !map !117"   --->   Operation 171 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c1_c3_V), !map !121"   --->   Operation 172 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c2_c1_V), !map !125"   --->   Operation 173 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c2_c2_V), !map !129"   --->   Operation 174 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c2_c3_V), !map !133"   --->   Operation 175 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c3_c1_V), !map !137"   --->   Operation 176 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c3_c2_V), !map !141"   --->   Operation 177 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %c3_c3_V), !map !145"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %bias_c1_V), !map !149"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %bias_c2_V), !map !153"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10 %bias_c3_V), !map !157"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @color_convert_str) nounwind"   --->   Operation 182 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:28]   --->   Operation 183 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:29]   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %c1_c1_V, i10 %c1_c2_V, i10 %c1_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:30]   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %c2_c1_V, i10 %c2_c2_V, i10 %c2_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:31]   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %c3_c1_V, i10 %c3_c2_V, i10 %c3_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:32]   --->   Operation 187 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10 %bias_c1_V, i10 %bias_c2_V, i10 %bias_c3_V, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:33]   --->   Operation 188 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_in_24_data, i1* %stream_in_24_user_V, i1* %stream_in_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:34]   --->   Operation 189 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %stream_out_24_data, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:35]   --->   Operation 190 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [color_convert/color_convert.cpp:37]   --->   Operation 191 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %stream_out_24_data, i1* %stream_out_24_user_V, i1* %stream_out_24_last_V, i24 %stream_out_24_data_t, i1 %stream_in_24_user_V_s, i1 %stream_in_24_last_V_s)" [color_convert/color_convert.cpp:26]   --->   Operation 192 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "ret void" [color_convert/color_convert.cpp:53]   --->   Operation 193 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ stream_in_24_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c1_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c2_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_c3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                 (read           ) [ 00000000]
stream_in_24_data_tm  (extractvalue   ) [ 00000000]
stream_in_24_user_V_s (extractvalue   ) [ 01111111]
stream_in_24_last_V_s (extractvalue   ) [ 01111111]
p_Repl2_s             (trunc          ) [ 01100000]
p_Repl2_1             (partselect     ) [ 01100000]
p_Repl2_2             (partselect     ) [ 01111000]
bias_c3_V_read        (read           ) [ 01011100]
bias_c2_V_read        (read           ) [ 01011100]
bias_c1_V_read        (read           ) [ 01011100]
c3_c3_V_read          (read           ) [ 01011000]
c3_c2_V_read          (read           ) [ 00000000]
c3_c1_V_read          (read           ) [ 01010000]
c2_c3_V_read          (read           ) [ 01011000]
c2_c2_V_read          (read           ) [ 00000000]
c2_c1_V_read          (read           ) [ 01010000]
c1_c3_V_read          (read           ) [ 01011000]
c1_c2_V_read          (read           ) [ 01010000]
c1_c1_V_read          (read           ) [ 00000000]
r_V                   (zext           ) [ 01010000]
sext_ln1118           (sext           ) [ 00000000]
r_V_12                (mul            ) [ 01010000]
r_V_2                 (zext           ) [ 01010000]
sext_ln1118_4         (sext           ) [ 00000000]
r_V_16                (mul            ) [ 01010000]
sext_ln1118_7         (sext           ) [ 00000000]
r_V_19                (mul            ) [ 01010000]
sext_ln1118_1         (sext           ) [ 00000000]
r_V_13                (mul            ) [ 00000000]
lhs_V                 (sext           ) [ 00000000]
rhs_V                 (sext           ) [ 00000000]
ret_V_6               (add            ) [ 01001000]
sext_ln1118_3         (sext           ) [ 00000000]
r_V_15                (mul            ) [ 00000000]
lhs_V_2               (sext           ) [ 00000000]
rhs_V_3               (sext           ) [ 00000000]
ret_V                 (add            ) [ 01001000]
sext_ln1118_6         (sext           ) [ 00000000]
r_V_18                (mul            ) [ 00000000]
lhs_V_4               (sext           ) [ 00000000]
rhs_V_6               (sext           ) [ 00000000]
ret_V_11              (add            ) [ 01001000]
r_V_4                 (zext           ) [ 00000000]
sext_ln1118_2         (sext           ) [ 00000000]
r_V_14                (mul            ) [ 00000000]
lhs_V_1               (sext           ) [ 00000000]
rhs_V_1               (sext           ) [ 00000000]
ret_V_7               (add            ) [ 01000100]
sext_ln1118_5         (sext           ) [ 00000000]
r_V_17                (mul            ) [ 00000000]
lhs_V_3               (sext           ) [ 00000000]
rhs_V_4               (sext           ) [ 00000000]
ret_V_9               (add            ) [ 01000100]
sext_ln1118_8         (sext           ) [ 00000000]
r_V_20                (mul            ) [ 00000000]
lhs_V_5               (sext           ) [ 00000000]
rhs_V_7               (sext           ) [ 00000000]
ret_V_12              (add            ) [ 01000100]
rhs_V_2               (bitconcatenate ) [ 00000000]
sext_ln728            (sext           ) [ 00000000]
ret_V_8               (add            ) [ 00000000]
p_Result_s            (bitselect      ) [ 01000010]
p_Val2_6              (partselect     ) [ 00000000]
p_Result_1            (bitselect      ) [ 00000000]
tmp_5                 (bitselect      ) [ 00000000]
zext_ln415            (zext           ) [ 00000000]
p_Val2_7              (add            ) [ 01000010]
tmp_6                 (bitselect      ) [ 00000000]
xor_ln416             (xor            ) [ 00000000]
carry_1               (and            ) [ 00000000]
tmp                   (partselect     ) [ 00000000]
Range1_all_ones       (icmp           ) [ 00000000]
Range1_all_zeros      (icmp           ) [ 00000000]
deleted_zeros         (select         ) [ 00000000]
and_ln781             (and            ) [ 01000010]
or_ln785              (or             ) [ 01000010]
rhs_V_5               (bitconcatenate ) [ 00000000]
sext_ln728_1          (sext           ) [ 00000000]
ret_V_10              (add            ) [ 00000000]
p_Result_2            (bitselect      ) [ 01000010]
p_Val2_14             (partselect     ) [ 00000000]
p_Result_3            (bitselect      ) [ 00000000]
tmp_9                 (bitselect      ) [ 00000000]
zext_ln415_1          (zext           ) [ 00000000]
p_Val2_15             (add            ) [ 01000010]
tmp_10                (bitselect      ) [ 00000000]
xor_ln416_1           (xor            ) [ 00000000]
carry_3               (and            ) [ 00000000]
tmp_1                 (partselect     ) [ 00000000]
Range1_all_ones_1     (icmp           ) [ 00000000]
Range1_all_zeros_1    (icmp           ) [ 00000000]
deleted_zeros_1       (select         ) [ 00000000]
and_ln781_1           (and            ) [ 01000010]
or_ln785_1            (or             ) [ 01000010]
rhs_V_8               (bitconcatenate ) [ 00000000]
sext_ln728_2          (sext           ) [ 00000000]
ret_V_13              (add            ) [ 00000000]
p_Result_4            (bitselect      ) [ 01000010]
p_Val2_22             (partselect     ) [ 00000000]
p_Result_5            (bitselect      ) [ 00000000]
tmp_13                (bitselect      ) [ 00000000]
zext_ln415_2          (zext           ) [ 00000000]
p_Val2_23             (add            ) [ 01000010]
tmp_14                (bitselect      ) [ 00000000]
xor_ln416_2           (xor            ) [ 00000000]
carry_5               (and            ) [ 00000000]
tmp_2                 (partselect     ) [ 00000000]
Range1_all_ones_2     (icmp           ) [ 00000000]
Range1_all_zeros_2    (icmp           ) [ 00000000]
deleted_zeros_2       (select         ) [ 00000000]
and_ln781_2           (and            ) [ 01000010]
or_ln785_2            (or             ) [ 01000010]
xor_ln781             (xor            ) [ 00000000]
neg_src               (and            ) [ 00000000]
overflow              (xor            ) [ 00000000]
xor_ln340_1           (xor            ) [ 00000000]
or_ln340_3            (or             ) [ 00000000]
and_ln340             (and            ) [ 00000000]
or_ln340              (or             ) [ 00000000]
select_ln340          (select         ) [ 00000000]
select_ln396          (select         ) [ 00000000]
out1_V                (select         ) [ 00000000]
xor_ln781_1           (xor            ) [ 00000000]
neg_src_6             (and            ) [ 00000000]
overflow_1            (xor            ) [ 00000000]
xor_ln340             (xor            ) [ 00000000]
or_ln340_4            (or             ) [ 00000000]
and_ln340_1           (and            ) [ 00000000]
or_ln340_1            (or             ) [ 00000000]
select_ln340_1        (select         ) [ 00000000]
select_ln396_1        (select         ) [ 00000000]
out2_V                (select         ) [ 00000000]
xor_ln781_2           (xor            ) [ 00000000]
neg_src_7             (and            ) [ 00000000]
overflow_2            (xor            ) [ 00000000]
xor_ln340_2           (xor            ) [ 00000000]
or_ln340_5            (or             ) [ 00000000]
and_ln340_2           (and            ) [ 00000000]
or_ln340_2            (or             ) [ 00000000]
select_ln340_2        (select         ) [ 00000000]
select_ln396_2        (select         ) [ 00000000]
out3_V                (select         ) [ 00000000]
stream_out_24_data_t  (bitconcatenate ) [ 01000001]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
specbitsmap_ln0       (specbitsmap    ) [ 00000000]
spectopmodule_ln0     (spectopmodule  ) [ 00000000]
specclockdomain_ln28  (specclockdomain) [ 00000000]
specinterface_ln29    (specinterface  ) [ 00000000]
specinterface_ln30    (specinterface  ) [ 00000000]
specinterface_ln31    (specinterface  ) [ 00000000]
specinterface_ln32    (specinterface  ) [ 00000000]
specinterface_ln33    (specinterface  ) [ 00000000]
specinterface_ln34    (specinterface  ) [ 00000000]
specinterface_ln35    (specinterface  ) [ 00000000]
specpipeline_ln37     (specpipeline   ) [ 00000000]
write_ln26            (write          ) [ 00000000]
ret_ln53              (ret            ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_24_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_24_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_24_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_24_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_24_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_24_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c1_c1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c1_c2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c1_c3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_c3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c2_c1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c2_c2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="c2_c3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_c3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c3_c1_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c1_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="c3_c2_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c2_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="c3_c3_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_c3_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias_c1_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c1_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias_c2_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c2_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias_c3_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_c3_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_convert_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c3_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c2_V_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_c1_V_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c3_V_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c2_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="0"/>
<pin id="141" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c3_c1_V_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c3_V_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c2_V_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_c1_V_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c3_V_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c2_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="10" slack="0"/>
<pin id="177" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_c1_V_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="empty_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="26" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="0" index="4" bw="24" slack="0"/>
<pin id="196" dir="0" index="5" bw="1" slack="5"/>
<pin id="197" dir="0" index="6" bw="1" slack="5"/>
<pin id="198" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="stream_in_24_data_tm_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="26" slack="0"/>
<pin id="205" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_data_tm/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="stream_in_24_user_V_s_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="26" slack="0"/>
<pin id="209" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_user_V_s/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="stream_in_24_last_V_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="26" slack="0"/>
<pin id="213" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="stream_in_24_last_V_s/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Repl2_s_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="p_Repl2_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="24" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="0" index="3" bw="5" slack="0"/>
<pin id="224" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="p_Repl2_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="24" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="0" index="3" bw="6" slack="0"/>
<pin id="234" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="r_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="1"/>
<pin id="241" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln1118_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="r_V_12_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="10" slack="0"/>
<pin id="249" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_V_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln1118_4_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_V_16_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln1118_7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="r_V_19_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="10" slack="0"/>
<pin id="272" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln1118_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="1"/>
<pin id="277" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="lhs_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="18" slack="1"/>
<pin id="280" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln1118_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="1"/>
<pin id="283" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="rhs_V_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="18" slack="1"/>
<pin id="286" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln1118_6_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="1"/>
<pin id="289" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="rhs_V_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="18" slack="1"/>
<pin id="292" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="r_V_4_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="3"/>
<pin id="295" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln1118_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="2"/>
<pin id="298" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="lhs_V_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="19" slack="1"/>
<pin id="301" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln1118_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="2"/>
<pin id="304" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="lhs_V_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="19" slack="1"/>
<pin id="307" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln1118_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="10" slack="2"/>
<pin id="310" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="lhs_V_5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="19" slack="1"/>
<pin id="313" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="rhs_V_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="18" slack="0"/>
<pin id="316" dir="0" index="1" bw="10" slack="3"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln728_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="18" slack="0"/>
<pin id="323" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="ret_V_8_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="20" slack="1"/>
<pin id="327" dir="0" index="1" bw="18" slack="0"/>
<pin id="328" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Result_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="20" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Val2_6_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="20" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="0" index="3" bw="5" slack="0"/>
<pin id="343" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_Result_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="20" slack="0"/>
<pin id="351" dir="0" index="2" bw="5" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="20" slack="0"/>
<pin id="359" dir="0" index="2" bw="4" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln415_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Val2_7_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_6_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="xor_ln416_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="carry_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="20" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="Range1_all_ones_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="Range1_all_zeros_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="deleted_zeros_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln781_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln785_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="rhs_V_5_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="18" slack="0"/>
<pin id="438" dir="0" index="1" bw="10" slack="3"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln728_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="18" slack="0"/>
<pin id="445" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="ret_V_10_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="20" slack="1"/>
<pin id="449" dir="0" index="1" bw="18" slack="0"/>
<pin id="450" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_Result_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="20" slack="0"/>
<pin id="455" dir="0" index="2" bw="6" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Val2_14_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="20" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="0" index="3" bw="5" slack="0"/>
<pin id="465" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_14/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_Result_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="20" slack="0"/>
<pin id="473" dir="0" index="2" bw="5" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_9_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="20" slack="0"/>
<pin id="481" dir="0" index="2" bw="4" slack="0"/>
<pin id="482" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln415_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Val2_15_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_10_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="xor_ln416_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="carry_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="20" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="0" index="3" bw="6" slack="0"/>
<pin id="521" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="Range1_all_ones_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_1/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="Range1_all_zeros_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="deleted_zeros_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="and_ln781_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_1/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln785_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_1/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="rhs_V_8_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="18" slack="0"/>
<pin id="560" dir="0" index="1" bw="10" slack="3"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln728_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="18" slack="0"/>
<pin id="567" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="ret_V_13_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="20" slack="1"/>
<pin id="571" dir="0" index="1" bw="18" slack="0"/>
<pin id="572" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="p_Result_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="20" slack="0"/>
<pin id="577" dir="0" index="2" bw="6" slack="0"/>
<pin id="578" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="p_Val2_22_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="0" index="1" bw="20" slack="0"/>
<pin id="585" dir="0" index="2" bw="5" slack="0"/>
<pin id="586" dir="0" index="3" bw="5" slack="0"/>
<pin id="587" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_22/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_Result_5_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="20" slack="0"/>
<pin id="595" dir="0" index="2" bw="5" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_13_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="20" slack="0"/>
<pin id="603" dir="0" index="2" bw="4" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln415_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_Val2_23_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_14_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="xor_ln416_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="carry_5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_5/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="0"/>
<pin id="640" dir="0" index="1" bw="20" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="0" index="3" bw="6" slack="0"/>
<pin id="643" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="Range1_all_ones_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="0"/>
<pin id="650" dir="0" index="1" bw="4" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_2/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="Range1_all_zeros_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="0" index="1" bw="4" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_2/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="deleted_zeros_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_2/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="and_ln781_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781_2/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="or_ln785_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785_2/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="xor_ln781_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln781/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="neg_src_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="overflow_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overflow/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="xor_ln340_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/6 "/>
</bind>
</comp>

<comp id="700" class="1004" name="or_ln340_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="1"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln340_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln340/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="or_ln340_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="1" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/6 "/>
</bind>
</comp>

<comp id="716" class="1004" name="select_ln340_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="1"/>
<pin id="719" dir="0" index="2" bw="8" slack="0"/>
<pin id="720" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="select_ln396_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="8" slack="0"/>
<pin id="726" dir="0" index="2" bw="8" slack="1"/>
<pin id="727" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln396/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="out1_V_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="0" index="2" bw="8" slack="0"/>
<pin id="734" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out1_V/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="xor_ln781_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln781_1/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="neg_src_6_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src_6/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="overflow_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overflow_1/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="xor_ln340_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="or_ln340_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="and_ln340_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln340_1/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln340_1_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="select_ln340_1_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="8" slack="1"/>
<pin id="777" dir="0" index="2" bw="8" slack="0"/>
<pin id="778" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="select_ln396_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="8" slack="0"/>
<pin id="784" dir="0" index="2" bw="8" slack="1"/>
<pin id="785" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln396_1/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="out2_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="0" index="2" bw="8" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out2_V/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="xor_ln781_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln781_2/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="neg_src_7_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="neg_src_7/6 "/>
</bind>
</comp>

<comp id="806" class="1004" name="overflow_2_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overflow_2/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="xor_ln340_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="1"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="or_ln340_5_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/6 "/>
</bind>
</comp>

<comp id="821" class="1004" name="and_ln340_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln340_2/6 "/>
</bind>
</comp>

<comp id="826" class="1004" name="or_ln340_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/6 "/>
</bind>
</comp>

<comp id="832" class="1004" name="select_ln340_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="1"/>
<pin id="835" dir="0" index="2" bw="8" slack="0"/>
<pin id="836" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="select_ln396_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="0" index="2" bw="8" slack="1"/>
<pin id="843" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln396_2/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="out3_V_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="0" index="2" bw="8" slack="0"/>
<pin id="850" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out3_V/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="stream_out_24_data_t_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="24" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="0" index="2" bw="8" slack="0"/>
<pin id="858" dir="0" index="3" bw="8" slack="0"/>
<pin id="859" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="stream_out_24_data_t/6 "/>
</bind>
</comp>

<comp id="865" class="1007" name="grp_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="1"/>
<pin id="867" dir="0" index="1" bw="10" slack="0"/>
<pin id="868" dir="0" index="2" bw="18" slack="0"/>
<pin id="869" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_13/3 rhs_V/3 ret_V_6/3 "/>
</bind>
</comp>

<comp id="872" class="1007" name="grp_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="1"/>
<pin id="874" dir="0" index="1" bw="10" slack="0"/>
<pin id="875" dir="0" index="2" bw="18" slack="0"/>
<pin id="876" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_15/3 lhs_V_2/3 ret_V/3 "/>
</bind>
</comp>

<comp id="879" class="1007" name="grp_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="1"/>
<pin id="881" dir="0" index="1" bw="10" slack="0"/>
<pin id="882" dir="0" index="2" bw="18" slack="0"/>
<pin id="883" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_18/3 lhs_V_4/3 ret_V_11/3 "/>
</bind>
</comp>

<comp id="886" class="1007" name="grp_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="10" slack="0"/>
<pin id="889" dir="0" index="2" bw="19" slack="0"/>
<pin id="890" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/4 rhs_V_1/4 ret_V_7/4 "/>
</bind>
</comp>

<comp id="894" class="1007" name="grp_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="0" index="1" bw="10" slack="0"/>
<pin id="897" dir="0" index="2" bw="19" slack="0"/>
<pin id="898" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_17/4 rhs_V_4/4 ret_V_9/4 "/>
</bind>
</comp>

<comp id="902" class="1007" name="grp_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="0" index="1" bw="10" slack="0"/>
<pin id="905" dir="0" index="2" bw="19" slack="0"/>
<pin id="906" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_20/4 rhs_V_7/4 ret_V_12/4 "/>
</bind>
</comp>

<comp id="910" class="1005" name="stream_in_24_user_V_s_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="5"/>
<pin id="912" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="stream_in_24_user_V_s "/>
</bind>
</comp>

<comp id="915" class="1005" name="stream_in_24_last_V_s_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="5"/>
<pin id="917" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="stream_in_24_last_V_s "/>
</bind>
</comp>

<comp id="920" class="1005" name="p_Repl2_s_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="8" slack="1"/>
<pin id="922" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="925" class="1005" name="p_Repl2_1_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="8" slack="1"/>
<pin id="927" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="930" class="1005" name="p_Repl2_2_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="3"/>
<pin id="932" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="935" class="1005" name="bias_c3_V_read_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="3"/>
<pin id="937" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="bias_c3_V_read "/>
</bind>
</comp>

<comp id="940" class="1005" name="bias_c2_V_read_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="3"/>
<pin id="942" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="bias_c2_V_read "/>
</bind>
</comp>

<comp id="945" class="1005" name="bias_c1_V_read_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="3"/>
<pin id="947" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="bias_c1_V_read "/>
</bind>
</comp>

<comp id="950" class="1005" name="c3_c3_V_read_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="10" slack="2"/>
<pin id="952" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="c3_c3_V_read "/>
</bind>
</comp>

<comp id="955" class="1005" name="c3_c1_V_read_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="1"/>
<pin id="957" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c3_c1_V_read "/>
</bind>
</comp>

<comp id="960" class="1005" name="c2_c3_V_read_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="10" slack="2"/>
<pin id="962" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="c2_c3_V_read "/>
</bind>
</comp>

<comp id="965" class="1005" name="c2_c1_V_read_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="1"/>
<pin id="967" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c2_c1_V_read "/>
</bind>
</comp>

<comp id="970" class="1005" name="c1_c3_V_read_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="2"/>
<pin id="972" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="c1_c3_V_read "/>
</bind>
</comp>

<comp id="975" class="1005" name="c1_c2_V_read_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="10" slack="1"/>
<pin id="977" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="c1_c2_V_read "/>
</bind>
</comp>

<comp id="980" class="1005" name="r_V_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="18" slack="1"/>
<pin id="982" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="986" class="1005" name="r_V_12_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="18" slack="1"/>
<pin id="988" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="991" class="1005" name="r_V_2_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="18" slack="1"/>
<pin id="993" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="996" class="1005" name="r_V_16_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="18" slack="1"/>
<pin id="998" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="r_V_19_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="18" slack="1"/>
<pin id="1003" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="ret_V_6_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="19" slack="1"/>
<pin id="1008" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="ret_V_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="19" slack="1"/>
<pin id="1013" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1016" class="1005" name="ret_V_11_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="19" slack="1"/>
<pin id="1018" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="ret_V_7_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="20" slack="1"/>
<pin id="1023" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="ret_V_9_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="20" slack="1"/>
<pin id="1028" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_9 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="ret_V_12_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="20" slack="1"/>
<pin id="1033" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_12 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="p_Result_s_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="1"/>
<pin id="1038" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1042" class="1005" name="p_Val2_7_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="1"/>
<pin id="1044" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="and_ln781_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="1"/>
<pin id="1050" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="or_ln785_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln785 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="p_Result_2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="p_Val2_15_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="1"/>
<pin id="1068" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="and_ln781_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="or_ln785_1_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="1"/>
<pin id="1080" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln785_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="p_Result_4_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="1" slack="1"/>
<pin id="1086" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="p_Val2_23_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="1"/>
<pin id="1092" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="and_ln781_2_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="1"/>
<pin id="1098" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln781_2 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="or_ln785_2_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="1"/>
<pin id="1104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln785_2 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="stream_out_24_data_t_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="24" slack="1"/>
<pin id="1110" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="stream_out_24_data_t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="199"><net_src comp="76" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="10" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="180" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="180" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="180" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="203" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="203" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="203" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="48" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="245"><net_src comp="174" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="239" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="150" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="252" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="132" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="252" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="319"><net_src comp="50" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="52" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="325" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="325" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="325" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="44" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="325" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="367"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="338" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="62" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="348" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="325" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="408"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="68" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="394" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="70" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="388" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="404" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="388" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="404" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="416" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="330" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="50" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="52" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="436" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="466"><net_src comp="58" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="447" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="475"><net_src comp="54" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="447" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="54" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="447" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="60" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="460" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="62" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="60" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="496" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="470" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="522"><net_src comp="66" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="447" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="46" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="530"><net_src comp="516" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="68" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="516" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="510" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="526" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="532" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="510" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="526" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="538" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="452" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="50" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="52" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="568"><net_src comp="558" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="54" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="56" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="588"><net_src comp="58" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="569" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="42" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="582" pin=3"/></net>

<net id="597"><net_src comp="54" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="569" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="44" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="605"><net_src comp="54" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="569" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="60" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="582" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="62" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="60" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="630"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="64" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="592" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="644"><net_src comp="66" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="569" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="46" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="56" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="652"><net_src comp="638" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="68" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="638" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="70" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="632" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="648" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="667"><net_src comp="654" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="632" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="648" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="660" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="574" pin="3"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="64" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="680" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="64" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="64" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="700" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="690" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="705" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="72" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="728"><net_src comp="685" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="52" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="735"><net_src comp="710" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="716" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="723" pin="3"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="64" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="738" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="64" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="64" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="758" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="748" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="763" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="72" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="743" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="52" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="793"><net_src comp="768" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="774" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="781" pin="3"/><net_sink comp="788" pin=2"/></net>

<net id="800"><net_src comp="64" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="796" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="64" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="64" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="811" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="816" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="816" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="806" pin="2"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="821" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="72" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="844"><net_src comp="801" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="52" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="851"><net_src comp="826" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="832" pin="3"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="839" pin="3"/><net_sink comp="846" pin=2"/></net>

<net id="860"><net_src comp="74" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="846" pin="3"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="788" pin="3"/><net_sink comp="854" pin=2"/></net>

<net id="863"><net_src comp="730" pin="3"/><net_sink comp="854" pin=3"/></net>

<net id="864"><net_src comp="854" pin="4"/><net_sink comp="190" pin=4"/></net>

<net id="870"><net_src comp="275" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="871"><net_src comp="278" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="877"><net_src comp="281" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="878"><net_src comp="284" pin="1"/><net_sink comp="872" pin=2"/></net>

<net id="884"><net_src comp="287" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="885"><net_src comp="290" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="891"><net_src comp="293" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="296" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="299" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="899"><net_src comp="293" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="900"><net_src comp="302" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="901"><net_src comp="305" pin="1"/><net_sink comp="894" pin=2"/></net>

<net id="907"><net_src comp="293" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="308" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="311" pin="1"/><net_sink comp="902" pin=2"/></net>

<net id="913"><net_src comp="207" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="190" pin=5"/></net>

<net id="918"><net_src comp="211" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="923"><net_src comp="215" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="928"><net_src comp="219" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="933"><net_src comp="229" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="938"><net_src comp="108" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="943"><net_src comp="114" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="948"><net_src comp="120" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="953"><net_src comp="126" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="958"><net_src comp="138" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="963"><net_src comp="144" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="968"><net_src comp="156" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="973"><net_src comp="162" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="978"><net_src comp="168" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="983"><net_src comp="239" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="989"><net_src comp="246" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="994"><net_src comp="252" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="999"><net_src comp="259" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1004"><net_src comp="269" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1009"><net_src comp="865" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1014"><net_src comp="872" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="1019"><net_src comp="879" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1024"><net_src comp="886" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1029"><net_src comp="894" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1034"><net_src comp="902" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1039"><net_src comp="330" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1045"><net_src comp="368" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="1051"><net_src comp="424" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1057"><net_src comp="430" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1063"><net_src comp="452" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1069"><net_src comp="490" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="781" pin=2"/></net>

<net id="1075"><net_src comp="546" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1081"><net_src comp="552" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1087"><net_src comp="574" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="1093"><net_src comp="612" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="1099"><net_src comp="668" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1105"><net_src comp="674" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1107"><net_src comp="1102" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1111"><net_src comp="854" pin="4"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="190" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_24_data | {7 }
	Port: stream_out_24_user_V | {7 }
	Port: stream_out_24_last_V | {7 }
 - Input state : 
	Port: color_convert : stream_in_24_data | {1 }
	Port: color_convert : stream_in_24_user_V | {1 }
	Port: color_convert : stream_in_24_last_V | {1 }
	Port: color_convert : c1_c1_V | {1 }
	Port: color_convert : c1_c2_V | {1 }
	Port: color_convert : c1_c3_V | {1 }
	Port: color_convert : c2_c1_V | {1 }
	Port: color_convert : c2_c2_V | {1 }
	Port: color_convert : c2_c3_V | {1 }
	Port: color_convert : c3_c1_V | {1 }
	Port: color_convert : c3_c2_V | {1 }
	Port: color_convert : c3_c3_V | {1 }
	Port: color_convert : bias_c1_V | {1 }
	Port: color_convert : bias_c2_V | {1 }
	Port: color_convert : bias_c3_V | {1 }
  - Chain level:
	State 1
		p_Repl2_s : 1
		p_Repl2_1 : 1
		p_Repl2_2 : 1
	State 2
		r_V_12 : 1
		r_V_16 : 1
		r_V_19 : 1
	State 3
		r_V_13 : 1
		rhs_V : 2
		ret_V_6 : 3
		r_V_15 : 1
		lhs_V_2 : 2
		ret_V : 3
		r_V_18 : 1
		lhs_V_4 : 2
		ret_V_11 : 3
	State 4
		r_V_14 : 1
		rhs_V_1 : 2
		ret_V_7 : 3
		r_V_17 : 1
		rhs_V_4 : 2
		ret_V_9 : 3
		r_V_20 : 1
		rhs_V_7 : 2
		ret_V_12 : 3
	State 5
		sext_ln728 : 1
		ret_V_8 : 2
		p_Result_s : 3
		p_Val2_6 : 3
		p_Result_1 : 3
		tmp_5 : 3
		zext_ln415 : 4
		p_Val2_7 : 5
		tmp_6 : 6
		xor_ln416 : 7
		carry_1 : 7
		tmp : 3
		Range1_all_ones : 4
		Range1_all_zeros : 4
		deleted_zeros : 7
		and_ln781 : 7
		or_ln785 : 8
		sext_ln728_1 : 1
		ret_V_10 : 2
		p_Result_2 : 3
		p_Val2_14 : 3
		p_Result_3 : 3
		tmp_9 : 3
		zext_ln415_1 : 4
		p_Val2_15 : 5
		tmp_10 : 6
		xor_ln416_1 : 7
		carry_3 : 7
		tmp_1 : 3
		Range1_all_ones_1 : 4
		Range1_all_zeros_1 : 4
		deleted_zeros_1 : 7
		and_ln781_1 : 7
		or_ln785_1 : 8
		sext_ln728_2 : 1
		ret_V_13 : 2
		p_Result_4 : 3
		p_Val2_22 : 3
		p_Result_5 : 3
		tmp_13 : 3
		zext_ln415_2 : 4
		p_Val2_23 : 5
		tmp_14 : 6
		xor_ln416_2 : 7
		carry_5 : 7
		tmp_2 : 3
		Range1_all_ones_2 : 4
		Range1_all_zeros_2 : 4
		deleted_zeros_2 : 7
		and_ln781_2 : 7
		or_ln785_2 : 8
	State 6
		out1_V : 1
		out2_V : 1
		out3_V : 1
		stream_out_24_data_t : 2
		write_ln26 : 3
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         r_V_12_fu_246        |    0    |    0    |    63   |
|    mul   |         r_V_16_fu_259        |    0    |    0    |    63   |
|          |         r_V_19_fu_269        |    0    |    0    |    63   |
|----------|------------------------------|---------|---------|---------|
|          |        ret_V_8_fu_325        |    0    |    0    |    27   |
|          |        p_Val2_7_fu_368       |    0    |    0    |    15   |
|    add   |        ret_V_10_fu_447       |    0    |    0    |    27   |
|          |       p_Val2_15_fu_490       |    0    |    0    |    15   |
|          |        ret_V_13_fu_569       |    0    |    0    |    27   |
|          |       p_Val2_23_fu_612       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |     deleted_zeros_fu_416     |    0    |    0    |    2    |
|          |    deleted_zeros_1_fu_538    |    0    |    0    |    2    |
|          |    deleted_zeros_2_fu_660    |    0    |    0    |    2    |
|          |      select_ln340_fu_716     |    0    |    0    |    8    |
|          |      select_ln396_fu_723     |    0    |    0    |    8    |
|  select  |         out1_V_fu_730        |    0    |    0    |    8    |
|          |     select_ln340_1_fu_774    |    0    |    0    |    8    |
|          |     select_ln396_1_fu_781    |    0    |    0    |    8    |
|          |         out2_V_fu_788        |    0    |    0    |    8    |
|          |     select_ln340_2_fu_832    |    0    |    0    |    8    |
|          |     select_ln396_2_fu_839    |    0    |    0    |    8    |
|          |         out3_V_fu_846        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |    Range1_all_ones_fu_404    |    0    |    0    |    9    |
|          |    Range1_all_zeros_fu_410   |    0    |    0    |    9    |
|   icmp   |   Range1_all_ones_1_fu_526   |    0    |    0    |    9    |
|          |   Range1_all_zeros_1_fu_532  |    0    |    0    |    9    |
|          |   Range1_all_ones_2_fu_648   |    0    |    0    |    9    |
|          |   Range1_all_zeros_2_fu_654  |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln416_fu_382       |    0    |    0    |    2    |
|          |      xor_ln416_1_fu_504      |    0    |    0    |    2    |
|          |      xor_ln416_2_fu_626      |    0    |    0    |    2    |
|          |       xor_ln781_fu_680       |    0    |    0    |    2    |
|          |        overflow_fu_690       |    0    |    0    |    2    |
|    xor   |      xor_ln340_1_fu_695      |    0    |    0    |    2    |
|          |      xor_ln781_1_fu_738      |    0    |    0    |    2    |
|          |       overflow_1_fu_748      |    0    |    0    |    2    |
|          |       xor_ln340_fu_753       |    0    |    0    |    2    |
|          |      xor_ln781_2_fu_796      |    0    |    0    |    2    |
|          |       overflow_2_fu_806      |    0    |    0    |    2    |
|          |      xor_ln340_2_fu_811      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        carry_1_fu_388        |    0    |    0    |    2    |
|          |       and_ln781_fu_424       |    0    |    0    |    2    |
|          |        carry_3_fu_510        |    0    |    0    |    2    |
|          |      and_ln781_1_fu_546      |    0    |    0    |    2    |
|          |        carry_5_fu_632        |    0    |    0    |    2    |
|    and   |      and_ln781_2_fu_668      |    0    |    0    |    2    |
|          |        neg_src_fu_685        |    0    |    0    |    2    |
|          |       and_ln340_fu_705       |    0    |    0    |    2    |
|          |       neg_src_6_fu_743       |    0    |    0    |    2    |
|          |      and_ln340_1_fu_763      |    0    |    0    |    2    |
|          |       neg_src_7_fu_801       |    0    |    0    |    2    |
|          |      and_ln340_2_fu_821      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln785_fu_430       |    0    |    0    |    2    |
|          |       or_ln785_1_fu_552      |    0    |    0    |    2    |
|          |       or_ln785_2_fu_674      |    0    |    0    |    2    |
|          |       or_ln340_3_fu_700      |    0    |    0    |    2    |
|    or    |        or_ln340_fu_710       |    0    |    0    |    2    |
|          |       or_ln340_4_fu_758      |    0    |    0    |    2    |
|          |       or_ln340_1_fu_768      |    0    |    0    |    2    |
|          |       or_ln340_5_fu_816      |    0    |    0    |    2    |
|          |       or_ln340_2_fu_826      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_865          |    1    |    0    |    0    |
|          |          grp_fu_872          |    1    |    0    |    0    |
|  muladd  |          grp_fu_879          |    1    |    0    |    0    |
|          |          grp_fu_886          |    1    |    0    |    0    |
|          |          grp_fu_894          |    1    |    0    |    0    |
|          |          grp_fu_902          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        grp_read_fu_108       |    0    |    0    |    0    |
|          |        grp_read_fu_114       |    0    |    0    |    0    |
|          |        grp_read_fu_120       |    0    |    0    |    0    |
|          |        grp_read_fu_126       |    0    |    0    |    0    |
|          |        grp_read_fu_132       |    0    |    0    |    0    |
|          |        grp_read_fu_138       |    0    |    0    |    0    |
|   read   |        grp_read_fu_144       |    0    |    0    |    0    |
|          |        grp_read_fu_150       |    0    |    0    |    0    |
|          |        grp_read_fu_156       |    0    |    0    |    0    |
|          |        grp_read_fu_162       |    0    |    0    |    0    |
|          |        grp_read_fu_168       |    0    |    0    |    0    |
|          |        grp_read_fu_174       |    0    |    0    |    0    |
|          |       empty_read_fu_180      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_190       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  stream_in_24_data_tm_fu_203 |    0    |    0    |    0    |
|extractvalue| stream_in_24_user_V_s_fu_207 |    0    |    0    |    0    |
|          | stream_in_24_last_V_s_fu_211 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |       p_Repl2_s_fu_215       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Repl2_1_fu_219       |    0    |    0    |    0    |
|          |       p_Repl2_2_fu_229       |    0    |    0    |    0    |
|          |        p_Val2_6_fu_338       |    0    |    0    |    0    |
|partselect|          tmp_fu_394          |    0    |    0    |    0    |
|          |       p_Val2_14_fu_460       |    0    |    0    |    0    |
|          |         tmp_1_fu_516         |    0    |    0    |    0    |
|          |       p_Val2_22_fu_582       |    0    |    0    |    0    |
|          |         tmp_2_fu_638         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          r_V_fu_239          |    0    |    0    |    0    |
|          |         r_V_2_fu_252         |    0    |    0    |    0    |
|   zext   |         r_V_4_fu_293         |    0    |    0    |    0    |
|          |       zext_ln415_fu_364      |    0    |    0    |    0    |
|          |      zext_ln415_1_fu_486     |    0    |    0    |    0    |
|          |      zext_ln415_2_fu_608     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln1118_fu_242      |    0    |    0    |    0    |
|          |     sext_ln1118_4_fu_255     |    0    |    0    |    0    |
|          |     sext_ln1118_7_fu_265     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_275     |    0    |    0    |    0    |
|          |         lhs_V_fu_278         |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_281     |    0    |    0    |    0    |
|          |        rhs_V_3_fu_284        |    0    |    0    |    0    |
|          |     sext_ln1118_6_fu_287     |    0    |    0    |    0    |
|   sext   |        rhs_V_6_fu_290        |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_296     |    0    |    0    |    0    |
|          |        lhs_V_1_fu_299        |    0    |    0    |    0    |
|          |     sext_ln1118_5_fu_302     |    0    |    0    |    0    |
|          |        lhs_V_3_fu_305        |    0    |    0    |    0    |
|          |     sext_ln1118_8_fu_308     |    0    |    0    |    0    |
|          |        lhs_V_5_fu_311        |    0    |    0    |    0    |
|          |       sext_ln728_fu_321      |    0    |    0    |    0    |
|          |      sext_ln728_1_fu_443     |    0    |    0    |    0    |
|          |      sext_ln728_2_fu_565     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        rhs_V_2_fu_314        |    0    |    0    |    0    |
|bitconcatenate|        rhs_V_5_fu_436        |    0    |    0    |    0    |
|          |        rhs_V_8_fu_558        |    0    |    0    |    0    |
|          |  stream_out_24_data_t_fu_854 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_330      |    0    |    0    |    0    |
|          |       p_Result_1_fu_348      |    0    |    0    |    0    |
|          |         tmp_5_fu_356         |    0    |    0    |    0    |
|          |         tmp_6_fu_374         |    0    |    0    |    0    |
|          |       p_Result_2_fu_452      |    0    |    0    |    0    |
| bitselect|       p_Result_3_fu_470      |    0    |    0    |    0    |
|          |         tmp_9_fu_478         |    0    |    0    |    0    |
|          |         tmp_10_fu_496        |    0    |    0    |    0    |
|          |       p_Result_4_fu_574      |    0    |    0    |    0    |
|          |       p_Result_5_fu_592      |    0    |    0    |    0    |
|          |         tmp_13_fu_600        |    0    |    0    |    0    |
|          |         tmp_14_fu_618        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    6    |    0    |   513   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     and_ln781_1_reg_1072    |    1   |
|     and_ln781_2_reg_1096    |    1   |
|      and_ln781_reg_1048     |    1   |
|    bias_c1_V_read_reg_945   |   10   |
|    bias_c2_V_read_reg_940   |   10   |
|    bias_c3_V_read_reg_935   |   10   |
|     c1_c2_V_read_reg_975    |   10   |
|     c1_c3_V_read_reg_970    |   10   |
|     c2_c1_V_read_reg_965    |   10   |
|     c2_c3_V_read_reg_960    |   10   |
|     c3_c1_V_read_reg_955    |   10   |
|     c3_c3_V_read_reg_950    |   10   |
|     or_ln785_1_reg_1078     |    1   |
|     or_ln785_2_reg_1102     |    1   |
|      or_ln785_reg_1054      |    1   |
|      p_Repl2_1_reg_925      |    8   |
|      p_Repl2_2_reg_930      |    8   |
|      p_Repl2_s_reg_920      |    8   |
|     p_Result_2_reg_1060     |    1   |
|     p_Result_4_reg_1084     |    1   |
|     p_Result_s_reg_1036     |    1   |
|      p_Val2_15_reg_1066     |    8   |
|      p_Val2_23_reg_1090     |    8   |
|      p_Val2_7_reg_1042      |    8   |
|        r_V_12_reg_986       |   18   |
|        r_V_16_reg_996       |   18   |
|       r_V_19_reg_1001       |   18   |
|        r_V_2_reg_991        |   18   |
|         r_V_reg_980         |   18   |
|      ret_V_11_reg_1016      |   19   |
|      ret_V_12_reg_1031      |   20   |
|       ret_V_6_reg_1006      |   19   |
|       ret_V_7_reg_1021      |   20   |
|       ret_V_9_reg_1026      |   20   |
|        ret_V_reg_1011       |   19   |
|stream_in_24_last_V_s_reg_915|    1   |
|stream_in_24_user_V_s_reg_910|    1   |
|stream_out_24_data_t_reg_1108|   24   |
+-----------------------------+--------+
|            Total            |   380  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_190 |  p4  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   513  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   380  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   380  |   522  |
+-----------+--------+--------+--------+--------+
