Fitter report for soc_system
Fri Jul 31 17:47:49 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Jul 31 17:47:48 2020       ;
; Quartus Prime Version           ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                   ; soc_system                                  ;
; Top-level Entity Name           ; ghrd                                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 7,210 / 15,880 ( 45 % )                     ;
; Total registers                 ; 9671                                        ;
; Total pins                      ; 230 / 314 ( 73 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 604,032 / 2,764,800 ( 22 % )                ;
; Total RAM Blocks                ; 78 / 270 ( 29 % )                           ;
; Total DSP Blocks                ; 19 / 84 ( 23 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEMA4U23C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.3%      ;
;     Processor 3            ;   8.2%      ;
;     Processor 4            ;   8.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                           ; SERIESTERMINATIONCONTROL ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]     ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                      ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                       ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]     ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]     ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[0]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[0]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[0]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[0]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[1]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[1]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[1]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[2]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[2]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[2]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[3]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[3]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[3]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[3]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[4]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[4]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[4]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[4]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[5]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[5]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[5]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[5]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[6]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[6]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[6]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[6]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[7]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[7]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[7]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[7]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[8]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[8]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[8]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[8]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[8]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[9]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[9]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[9]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[9]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[9]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[10]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[10]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[10]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[10]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[10]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[11]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[11]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[11]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[11]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[11]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[12]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[12]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[12]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[12]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[12]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[13]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[13]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[13]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[13]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[13]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[14]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[14]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[14]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[14]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[14]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[15]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[15]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[15]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[15]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[15]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[16]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[16]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[16]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[16]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[16]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[17]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[17]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[17]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[17]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[17]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[18]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[18]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[18]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[18]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[18]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[19]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[19]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[19]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[19]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[19]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[20]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[20]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[20]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[20]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[20]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[21]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[21]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[21]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[21]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[21]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[22]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[22]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[22]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[22]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[22]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[23]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[23]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[23]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[23]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[23]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[24]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[24]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[24]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[24]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[24]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[25]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[25]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[25]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[25]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[25]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[26]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[26]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[26]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[26]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[26]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[27]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[27]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[27]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[27]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[27]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[28]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[28]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[28]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[28]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[28]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[29]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[29]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[29]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[29]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[29]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[30]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[30]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[30]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[30]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[30]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[31]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[31]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[31]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[31]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[31]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[32]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[32]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[32]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[32]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[32]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[33]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[33]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[33]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[33]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[33]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[34]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[34]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[34]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[34]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[34]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[35]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[35]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[35]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[35]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[35]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[36]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[36]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[36]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[36]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a1[36]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[0]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[1]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[2]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[3]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[4]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[5]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[6]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[7]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[8]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[9]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[10]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[11]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[12]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[13]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[14]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[15]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[16]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[17]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[18]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[19]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[20]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[21]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[22]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[23]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[24]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[25]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[26]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[27]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[28]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[29]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[30]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[31]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[32]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[33]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a2[34]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[0]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[0]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[0]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[0]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[1]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[1]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[1]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[2]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[2]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[2]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[3]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[3]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[3]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[3]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[4]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[4]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[4]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[4]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[5]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[5]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[5]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[5]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[6]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[6]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[6]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[6]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[7]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[7]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[7]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[7]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[8]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[8]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[8]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[8]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[8]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[9]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[9]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[9]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[9]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[9]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[10]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[10]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[10]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[10]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[10]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[11]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[11]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[11]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[11]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[11]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[12]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[12]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[12]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[12]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[12]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[13]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[13]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[13]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[13]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[13]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[14]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[14]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[14]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[14]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[14]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[15]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[15]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[15]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[15]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[15]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[16]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[16]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[16]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[16]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[16]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[17]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[17]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[17]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[17]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[17]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[18]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[18]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[18]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[18]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[18]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[19]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[19]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[19]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[19]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[19]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[20]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[20]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[20]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[20]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[20]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[21]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[21]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[21]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[21]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[21]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[22]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[22]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[22]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[22]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[22]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[23]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[23]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[23]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[23]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[23]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[24]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[24]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[24]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[24]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[24]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[25]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[25]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[25]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[25]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[25]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[26]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[26]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[26]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[26]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[26]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[27]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[27]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[27]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[27]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[27]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[28]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[28]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[28]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[28]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[28]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[29]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[29]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[29]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[29]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[29]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[30]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[30]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[30]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[30]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[30]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[31]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[31]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[31]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[31]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[31]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[32]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[32]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[32]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[32]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[32]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[33]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[33]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[33]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[33]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[33]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[34]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[34]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[34]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[34]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[34]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[35]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[35]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[35]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[35]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_a3[35]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[0]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[1]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[2]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[3]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[4]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[5]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[6]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[7]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[8]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]~_Duplicate_1                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]~SCLR_LUT                                                                                                                                                                                                                                              ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]~_Duplicate_1                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]~_Duplicate_1                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]~_Duplicate_2                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]~_Duplicate_2                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]~_Duplicate_2                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]~_Duplicate_3                                                                                                                                                                                                                                             ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[9]~_Duplicate_3                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[10]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[11]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[12]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[13]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[14]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[15]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[16]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[17]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[18]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[19]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[20]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[21]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[22]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[23]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[24]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[25]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164                                                                                                                                                                                 ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[26]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac                                                                                                                                                                          ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[27]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[28]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[29]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[30]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[31]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[32]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[33]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[34]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[35]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[36]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[37]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[38]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]~_Duplicate_1                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]~SCLR_LUT                                                                                                                                                                                                                                             ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]~_Duplicate_1                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090                                                                                                                                                                                ; AY                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]~_Duplicate_1                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]~_Duplicate_2                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]~_Duplicate_2                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809                                                                                                                                                                                 ; AX                       ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]~_Duplicate_2                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]~_Duplicate_3                                                                                                                                                                                                                                            ; Q                        ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|r_m_v3[39]~_Duplicate_3                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150                                                                                                                                                                                ; AY                       ;                       ;
; altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_cold_reset|pulse_extend.extend_pulse[1]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[10]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[19]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[2]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~DUPLICATE                                                                                                                     ;                          ;                       ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~DUPLICATE                                                                                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE ;                          ;                       ;
; soc_system:u0|custom_leds:custom_leds_0|avs_s0_readdata[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|custom_leds:custom_leds_0|avs_s0_readdata[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_channel~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_esc~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]~DUPLICATE                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]~DUPLICATE                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~DUPLICATE                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~DUPLICATE                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]~DUPLICATE                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]~DUPLICATE                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][131]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][131]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_csr_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_csr_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][146]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][146]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][178]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][178]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]~DUPLICATE                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:msgdma_0_csr_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:msgdma_0_csr_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|saved_grant[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][129]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][129]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][133]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][133]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][135]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][135]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][137]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][137]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][131]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][131]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][136]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][136]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][138]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][138]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][140]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][140]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[23]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[23]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[1]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[2]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|snk_command_ready                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|snk_command_ready~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[2][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[2][2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[2][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[2][5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[3][6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[3][6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[4][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[4][2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[5][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[5][2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[6][2]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[6][2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[9][4]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[9][4]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[9][5]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[9][5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[7]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[11]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[11]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[12]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[15]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[15]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[17]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|v_idx[25]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_cur_index_1[4]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_cur_index_1[4]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_cur_index_1[5]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_cur_index_1[5]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_cur_index_2[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_cur_index_2[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][1]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][6]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][6]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][8]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][8]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][11]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][11]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][13]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][13]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][14]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][14]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_2[8][2]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_2[8][2]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_2[8][7]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_2[8][7]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_2[8][14]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_2[8][14]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_2[9][8]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_2[9][8]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_negate_2[1][8]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_negate_2[1][8]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_phase_frac[1][8][0]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_phase_frac[1][8][0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_phase_frac[1][8][1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_phase_frac[1][8][1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_phase_frac[1][8][9]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_phase_frac[1][8][9]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_phase_frac[1][9][10]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_phase_frac[1][9][10]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_cur_index_2[5]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_cur_index_2[5]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[9][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[9][11]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_phase_frac[0][9][11]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_phase_frac[0][9][11]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_phase_frac[1][8][1]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_phase_frac[1][8][1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_phase_frac[1][9][8]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_phase_frac[1][9][8]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|v_idx[3]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|v_idx[3]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|v_idx[23]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|v_idx[23]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][8]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][8]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][10]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][10]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][12]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][12]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][20]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][20]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][24]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][24]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][27]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][27]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][28]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][28]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][31]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][31]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[9][4]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[9][4]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[9][13]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[9][13]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[9][14]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[9][14]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[9][32]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[9][32]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[0][8]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[0][8]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[0][10]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[0][10]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[1][2]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[1][2]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][10]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][10]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][14]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][14]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][16]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][16]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][17]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][17]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][19]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][19]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][31]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][31]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][32]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][32]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][33]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][33]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][36]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[2][36]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[3][16]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[3][16]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[3][18]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[3][18]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[3][26]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[3][26]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[3][29]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[3][29]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][17]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][17]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][22]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][22]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][24]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][24]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][35]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][35]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][37]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[4][37]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][20]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][20]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][25]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][25]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][30]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][30]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][33]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][33]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][38]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[5][38]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][18]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][18]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][26]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][26]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][28]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][28]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][30]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][30]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][39]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[6][39]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[8][12]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[8][12]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[8][37]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[8][37]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[9][19]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[9][19]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[9][20]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[9][20]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[9][28]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[9][28]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[9][9]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[9][9]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[9][29]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[9][29]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[9][33]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[9][33]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v2[9][17]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v2[9][17]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v_idx[23]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v_idx[23]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[8][8]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[8][8]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[8][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[8][12]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[8][14]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[8][14]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_2[8][7]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_2[8][7]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_2[8][12]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_2[8][12]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_2[9][11]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_2[9][11]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_negate_1[1][8]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_negate_1[1][8]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_negate_2[1][8]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_negate_2[1][8]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][2]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][2]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][3]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][3]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][5]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][5]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][7]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][7]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][9]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][9]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][10]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][8][10]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][9][1]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][9][1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][9][5]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][9][5]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][9][11]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_phase_frac[1][9][11]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[5]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[5]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[7]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[7]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[11]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[11]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[13]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[13]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[15]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[15]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[16]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[16]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[17]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[17]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[18]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[18]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[19]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[19]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[20]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[20]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[21]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[21]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[23]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[23]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[24]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[24]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[27]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[27]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[31]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|v_idx[31]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|v_idx[1]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|v_idx[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|v_idx[25]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|v_idx[25]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a2                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a2~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a4                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|a_graycounter_5ub:wrptr_g1p|counter7a4~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a2                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|a_graycounter_9g6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixer:mix|r_overflow[26]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|mixer:mix|r_overflow[26]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[5]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[5]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[9]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[9]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[11]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[11]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|r_oneshot_data[9]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_oneshot_data[9]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|r_oneshot_data[13]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|r_oneshot_data[13]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|slow_clk_en:clk_96_en|counter[10]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|synthesizer_top_p:synthesizer_0|slow_clk_en:clk_96_en|counter[10]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                  ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode       ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; ghrd                                        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 21035 ) ; 0.00 % ( 0 / 21035 )       ; 0.00 % ( 0 / 21035 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 21035 ) ; 0.00 % ( 0 / 21035 )       ; 0.00 % ( 0 / 21035 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                          ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 19915 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 258 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 826 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 36 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7,210 / 15,880        ; 45 %  ;
; ALMs needed [=A-B+C]                                        ; 7,210                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8,459 / 15,880        ; 53 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,209                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,990                 ;       ;
;         [c] ALMs used for registers                         ; 2,260                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,392 / 15,880        ; 9 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 143 / 15,880          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 62                    ;       ;
;         [c] Due to LAB input limits                         ; 81                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,253 / 1,588         ; 79 %  ;
;     -- Logic LABs                                           ; 1,253                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 10,405                ;       ;
;     -- 7 input functions                                    ; 117                   ;       ;
;     -- 6 input functions                                    ; 2,534                 ;       ;
;     -- 5 input functions                                    ; 1,050                 ;       ;
;     -- 4 input functions                                    ; 1,682                 ;       ;
;     -- <=3 input functions                                  ; 5,022                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,800                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 9,445                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 8,937 / 31,760        ; 28 %  ;
;         -- Secondary logic registers                        ; 508 / 31,760          ; 2 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 9,155                 ;       ;
;         -- Routing optimization registers                   ; 290                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 230 / 314             ; 73 %  ;
;     -- Clock pins                                           ; 5 / 6                 ; 83 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 1 / 1 ( 100 % )       ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 78 / 270              ; 29 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 604,032 / 2,764,800   ; 22 %  ;
; Total block memory implementation bits                      ; 798,720 / 2,764,800   ; 29 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 19 / 84               ; 23 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 5                 ; 20 %  ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 17.6% / 17.3% / 18.4% ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.6% / 30.4% / 50.5% ;       ;
; Maximum fan-out                                             ; 8824                  ;       ;
; Highest non-global fan-out                                  ; 1421                  ;       ;
; Total fan-out                                               ; 90387                 ;       ;
; Average fan-out                                             ; 3.76                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                          ;
+-------------------------------------------------------------+-----------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub      ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7117 / 15880 ( 45 % ) ; 94 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 7117                  ; 94                    ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8354 / 15880 ( 53 % ) ; 105 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2174                  ; 35                    ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3937                  ; 53                    ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 2243                  ; 17                    ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1380 / 15880 ( 9 % )  ; 11 / 15880 ( < 1 % )  ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 143 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )     ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 62                    ; 0                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 81                    ; 0                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 1243 / 1588 ( 78 % )  ; 15 / 1588 ( < 1 % )   ; 0 / 1588 ( 0 % )                      ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 1243                  ; 15                    ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 10251                 ; 154                   ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 115                   ; 2                     ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 2501                  ; 33                    ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 1022                  ; 28                    ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 1665                  ; 17                    ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 4948                  ; 74                    ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2797                  ; 3                     ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                       ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 8833 / 31760 ( 28 % ) ; 104 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 502 / 31760 ( 2 % )   ; 6 / 31760 ( < 1 % )   ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 9051                  ; 104                   ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 284                   ; 6                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 154                   ; 0                     ; 71                                    ; 5                              ;
; I/O registers                                               ; 50                    ; 0                     ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 604032                ; 0                     ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 798720                ; 0                     ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 78 / 270 ( 28 % )     ; 0 / 270 ( 0 % )       ; 0 / 270 ( 0 % )                       ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 19 / 84 ( 22 % )      ; 0 / 84 ( 0 % )        ; 0 / 84 ( 0 % )                        ; 0 / 84 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )       ; 0 / 110 ( 0 % )                       ; 3 / 110 ( 2 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 0 / 3 ( 0 % )         ; 1 / 3 ( 33 % )                        ; 0 / 3 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 992 ( 0 % )       ; 0 / 992 ( 0 % )       ; 186 / 992 ( 18 % )                    ; 0 / 992 ( 0 % )                ;
; Double data rate I/O input circuitry                        ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )       ; 32 / 304 ( 10 % )                     ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )       ; 66 / 304 ( 21 % )                     ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 320 ( 0 % )       ; 0 / 320 ( 0 % )       ; 40 / 320 ( 12 % )                     ; 0 / 320 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 7 ( 0 % )         ; 0 / 7 ( 0 % )         ; 2 / 7 ( 28 % )                        ; 0 / 7 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 976 ( 0 % )       ; 0 / 976 ( 0 % )       ; 124 / 976 ( 12 % )                    ; 0 / 976 ( 0 % )                ;
; Pin configuration                                           ; 0 / 256 ( 0 % )       ; 0 / 256 ( 0 % )       ; 40 / 256 ( 15 % )                     ; 0 / 256 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )       ; 5 / 304 ( 1 % )                       ; 0 / 304 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 26 / 112 ( 23 % )                     ; 0 / 112 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )       ; 32 / 304 ( 10 % )                     ; 0 / 304 ( 0 % )                ;
; LFIFO                                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS STM event interface                                     ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )       ; 32 / 304 ( 10 % )                     ; 0 / 304 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )                        ; 1 / 45 ( 2 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; VFIFO                                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Connections                                                 ;                       ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 11535                 ; 176                   ; 76                                    ; 691                            ;
;     -- Registered Input Connections                         ; 9533                  ; 119                   ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 813                   ; 590                   ; 101                                   ; 10974                          ;
;     -- Registered Output Connections                        ; 113                   ; 585                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Internal Connections                                        ;                       ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 89883                 ; 1570                  ; 5203                                  ; 11725                          ;
;     -- Registered Connections                               ; 40034                 ; 1245                  ; 100                                   ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; External Connections                                        ;                       ;                       ;                                       ;                                ;
;     -- Top                                                  ; 180                   ; 608                   ; 49                                    ; 11511                          ;
;     -- sld_hub:auto_hub                                     ; 608                   ; 4                     ; 0                                     ; 154                            ;
;     -- soc_system_hps_0_hps_io_border:border                ; 49                    ; 0                     ; 128                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 11511                 ; 154                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Partition Interface                                         ;                       ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 101                   ; 120                   ; 12                                    ; 699                            ;
;     -- Output Ports                                         ; 70                    ; 137                   ; 44                                    ; 422                            ;
;     -- Bidir Ports                                          ; 154                   ; 0                     ; 64                                    ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Registered Ports                                            ;                       ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 84                    ; 0                                     ; 0                              ;
;                                                             ;                       ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                       ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 14                    ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 33                    ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 93                    ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 98                    ; 0                                     ; 43                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 94                    ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+-----------------------+---------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO             ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50        ; V11   ; 3B       ; 15           ; 0            ; 0            ; 89                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50        ; Y13   ; 4A       ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50        ; E11   ; 8A       ; 15           ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; D25   ; 6A       ; 68           ; 60           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 47           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 49           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 47           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 46           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 46           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 47           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; B19   ; 7A       ; 52           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; A22   ; 7A       ; 60           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; G4    ; 7D       ; 32           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E5    ; 7D       ; 29           ; 61           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; D5    ; 7D       ; 29           ; 61           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AH17  ; 4A       ; 46           ; 0            ; 34           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AH16  ; 4A       ; 46           ; 0            ; 51           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; L10   ; 8A       ; 4            ; 61           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; L9    ; 8A       ; 4            ; 61           ; 17           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; H6    ; 8A       ; 4            ; 61           ; 34           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; H5    ; 8A       ; 4            ; 61           ; 51           ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST          ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK             ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI             ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; C28   ; 6A       ; 68           ; 51           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; A24   ; 6A       ; 68           ; 58           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; B24   ; 6A       ; 68           ; 58           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; D24   ; 6A       ; 68           ; 59           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C24   ; 6A       ; 68           ; 59           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; G23   ; 6A       ; 68           ; 60           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; B28   ; 6A       ; 68           ; 51           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; E26   ; 6A       ; 68           ; 52           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; D26   ; 6A       ; 68           ; 52           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J21   ; 6A       ; 68           ; 52           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J20   ; 6A       ; 68           ; 52           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; C26   ; 6A       ; 68           ; 53           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; B26   ; 6A       ; 68           ; 53           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; F26   ; 6A       ; 68           ; 58           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; F25   ; 6A       ; 68           ; 58           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; A27   ; 6A       ; 68           ; 54           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; H25   ; 6A       ; 68           ; 54           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; G25   ; 6A       ; 68           ; 54           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; A26   ; 6A       ; 68           ; 57           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L28   ; 6A       ; 68           ; 37           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; N20   ; 6A       ; 68           ; 53           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; N21   ; 6A       ; 68           ; 53           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; L21   ; 6A       ; 68           ; 59           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; G28   ; 6A       ; 68           ; 43           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; P28   ; 6A       ; 68           ; 36           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; W28   ; 6B       ; 68           ; 29           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; AB28  ; 6B       ; 68           ; 22           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; D28   ; 6A       ; 68           ; 45           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; A25   ; 6A       ; 68           ; 57           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; V28   ; 6B       ; 68           ; 31           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; E25   ; 6A       ; 68           ; 60           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 51           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 49           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 51           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 51           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 51           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 49           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 47           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; B8    ; 7C       ; 37           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C19   ; 7A       ; 55           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; B16   ; 7A       ; 52           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; B21   ; 7A       ; 60           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C5    ; 7D       ; 32           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]              ; W15   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]              ; AA24  ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]              ; V16   ; 5A       ; 68           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]              ; V15   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]              ; AF26  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]              ; AE26  ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]              ; Y16   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]              ; AA23  ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]     ; AG13  ; 4A       ; 32           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[10]    ; AF15  ; 4A       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[11]    ; AG16  ; 4A       ; 40           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[12]    ; AH11  ; 4A       ; 38           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[13]    ; AH12  ; 4A       ; 40           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[14]    ; AH9   ; 4A       ; 36           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[15]    ; AG11  ; 4A       ; 38           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[1]     ; AF13  ; 4A       ; 32           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[2]     ; AG10  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[3]     ; AG9   ; 4A       ; 34           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[4]     ; U14   ; 4A       ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[5]     ; U13   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[6]     ; AG8   ; 4A       ; 32           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[7]     ; AH8   ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[8]     ; AF17  ; 4A       ; 40           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[9]     ; AE15  ; 4A       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_RESET_N   ; AH7   ; 4A       ; 32           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[0]         ; V12   ; 3B       ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[10]        ; T8    ; 3A       ; 4            ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[11]        ; T12   ; 3B       ; 18           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[12]        ; AH5   ; 3B       ; 21           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[13]        ; AH6   ; 3B       ; 21           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[14]        ; AH4   ; 3B       ; 19           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[15]        ; AG5   ; 3B       ; 19           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[16]        ; AH3   ; 3B       ; 18           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[17]        ; AH2   ; 3B       ; 18           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[18]        ; AF4   ; 3B       ; 10           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[19]        ; AG6   ; 3B       ; 17           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[1]         ; AF7   ; 3B       ; 17           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[20]        ; AF5   ; 3B       ; 15           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[21]        ; AE4   ; 3B       ; 10           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[22]        ; T13   ; 3B       ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[23]        ; T11   ; 3B       ; 12           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[24]        ; AE7   ; 3B       ; 12           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[25]        ; AF6   ; 3B       ; 15           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[26]        ; AF9   ; 3B       ; 14           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[27]        ; AE8   ; 3B       ; 14           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[28]        ; AD10  ; 3B       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[29]        ; AE9   ; 3B       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[2]         ; W12   ; 3B       ; 21           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[30]        ; AD11  ; 3B       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[31]        ; AF10  ; 3B       ; 17           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[32]        ; AD12  ; 3B       ; 19           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[33]        ; AE11  ; 3B       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[34]        ; AF11  ; 3B       ; 17           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[35]        ; AE12  ; 3B       ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[3]         ; AF8   ; 3B       ; 12           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[4]         ; Y8    ; 3A       ; 2            ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[5]         ; AB4   ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[6]         ; W8    ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[7]         ; Y4    ; 3A       ; 2            ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[8]         ; Y5    ; 3A       ; 2            ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_0[9]         ; U11   ; 3B       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[0]         ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[10]        ; AG19  ; 4A       ; 51           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[11]        ; AF20  ; 4A       ; 53           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[12]        ; AC23  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[13]        ; AG18  ; 4A       ; 50           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[14]        ; AH26  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[15]        ; AA19  ; 4A       ; 50           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[16]        ; AG24  ; 4A       ; 61           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[17]        ; AF25  ; 4A       ; 65           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[18]        ; AH23  ; 4A       ; 59           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[19]        ; AG23  ; 4A       ; 59           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[1]         ; AG28  ; 4A       ; 65           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[20]        ; AE19  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[21]        ; AF18  ; 4A       ; 48           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[22]        ; AD19  ; 4A       ; 48           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[23]        ; AE20  ; 4A       ; 51           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[24]        ; AE24  ; 4A       ; 62           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[25]        ; AD20  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[26]        ; AF22  ; 4A       ; 55           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[27]        ; AH22  ; 4A       ; 59           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[28]        ; AH19  ; 4A       ; 51           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[29]        ; AH21  ; 4A       ; 57           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[2]         ; AA15  ; 4A       ; 46           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[30]        ; AG21  ; 4A       ; 55           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[31]        ; AH18  ; 4A       ; 50           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[32]        ; AD23  ; 4A       ; 57           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[33]        ; AE23  ; 4A       ; 62           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[34]        ; AA18  ; 4A       ; 50           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[35]        ; AC22  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[3]         ; AH27  ; 4A       ; 65           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[4]         ; AG26  ; 4A       ; 62           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[5]         ; AH24  ; 4A       ; 61           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[6]         ; AF23  ; 4A       ; 59           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[7]         ; AE22  ; 4A       ; 57           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[8]         ; AF21  ; 4A       ; 55           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1[9]         ; AG20  ; 4A       ; 53           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_CONV_USB_N    ; C6    ; 7D       ; 32           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 68           ; 45           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 68           ; 38           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 68           ; 31           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 68           ; 24           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 68           ; 45           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 68           ; 38           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 68           ; 31           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 68           ; 24           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 68           ; 46           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 68           ; 39           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 68           ; 38           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 68           ; 37           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 68           ; 37           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 68           ; 37           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 68           ; 36           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 68           ; 32           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 68           ; 32           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 68           ; 32           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 68           ; 31           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 68           ; 46           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 68           ; 30           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 68           ; 30           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 68           ; 30           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 68           ; 29           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 68           ; 25           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 68           ; 25           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 68           ; 25           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 68           ; 24           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 68           ; 23           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 68           ; 23           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 68           ; 46           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 68           ; 23           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 68           ; 22           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 68           ; 45           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 68           ; 44           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 68           ; 44           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 68           ; 44           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 68           ; 43           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 68           ; 39           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 68           ; 39           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; B14   ; 7B       ; 43           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E16   ; 7B       ; 49           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; A17   ; 7A       ; 55           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C0_SCLK     ; C18   ; 7A       ; 57           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; HPS_I2C0_SDAT     ; A19   ; 7A       ; 58           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SCLK     ; K18   ; 7A       ; 58           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; A21   ; 7A       ; 60           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[32]                                                                                                                                                                                                                                        ;
; HPS_KEY           ; J18   ; 7A       ; 58           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A20   ; 7A       ; 58           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; H13   ; 7C       ; 39           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; D14   ; 7C       ; 40           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; C13   ; 7C       ; 40           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; B6    ; 7C       ; 40           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; B11   ; 7C       ; 37           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B9    ; 7C       ; 37           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; C16   ; 7A       ; 52           ; 61           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_USB_DATA[0]   ; C10   ; 7D       ; 34           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; F5    ; 7D       ; 34           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; C9    ; 7D       ; 34           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; C4    ; 7D       ; 33           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; C8    ; 7D       ; 33           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; D4    ; 7D       ; 33           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; C7    ; 7D       ; 33           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; F4    ; 7D       ; 32           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 16 ( 63 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 31 / 32 ( 97 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 56 / 68 ( 82 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 13 / 19 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 5 / 13 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 337        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 335        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 333        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 331        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 329        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 321        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; HPS_I2C0_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 313        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 311        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 309        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 281        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 279        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 275        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 124        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 211        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 32         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 154        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 65         ; 3B             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 79         ; 3B             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 127        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 64         ; 3B             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 55         ; 3B             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 81         ; 3B             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 129        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 151        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 153        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 69         ; 3B             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 67         ; 3B             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 72         ; 3B             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 59         ; 3B             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 62         ; 3B             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 71         ; 3B             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 73         ; 3B             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 120        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 135        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 137        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF23     ; 143        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 166        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 70         ; 3B             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 93         ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 96         ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 101        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 128        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 131        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 136        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 149        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 75         ; 3B             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 77         ; 3B             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 78         ; 3B             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 83         ; 3B             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 85         ; 3B             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 86         ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 91         ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 94         ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 104        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 117        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 123        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 126        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH22     ; 142        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 144        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 147        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH27     ; 158        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 363        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 375        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 373        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 371        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 369        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 367        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 365        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 326        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; HPS_I2C0_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 323        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 377        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 293        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 269        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 257        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 255        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 267        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 366        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 282        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 247        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H6       ; 421        ; 8A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 336        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 330        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 328        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 266        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 258        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 260        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 252        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 243        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 241        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 250        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ; 420        ; 8A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 236        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 235        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 270        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 228        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 226        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 220        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 218        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 233        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 254        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 240        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 238        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 210        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 212        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 219        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 74         ; 3B             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 76         ; 3B             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 222        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 208        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 92         ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 68         ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 179        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 223        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 41         ; 3A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 38         ; 3A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 28         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 175        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X68_Y61_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; ADC_CONVST          ; Missing drive strength and slew rate ;
; ADC_SCK             ; Missing drive strength and slew rate ;
; ADC_SDI             ; Missing drive strength and slew rate ;
; LED[0]              ; Missing drive strength and slew rate ;
; LED[1]              ; Missing drive strength and slew rate ;
; LED[2]              ; Missing drive strength and slew rate ;
; LED[3]              ; Missing drive strength and slew rate ;
; LED[4]              ; Missing drive strength and slew rate ;
; LED[5]              ; Missing drive strength and slew rate ;
; LED[6]              ; Missing drive strength and slew rate ;
; LED[7]              ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; ARDUINO_IO[0]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]      ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N     ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[9]           ; Missing drive strength and slew rate ;
; GPIO_0[10]          ; Missing drive strength and slew rate ;
; GPIO_0[11]          ; Missing drive strength and slew rate ;
; GPIO_0[12]          ; Missing drive strength and slew rate ;
; GPIO_0[13]          ; Missing drive strength and slew rate ;
; GPIO_0[14]          ; Missing drive strength and slew rate ;
; GPIO_0[15]          ; Missing drive strength and slew rate ;
; GPIO_0[16]          ; Missing drive strength and slew rate ;
; GPIO_0[17]          ; Missing drive strength and slew rate ;
; GPIO_0[18]          ; Missing drive strength and slew rate ;
; GPIO_0[19]          ; Missing drive strength and slew rate ;
; GPIO_0[20]          ; Missing drive strength and slew rate ;
; GPIO_0[21]          ; Missing drive strength and slew rate ;
; GPIO_0[22]          ; Missing drive strength and slew rate ;
; GPIO_0[23]          ; Missing drive strength and slew rate ;
; GPIO_0[24]          ; Missing drive strength and slew rate ;
; GPIO_0[25]          ; Missing drive strength and slew rate ;
; GPIO_0[26]          ; Missing drive strength and slew rate ;
; GPIO_0[27]          ; Missing drive strength and slew rate ;
; GPIO_0[28]          ; Missing drive strength and slew rate ;
; GPIO_0[29]          ; Missing drive strength and slew rate ;
; GPIO_0[30]          ; Missing drive strength and slew rate ;
; GPIO_0[31]          ; Missing drive strength and slew rate ;
; GPIO_0[32]          ; Missing drive strength and slew rate ;
; GPIO_0[33]          ; Missing drive strength and slew rate ;
; GPIO_0[34]          ; Missing drive strength and slew rate ;
; GPIO_0[35]          ; Missing drive strength and slew rate ;
; GPIO_1[0]           ; Missing drive strength and slew rate ;
; GPIO_1[1]           ; Missing drive strength and slew rate ;
; GPIO_1[2]           ; Missing drive strength and slew rate ;
; GPIO_1[3]           ; Missing drive strength and slew rate ;
; GPIO_1[4]           ; Missing drive strength and slew rate ;
; GPIO_1[5]           ; Missing drive strength and slew rate ;
; GPIO_1[6]           ; Missing drive strength and slew rate ;
; GPIO_1[7]           ; Missing drive strength and slew rate ;
; GPIO_1[8]           ; Missing drive strength and slew rate ;
; GPIO_1[9]           ; Missing drive strength and slew rate ;
; GPIO_1[10]          ; Missing drive strength and slew rate ;
; GPIO_1[11]          ; Missing drive strength and slew rate ;
; GPIO_1[12]          ; Missing drive strength and slew rate ;
; GPIO_1[13]          ; Missing drive strength and slew rate ;
; GPIO_1[14]          ; Missing drive strength and slew rate ;
; GPIO_1[15]          ; Missing drive strength and slew rate ;
; GPIO_1[16]          ; Missing drive strength and slew rate ;
; GPIO_1[17]          ; Missing drive strength and slew rate ;
; GPIO_1[18]          ; Missing drive strength and slew rate ;
; GPIO_1[19]          ; Missing drive strength and slew rate ;
; GPIO_1[20]          ; Missing drive strength and slew rate ;
; GPIO_1[21]          ; Missing drive strength and slew rate ;
; GPIO_1[22]          ; Missing drive strength and slew rate ;
; GPIO_1[23]          ; Missing drive strength and slew rate ;
; GPIO_1[24]          ; Missing drive strength and slew rate ;
; GPIO_1[25]          ; Missing drive strength and slew rate ;
; GPIO_1[26]          ; Missing drive strength and slew rate ;
; GPIO_1[27]          ; Missing drive strength and slew rate ;
; GPIO_1[28]          ; Missing drive strength and slew rate ;
; GPIO_1[29]          ; Missing drive strength and slew rate ;
; GPIO_1[30]          ; Missing drive strength and slew rate ;
; GPIO_1[31]          ; Missing drive strength and slew rate ;
; GPIO_1[32]          ; Missing drive strength and slew rate ;
; GPIO_1[33]          ; Missing drive strength and slew rate ;
; GPIO_1[34]          ; Missing drive strength and slew rate ;
; GPIO_1[35]          ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                                  ;                           ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+
; soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                                  ; Integer PLL               ;
;     -- PLL Location                                                                                              ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                   ; none                      ;
;     -- PLL Bandwidth                                                                                             ; Auto                      ;
;         -- PLL Bandwidth Range                                                                                   ; 2100000 to 1400000 Hz     ;
;     -- Reference Clock Frequency                                                                                 ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                                ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                         ; 300.0 MHz                 ;
;     -- PLL Operation Mode                                                                                        ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                         ; 50.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                         ; 133.333333 MHz            ;
;     -- PLL Enable                                                                                                ; On                        ;
;     -- PLL Fractional Division                                                                                   ; N/A                       ;
;     -- M Counter                                                                                                 ; 12                        ;
;     -- N Counter                                                                                                 ; 2                         ;
;     -- PLL Refclk Select                                                                                         ;                           ;
;             -- PLL Refclk Select Location                                                                        ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                                ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                                   ; N/A                       ;
;             -- CORECLKIN source                                                                                  ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                                ; N/A                       ;
;             -- PLLIQCLKIN source                                                                                 ; N/A                       ;
;             -- RXIQCLKIN source                                                                                  ; N/A                       ;
;             -- CLKIN(0) source                                                                                   ; FPGA_CLK1_50~input        ;
;             -- CLKIN(1) source                                                                                   ; N/A                       ;
;             -- CLKIN(2) source                                                                                   ; N/A                       ;
;             -- CLKIN(3) source                                                                                   ; N/A                       ;
;     -- PLL Output Counter                                                                                        ;                           ;
;         -- soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                            ; 100.0 MHz                 ;
;             -- Output Clock Location                                                                             ; PLLOUTPUTCOUNTER_X0_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                            ; On                        ;
;             -- Duty Cycle                                                                                        ; 50.0000                   ;
;             -- Phase Shift                                                                                       ; 0.000000 degrees          ;
;             -- C Counter                                                                                         ; 3                         ;
;             -- C Counter PH Mux PRST                                                                             ; 0                         ;
;             -- C Counter PRST                                                                                    ; 1                         ;
;                                                                                                                  ;                           ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |ghrd                                                                                                                                   ; 7210.0 (0.8)         ; 8458.0 (0.8)                     ; 1390.5 (0.0)                                      ; 142.5 (0.0)                      ; 0.0 (0.0)            ; 10405 (2)           ; 9445 (0)                  ; 226 (226)     ; 604032            ; 78    ; 19         ; 230  ; 0            ; |ghrd                                                                                                                                                                                                                                                                                                                                                    ; ghrd                                              ; work         ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                              ; 2.5 (2.5)            ; 4.5 (4.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                             ; 8.0 (8.0)            ; 18.0 (18.0)                      ; 10.0 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                             ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |debounce:debounce_inst|                                                                                                             ; 24.5 (24.5)          ; 25.5 (25.5)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                             ; debounce                                          ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                           ; 14.6 (0.0)           ; 20.5 (0.0)                       ; 6.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                           ; hps_reset                                         ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 14.6 (0.0)           ; 20.5 (0.0)                       ; 6.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                 ; altsource_probe                                   ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 14.6 (1.0)           ; 20.5 (1.0)                       ; 6.3 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                  ; altsource_probe_body                              ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 13.6 (6.3)           ; 19.5 (10.0)                      ; 6.3 (3.8)                                         ; 0.4 (0.1)                        ; 0.0 (0.0)            ; 24 (11)             ; 25 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                         ; altsource_probe_impl                              ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 7.3 (7.3)            ; 9.5 (9.5)                        ; 2.5 (2.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                               ; sld_rom_sr                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93.5 (0.5)           ; 104.5 (0.5)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 154 (1)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93.0 (0.0)           ; 104.0 (0.0)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (0)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93.0 (0.0)           ; 104.0 (0.0)                      ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (0)             ; 110 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93.0 (1.8)           ; 104.0 (3.8)                      ; 11.0 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (1)             ; 110 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91.2 (0.0)           ; 100.2 (0.0)                      ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (0)             ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91.2 (66.4)          ; 100.2 (71.5)                     ; 9.0 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 152 (111)           ; 102 (71)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                   ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 13.5 (13.5)          ; 16.1 (16.1)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg           ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.2 (11.2)          ; 12.6 (12.6)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm         ; sld_shadow_jsm                                    ; altera_sld   ;
;    |soc_system:u0|                                                                                                                      ; 7063.8 (0.0)         ; 8282.2 (0.0)                     ; 1360.5 (0.0)                                      ; 142.1 (0.0)                      ; 0.0 (0.0)            ; 10161 (0)           ; 9228 (0)                  ; 0 (0)         ; 604032            ; 78    ; 19         ; 0    ; 0            ; |ghrd|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (2.7)            ; 8.5 (5.2)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |custom_leds:custom_leds_0|                                                                                                       ; 1.8 (1.8)            ; 4.2 (4.2)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|custom_leds:custom_leds_0                                                                                                                                                                                                                                                                                                            ; custom_leds                                       ; soc_system   ;
;       |intr_capturer:intr_capturer_0|                                                                                                   ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|intr_capturer:intr_capturer_0                                                                                                                                                                                                                                                                                                        ; intr_capturer                                     ; soc_system   ;
;       |soc_system_button_pio:button_pio|                                                                                                ; 8.0 (8.0)            ; 8.4 (8.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_button_pio:button_pio                                                                                                                                                                                                                                                                                                     ; soc_system_button_pio                             ; soc_system   ;
;       |soc_system_dipsw_pio:dipsw_pio|                                                                                                  ; 8.8 (8.8)            ; 11.1 (11.1)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_dipsw_pio:dipsw_pio                                                                                                                                                                                                                                                                                                       ; soc_system_dipsw_pio                              ; soc_system   ;
;       |soc_system_fpga_only_master:fpga_only_master|                                                                                    ; 353.9 (0.0)          ; 397.2 (0.0)                      ; 43.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 572 (0)             ; 446 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master                                                                                                                                                                                                                                                                                         ; soc_system_fpga_only_master                       ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 130.3 (0.0)          ; 136.3 (0.0)                      ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 223 (0)             ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                               ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 130.3 (130.3)        ; 136.3 (136.3)                    ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 223 (223)           ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                         ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 18 (18)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                          ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.3 (7.3)            ; 10.5 (10.5)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                   ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 188.4 (0.0)          ; 220.7 (0.0)                      ; 32.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 282 (0)             ; 280 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                        ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 187.1 (0.0)          ; 219.2 (0.0)                      ; 32.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 280 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                      ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 13.1 (5.3)           ; 22.1 (7.2)                       ; 9.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 48 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                          ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 6.8 (6.8)            ; 10.9 (10.9)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                              ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                     ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.2 (0.2)            ; 3.0 (3.0)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                     ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.6 (0.8)            ; 11.1 (7.9)                       ; 9.5 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                               ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.8 (0.2)            ; 3.2 (0.8)                        ; 2.4 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                    ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0.6 (0.6)            ; 2.3 (2.3)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                               ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 172.4 (166.2)        ; 184.8 (174.3)                    ; 12.4 (8.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 268 (261)           ; 202 (183)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                 ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                    ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                      ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                        ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                               ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                       ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                            ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                 ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                              ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                            ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.7 (13.7)          ; 14.0 (14.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                   ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_fpga_only_master:hps_only_master|                                                                                     ; 344.7 (0.0)          ; 403.3 (0.0)                      ; 59.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 549 (0)             ; 502 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master                                                                                                                                                                                                                                                                                          ; soc_system_fpga_only_master                       ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 123.3 (0.0)          ; 135.5 (0.0)                      ; 13.2 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 202 (0)             ; 167 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 123.3 (123.3)        ; 135.5 (135.5)                    ; 13.2 (13.2)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 202 (202)           ; 167 (167)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                          ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 14.6 (14.6)          ; 14.7 (14.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                           ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 7.7 (7.7)            ; 10.8 (10.8)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                    ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 185.4 (0.0)          ; 226.7 (0.0)                      ; 41.4 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                         ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 184.1 (0.0)          ; 225.5 (0.0)                      ; 41.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 278 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                       ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 12.2 (4.2)           ; 24.9 (8.8)                       ; 12.8 (4.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 52 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                           ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 7.0 (7.0)            ; 11.4 (11.4)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                               ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0.4 (0.4)            ; 0.9 (0.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                      ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0.6 (0.6)            ; 3.8 (3.8)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                      ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1.1 (0.8)            ; 12.8 (8.5)                       ; 11.7 (7.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 0.2 (0.3)            ; 4.2 (0.8)                        ; 4.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                     ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; -0.1 (-0.1)          ; 3.4 (3.4)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 170.2 (163.9)        ; 186.5 (176.0)                    ; 16.4 (12.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 267 (260)           ; 207 (188)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                  ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                     ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                       ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                         ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                        ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                             ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                  ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                               ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                             ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 13.8 (13.8)          ; 14.0 (14.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                    ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                   ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                        ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                                                                  ; 59.3 (14.9)          ; 73.0 (16.2)                      ; 13.7 (1.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (33)            ; 108 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                       ; soc_system_jtag_uart                              ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                                     ; 20.1 (20.1)          ; 32.0 (32.0)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                              ; alt_jtag_atlantic                                 ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                                              ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_r                     ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.4 (0.0)           ; 12.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.4 (3.4)            ; 6.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                                              ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_w                     ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.9 (0.0)           ; 12.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.9 (2.9)            ; 6.1 (3.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 280.0 (0.0)          ; 321.7 (0.0)                      ; 43.2 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 501 (0)             ; 375 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 66.3 (66.3)          ; 67.3 (67.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (133)           ; 131 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 18.5 (18.5)          ; 24.8 (24.8)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 59.5 (26.5)          ; 59.3 (28.3)                      ; 1.3 (1.8)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 100 (51)            ; 26 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 32.5 (32.5)          ; 31.0 (31.0)                      ; 0.0 (0.0)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 49 (49)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                          ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                                ; 89.2 (0.0)           ; 120.3 (0.0)                      ; 31.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (0)             ; 161 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 89.2 (88.6)          ; 120.3 (119.7)                    ; 31.1 (31.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (138)           ; 161 (161)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 16.2 (5.7)           ; 16.6 (5.7)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (8)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 10.6 (10.6)          ; 10.9 (10.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 28.0 (25.3)          ; 31.1 (28.1)                      ; 3.1 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (65)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_0_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_0_rsp_demux            ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 1362.1 (0.0)         ; 1424.2 (0.0)                     ; 62.6 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 2390 (0)            ; 1559 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|                                                                         ; 4.9 (4.9)            ; 4.9 (4.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 27.7 (27.7)          ; 28.7 (28.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:custom_leds_0_s0_agent_rdata_fifo|                                                                      ; 8.0 (8.0)            ; 8.5 (8.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_leds_0_s0_agent_rdata_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:custom_leds_0_s0_agent_rsp_fifo|                                                                        ; 21.8 (21.8)          ; 21.8 (21.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_leds_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo|                                                                          ; 4.8 (4.8)            ; 5.0 (5.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|                                                                            ; 27.9 (27.9)          ; 28.6 (28.6)                      ; 0.9 (0.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 35 (35)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|                                                        ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 8.7 (8.7)            ; 9.3 (9.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                           ; 21.3 (21.3)          ; 21.3 (21.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 27.4 (27.4)          ; 28.5 (28.5)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 61 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:msgdma_0_csr_agent_rdata_fifo|                                                                          ; 26.9 (26.9)          ; 26.9 (26.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_csr_agent_rdata_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|                                                                            ; 23.2 (23.2)          ; 23.2 (23.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 51 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|                                                               ; 31.7 (31.7)          ; 39.8 (39.8)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:synthesizer_0_s0_agent_rdata_fifo|                                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:synthesizer_0_s0_agent_rdata_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:synthesizer_0_s0_agent_rsp_fifo|                                                                        ; 20.7 (20.7)          ; 21.2 (21.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:synthesizer_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|                                                              ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 26.3 (26.3)          ; 26.6 (26.6)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 62.5 (36.3)          ; 63.3 (36.3)                      ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (66)            ; 30 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 26.0 (26.0)          ; 27.0 (27.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:button_pio_s1_burst_adapter|                                                                      ; 59.6 (0.0)           ; 61.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter                                                                                                                                                                                                                               ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 59.6 (59.2)          ; 61.2 (60.9)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (88)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                               ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                         ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|                                                                   ; 52.7 (0.0)           ; 53.9 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 52.7 (52.5)          ; 53.9 (53.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (74)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                      ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|                                                                       ; 60.9 (0.0)           ; 64.6 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 60.9 (60.7)          ; 64.6 (64.3)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (91)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                          ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|                                                        ; 54.8 (0.0)           ; 57.3 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 54.8 (53.9)          ; 57.3 (56.2)                      ; 2.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (78)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                           ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|                                                                       ; 76.4 (0.0)           ; 78.8 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (0)             ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter                                                                                                                                                                                                                                ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 76.4 (76.2)          ; 78.8 (78.6)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (102)           ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                          ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|                                                          ; 50.3 (0.0)           ; 58.1 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (0)              ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 50.3 (50.1)          ; 58.1 (57.8)                      ; 7.8 (7.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (57)             ; 116 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                   ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                             ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|                                                                   ; 44.8 (0.0)           ; 44.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (0)              ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 44.8 (44.8)          ; 44.8 (44.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;          |altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|                                                           ; 48.9 (0.0)           ; 50.4 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 48.9 (48.7)          ; 50.4 (50.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (76)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_master_agent:fpga_only_master_master_agent|                                                                     ; 4.5 (4.5)            ; 5.2 (5.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                                                              ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:button_pio_s1_agent|                                                                                ; 19.2 (4.7)           ; 19.3 (4.7)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14.5 (14.5)          ; 14.7 (14.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:custom_leds_0_s0_agent|                                                                             ; 19.2 (4.3)           ; 19.3 (4.3)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (8)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:custom_leds_0_s0_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14.8 (14.8)          ; 15.0 (15.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:custom_leds_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:dipsw_pio_s1_agent|                                                                                 ; 18.7 (4.0)           ; 20.1 (5.1)                       ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14.7 (14.7)          ; 15.0 (15.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|                                                               ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 18.5 (2.3)           ; 18.5 (2.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (5)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:msgdma_0_csr_agent|                                                                                 ; 20.0 (4.5)           ; 20.0 (4.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (10)             ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_csr_agent                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 15.2 (15.2)          ; 15.5 (15.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                            ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|                                                                    ; 10.4 (2.6)           ; 12.1 (3.2)                       ; 1.7 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7.8 (7.8)            ; 9.0 (9.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:synthesizer_0_s0_agent|                                                                             ; 19.7 (4.8)           ; 19.7 (4.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:synthesizer_0_s0_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14.8 (14.8)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:synthesizer_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 17.8 (3.0)           ; 18.7 (3.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (7)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 14.7 (14.7)          ; 15.7 (15.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:custom_leds_0_s0_translator|                                                                   ; 4.5 (4.5)            ; 5.3 (5.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:custom_leds_0_s0_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:dipsw_pio_s1_translator|                                                                       ; 3.9 (3.9)            ; 4.9 (4.9)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|                                                     ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 6.1 (6.1)            ; 9.0 (9.0)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:msgdma_0_csr_translator|                                                                       ; 1.8 (1.8)            ; 2.3 (2.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:msgdma_0_csr_translator                                                                                                                                                                                                                                ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|                                                          ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:synthesizer_0_s0_translator|                                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:synthesizer_0_s0_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:fpga_only_master_master_limiter|                                                                ; 8.2 (8.2)            ; 10.1 (10.1)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 13.2 (13.2)          ; 13.9 (13.9)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 13.3 (13.3)          ; 13.3 (13.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|                                                      ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                       ; soc_system   ;
;          |altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter|                                                      ; 13.5 (13.5)          ; 14.2 (14.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux|                                                                             ; 13.0 (13.0)          ; 13.3 (13.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001|                                                                         ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002|                                                                     ; 9.2 (9.2)            ; 9.2 (9.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_demux_002        ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 26.7 (21.3)          ; 28.4 (23.1)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 61 (55)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|                                                                             ; 13.5 (10.8)          ; 13.6 (10.9)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (33)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|                                                                             ; 22.3 (17.8)          ; 23.6 (19.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (46)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|                                                                             ; 21.9 (16.6)          ; 22.8 (17.4)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (45)             ; 8 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|                                                                         ; 27.8 (24.4)          ; 28.8 (25.3)                      ; 1.1 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (73)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_mux_002          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|                                                                         ; 17.8 (16.6)          ; 18.8 (17.2)                      ; 1.1 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (59)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_mux_002          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_004|                                                                         ; 16.2 (13.5)          ; 16.6 (13.9)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (39)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_mux_002          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_005|                                                                         ; 16.8 (14.2)          ; 17.5 (14.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (43)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_005                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_mux_002          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.6 (2.6)            ; 2.7 (2.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router|                                                                                   ; 13.8 (13.8)          ; 16.2 (16.2)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                                                                                            ; soc_system_mm_interconnect_1_router               ; soc_system   ;
;          |soc_system_mm_interconnect_1_router:router_001|                                                                               ; 7.3 (7.3)            ; 7.9 (7.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                                                                                        ; soc_system_mm_interconnect_1_router               ; soc_system   ;
;          |soc_system_mm_interconnect_1_router_002:router_002|                                                                           ; 4.3 (4.3)            ; 5.2 (5.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_1_router_002           ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 3.5 (3.5)            ; 3.6 (3.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001|                                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006|                                                                         ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux_007|                                                                         ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002|                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_demux_002        ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_003|                                                                     ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_demux_002        ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_004|                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_demux_002        ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_005|                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_005                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_demux_002        ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                 ; 21.9 (21.9)          ; 25.1 (25.1)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001|                                                                             ; 63.5 (63.5)          ; 64.9 (64.9)                      ; 1.6 (1.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 150 (150)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_rsp_mux              ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|                                                                         ; 6.1 (6.1)            ; 6.2 (6.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_mux_002          ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                                                                  ; 711.2 (0.0)          ; 781.5 (0.0)                      ; 94.8 (0.0)                                        ; 24.6 (0.0)                       ; 0.0 (0.0)            ; 550 (0)             ; 1347 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_2                      ; soc_system   ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                         ; 577.8 (4.3)          ; 636.5 (4.3)                      ; 75.7 (0.0)                                        ; 17.0 (0.0)                       ; 0.0 (0.0)            ; 220 (8)             ; 1338 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                  ; altera_merlin_axi_slave_ni                        ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 69.7 (69.7)          ; 77.8 (77.8)                      ; 9.2 (9.2)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 503.6 (503.6)        ; 554.3 (554.3)                    ; 66.7 (66.7)                                       ; 16.0 (16.0)                      ; 0.0 (0.0)            ; 169 (169)           ; 1180 (1180)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:hps_only_master_master_agent|                                                                      ; 7.6 (7.6)            ; 8.0 (8.0)                        ; 0.8 (0.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_only_master_master_limiter|                                                                 ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                         ; 36.2 (36.2)          ; 42.3 (42.3)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 144 (144)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux:cmd_demux|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                 ; 81.0 (81.0)          ; 85.7 (85.7)                      ; 11.8 (11.8)                                       ; 7.2 (7.2)                        ; 0.0 (0.0)            ; 159 (159)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_2_rsp_mux              ; soc_system   ;
;       |soc_system_mm_interconnect_3:mm_interconnect_3|                                                                                  ; 146.7 (0.0)          ; 147.0 (0.0)                      ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 294 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_3                      ; soc_system   ;
;          |altera_merlin_master_agent:msgdma_0_mm_write_agent|                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:msgdma_0_mm_write_agent                                                                                                                                                                                                                                    ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter|                                                          ; 146.3 (146.3)        ; 146.5 (146.5)                    ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 293 (293)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:hps_0_f2h_sdram0_data_cmd_width_adapter                                                                                                                                                                                                                   ; altera_merlin_width_adapter                       ; soc_system   ;
;       |soc_system_msgdma_0:msgdma_0|                                                                                                    ; 124.5 (0.0)          ; 142.7 (0.0)                      ; 18.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 219 (0)             ; 200 (0)                   ; 0 (0)         ; 77312             ; 9     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0                                                                                                                                                                                                                                                                                                         ; soc_system_msgdma_0                               ; soc_system   ;
;          |dispatcher:dispatcher_internal|                                                                                               ; 43.5 (0.6)           ; 61.3 (0.6)                       ; 17.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (2)              ; 98 (1)                    ; 0 (0)         ; 11776             ; 2     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal                                                                                                                                                                                                                                                                          ; dispatcher                                        ; soc_system   ;
;             |csr_block:the_csr_block|                                                                                                   ; 20.3 (20.3)          ; 38.0 (38.0)                      ; 17.7 (17.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block                                                                                                                                                                                                                                                  ; csr_block                                         ; soc_system   ;
;             |descriptor_buffers:the_descriptor_buffers|                                                                                 ; 22.6 (3.1)           ; 22.8 (3.1)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (6)              ; 30 (3)                    ; 0 (0)         ; 11776             ; 2     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers                                                                                                                                                                                                                                ; descriptor_buffers                                ; soc_system   ;
;                |fifo_with_byteenables:the_write_command_FIFO|                                                                           ; 19.3 (19.3)          ; 19.7 (19.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 27 (27)                   ; 0 (0)         ; 11776             ; 2     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO                                                                                                                                                                                   ; fifo_with_byteenables                             ; soc_system   ;
;                   |altsyncram:the_dp_ram|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11776             ; 2     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram                                                                                                                                                             ; altsyncram                                        ; work         ;
;                      |altsyncram_d9j1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 11776             ; 2     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated                                                                                                                              ; altsyncram_d9j1                                   ; work         ;
;          |write_master:write_mstr_internal|                                                                                             ; 81.0 (37.5)          ; 81.3 (37.3)                      ; 0.8 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 155 (73)            ; 102 (50)                  ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal                                                                                                                                                                                                                                                                        ; write_master                                      ; soc_system   ;
;             |ST_to_MM_Adapter:the_ST_to_MM_Adapter|                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter                                                                                                                                                                                                                                  ; ST_to_MM_Adapter                                  ; soc_system   ;
;             |byte_enable_generator:the_byte_enable_generator|                                                                           ; 2.8 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator                                                                                                                                                                                                                        ; byte_enable_generator                             ; soc_system   ;
;                |thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM|                                                        ; 2.8 (2.5)            ; 3.0 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM                                                                                                                                                        ; thirty_two_bit_byteenable_FSM                     ; soc_system   ;
;                   |sixteen_bit_byteenable_FSM:upper_sixteen_bit_byteenable_FSM|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator|thirty_two_bit_byteenable_FSM:the_thirty_two_bit_byteenable_FSM|sixteen_bit_byteenable_FSM:upper_sixteen_bit_byteenable_FSM                                                                                            ; sixteen_bit_byteenable_FSM                        ; soc_system   ;
;             |scfifo:the_st_to_master_fifo|                                                                                              ; 38.7 (0.0)           ; 39.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 51 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo                                                                                                                                                                                                                                           ; scfifo                                            ; work         ;
;                |scfifo_hd71:auto_generated|                                                                                             ; 38.7 (0.0)           ; 39.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (0)              ; 51 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated                                                                                                                                                                                                                ; scfifo_hd71                                       ; work         ;
;                   |a_dpfifo_4571:dpfifo|                                                                                                ; 38.7 (22.3)          ; 39.0 (22.5)                      ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (40)             ; 51 (19)                   ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo                                                                                                                                                                                           ; a_dpfifo_4571                                     ; work         ;
;                      |altsyncram_dqn1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|altsyncram_dqn1:FIFOram                                                                                                                                                                   ; altsyncram_dqn1                                   ; work         ;
;                      |cntr_bi7:usedw_counter|                                                                                           ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|cntr_bi7:usedw_counter                                                                                                                                                                    ; cntr_bi7                                          ; work         ;
;                      |cntr_uhb:rd_ptr_msb|                                                                                              ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|cntr_uhb:rd_ptr_msb                                                                                                                                                                       ; cntr_uhb                                          ; work         ;
;                      |cntr_vhb:wr_ptr|                                                                                                  ; 5.8 (5.8)            ; 6.0 (6.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|cntr_vhb:wr_ptr                                                                                                                                                                           ; cntr_vhb                                          ; work         ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                         ; soc_system_onchip_memory2_0                       ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;             |altsyncram_5nn1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 524288            ; 64    ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated                                                                                                                                                                                                                                ; altsyncram_5nn1                                   ; work         ;
;       |soc_system_pll_100M:pll_100m|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_pll_100M:pll_100m                                                                                                                                                                                                                                                                                                         ; soc_system_pll_100M                               ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                 ; altera_pll                                        ; work         ;
;       |synthesizer_top_p:synthesizer_0|                                                                                                 ; 3657.0 (16.5)        ; 4555.5 (35.7)                    ; 1012.5 (19.6)                                     ; 114.0 (0.3)                      ; 0.0 (0.0)            ; 4939 (4)            ; 4623 (89)                 ; 0 (0)         ; 384               ; 1     ; 19         ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0                                                                                                                                                                                                                                                                                                      ; synthesizer_top_p                                 ; soc_system   ;
;          |bank_manager_p:bm|                                                                                                            ; 3317.4 (120.0)       ; 4179.4 (123.1)                   ; 969.5 (5.5)                                       ; 107.5 (2.4)                      ; 0.0 (0.0)            ; 4355 (181)          ; 4331 (150)                ; 0 (0)         ; 0                 ; 0     ; 19         ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm                                                                                                                                                                                                                                                                                    ; bank_manager_p                                    ; soc_system   ;
;             |phase_bank_p:pb|                                                                                                           ; 161.5 (128.7)        ; 218.7 (183.4)                    ; 58.2 (55.7)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 211 (156)           ; 312 (312)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb                                                                                                                                                                                                                                                                    ; phase_bank_p                                      ; soc_system   ;
;                |tuning_word_lut:tw_lut|                                                                                                 ; 32.8 (32.8)          ; 35.3 (35.3)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|tuning_word_lut:tw_lut                                                                                                                                                                                                                                             ; tuning_word_lut                                   ; soc_system   ;
;             |quarter_sine_p:sine|                                                                                                       ; 654.9 (478.5)        ; 794.3 (598.5)                    ; 148.7 (129.2)                                     ; 9.2 (9.2)                        ; 0.0 (0.0)            ; 813 (547)           ; 783 (783)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine                                                                                                                                                                                                                                                                ; quarter_sine_p                                    ; soc_system   ;
;                |quarter_sine_lut:slut_1|                                                                                                ; 88.0 (88.0)          ; 99.0 (99.0)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (133)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|quarter_sine_lut:slut_1                                                                                                                                                                                                                                        ; quarter_sine_lut                                  ; soc_system   ;
;                |quarter_sine_lut:slut_2|                                                                                                ; 88.3 (88.3)          ; 96.8 (96.8)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (133)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|quarter_sine_lut:slut_2                                                                                                                                                                                                                                        ; quarter_sine_lut                                  ; soc_system   ;
;             |sawtooth_wave:sawtooth|                                                                                                    ; 325.1 (325.1)        ; 472.3 (472.3)                    ; 149.2 (149.2)                                     ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 426 (426)           ; 664 (664)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth                                                                                                                                                                                                                                                             ; sawtooth_wave                                     ; soc_system   ;
;             |square_wave:square|                                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|square_wave:square                                                                                                                                                                                                                                                                 ; square_wave                                       ; soc_system   ;
;             |state_variable_filter_iir_p:SVF|                                                                                           ; 1666.6 (1367.3)      ; 2046.0 (1697.8)                  ; 462.4 (412.7)                                     ; 83.0 (82.1)                      ; 0.0 (0.0)            ; 2180 (1664)         ; 1741 (1741)               ; 0 (0)         ; 0                 ; 0     ; 16         ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF                                                                                                                                                                                                                                                    ; state_variable_filter_iir_p                       ; soc_system   ;
;                |coefficients_lut:lut|                                                                                                   ; 209.3 (209.3)        ; 249.2 (249.2)                    ; 40.0 (40.0)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 318 (318)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|coefficients_lut:lut                                                                                                                                                                                                                               ; coefficients_lut                                  ; soc_system   ;
;                |lpm_multiplier:mult0|                                                                                                   ; 24.5 (0.0)           ; 24.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0                                                                                                                                                                                                                               ; lpm_multiplier                                    ; soc_system   ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 24.5 (0.0)           ; 24.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |mult_41n:auto_generated|                                                                                          ; 24.5 (24.5)          ; 24.5 (24.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated                                                                                                                                                                           ; mult_41n                                          ; work         ;
;                |lpm_multiplier:mult1|                                                                                                   ; 15.5 (0.0)           ; 24.5 (0.0)                       ; 9.8 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1                                                                                                                                                                                                                               ; lpm_multiplier                                    ; soc_system   ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 15.5 (0.0)           ; 24.5 (0.0)                       ; 9.8 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |mult_41n:auto_generated|                                                                                          ; 15.5 (15.5)          ; 24.5 (24.5)                      ; 9.8 (9.8)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated                                                                                                                                                                           ; mult_41n                                          ; work         ;
;                |lpm_multiplier:mult2|                                                                                                   ; 25.0 (0.0)           ; 25.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2                                                                                                                                                                                                                               ; lpm_multiplier                                    ; soc_system   ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 25.0 (0.0)           ; 25.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |mult_41n:auto_generated|                                                                                          ; 25.0 (25.0)          ; 25.0 (25.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated                                                                                                                                                                           ; mult_41n                                          ; work         ;
;                |lpm_multiplier:mult3|                                                                                                   ; 25.0 (0.0)           ; 25.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3                                                                                                                                                                                                                               ; lpm_multiplier                                    ; soc_system   ;
;                   |lpm_mult:lpm_mult_component|                                                                                         ; 25.0 (0.0)           ; 25.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component                                                                                                                                                                                                   ; lpm_mult                                          ; work         ;
;                      |mult_41n:auto_generated|                                                                                          ; 25.0 (25.0)          ; 25.0 (25.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated                                                                                                                                                                           ; mult_41n                                          ; work         ;
;             |triangle_wave:triangle|                                                                                                    ; 387.2 (387.2)        ; 523.1 (523.1)                    ; 145.7 (145.7)                                     ; 9.8 (9.8)                        ; 0.0 (0.0)            ; 540 (540)           ; 678 (678)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle                                                                                                                                                                                                                                                             ; triangle_wave                                     ; soc_system   ;
;          |dac_dsm2_top:dac|                                                                                                             ; 39.3 (0.0)           ; 40.9 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|dac_dsm2_top:dac                                                                                                                                                                                                                                                                                     ; dac_dsm2_top                                      ; soc_system   ;
;             |dac_dsm2:dac_dsm2_1|                                                                                                       ; 39.3 (39.3)          ; 40.9 (40.9)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|dac_dsm2_top:dac|dac_dsm2:dac_dsm2_1                                                                                                                                                                                                                                                                 ; dac_dsm2                                          ; soc_system   ;
;          |fifo:mixed_samples_fifo|                                                                                                      ; 15.6 (0.0)           ; 23.2 (0.0)                       ; 7.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 51 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo                                                                                                                                                                                                                                                                              ; fifo                                              ; soc_system   ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 15.6 (0.0)           ; 23.2 (0.0)                       ; 7.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 51 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                      ; dcfifo                                            ; work         ;
;                |dcfifo_kfl1:auto_generated|                                                                                             ; 15.6 (3.7)           ; 23.2 (7.2)                       ; 7.7 (3.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (6)              ; 51 (16)                   ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated                                                                                                                                                                                                                           ; dcfifo_kfl1                                       ; work         ;
;                   |a_graycounter_5ub:wrptr_g1p|                                                                                         ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|a_graycounter_5ub:wrptr_g1p                                                                                                                                                                                               ; a_graycounter_5ub                                 ; work         ;
;                   |a_graycounter_9g6:rdptr_g1p|                                                                                         ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|a_graycounter_9g6:rdptr_g1p                                                                                                                                                                                               ; a_graycounter_9g6                                 ; work         ;
;                   |alt_synch_pipe_d9l:rs_dgwp|                                                                                          ; 0.9 (0.0)            ; 3.4 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|alt_synch_pipe_d9l:rs_dgwp                                                                                                                                                                                                ; alt_synch_pipe_d9l                                ; work         ;
;                      |dffpipe_uu8:dffpipe10|                                                                                            ; 0.9 (0.9)            ; 3.4 (3.4)                        ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|alt_synch_pipe_d9l:rs_dgwp|dffpipe_uu8:dffpipe10                                                                                                                                                                          ; dffpipe_uu8                                       ; work         ;
;                   |alt_synch_pipe_e9l:ws_dgrp|                                                                                          ; 1.8 (0.0)            ; 2.9 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|alt_synch_pipe_e9l:ws_dgrp                                                                                                                                                                                                ; alt_synch_pipe_e9l                                ; work         ;
;                      |dffpipe_vu8:dffpipe13|                                                                                            ; 1.8 (1.8)            ; 2.9 (2.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|alt_synch_pipe_e9l:ws_dgrp|dffpipe_vu8:dffpipe13                                                                                                                                                                          ; dffpipe_vu8                                       ; work         ;
;                   |altsyncram_va81:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|altsyncram_va81:fifo_ram                                                                                                                                                                                                  ; altsyncram_va81                                   ; work         ;
;                   |cmpr_tu5:rdempty_eq_comp|                                                                                            ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|cmpr_tu5:rdempty_eq_comp                                                                                                                                                                                                  ; cmpr_tu5                                          ; work         ;
;                   |cmpr_tu5:wrfull_eq_comp|                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|cmpr_tu5:wrfull_eq_comp                                                                                                                                                                                                   ; cmpr_tu5                                          ; work         ;
;          |mixer:mix|                                                                                                                    ; 260.8 (260.8)        ; 268.6 (268.6)                    ; 13.9 (13.9)                                       ; 6.1 (6.1)                        ; 0.0 (0.0)            ; 450 (450)           ; 82 (82)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|mixer:mix                                                                                                                                                                                                                                                                                            ; mixer                                             ; soc_system   ;
;          |slow_clk_en:clk_96_en|                                                                                                        ; 7.5 (7.5)            ; 7.7 (7.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |ghrd|soc_system:u0|synthesizer_top_p:synthesizer_0|slow_clk_en:clk_96_en                                                                                                                                                                                                                                                                                ; slow_clk_en                                       ; soc_system   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[0]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]       ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N     ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK1_50        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_SDO                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_RESET_N                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|d1_data_in[0]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|read_mux_out[0]~0                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|d1_data_in[1]                                                                                                                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|read_mux_out[1]~1                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|d1_data_in[2]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|read_mux_out[2]~2                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|stm_event                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|read_mux_out[3]~3                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_dipsw_pio:dipsw_pio|d1_data_in[3]~feeder                                                                                                                                                                                                                                                                                               ; 1                 ; 0       ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - debounce:debounce_inst|counter[0][15]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][14]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][13]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][12]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][11]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][10]                                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][9]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][8]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][7]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][5]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][6]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][4]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][0]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][1]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][2]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][3]                                                                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - debounce:debounce_inst|counter[0][15]~0                                                                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - debounce:debounce_inst|counter[1][2]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][0]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][3]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][4]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][5]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][6]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][7]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][1]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][8]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][9]                                                                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][10]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][11]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][13]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][14]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][15]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][12]                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][2]~1                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                        ; Location                                     ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                ; PIN_V11                                      ; 88      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                      ; PIN_AH17                                     ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                      ; PIN_AH16                                     ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y53_N42                           ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                         ; LABCELL_X21_Y54_N54                          ; 35      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y7_N36                            ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y3_N3                                ; 646     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y3_N3                                ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[0][15]~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y5_N48                           ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[1][2]~1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X49_Y5_N6                            ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~4                                                                                                                                                                                   ; LABCELL_X1_Y7_N0                             ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]~2                                                                                                                                           ; LABCELL_X1_Y7_N30                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~1                                                                                                                                      ; LABCELL_X1_Y7_N42                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                    ; FF_X1_Y2_N23                                 ; 79      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                       ; LABCELL_X2_Y2_N27                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                            ; LABCELL_X2_Y2_N6                             ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                                            ; MLABCELL_X3_Y3_N6                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                            ; MLABCELL_X3_Y3_N9                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~20                                           ; LABCELL_X7_Y3_N36                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                                              ; LABCELL_X10_Y2_N24                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~1                                              ; LABCELL_X4_Y7_N57                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1                               ; MLABCELL_X3_Y3_N42                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                 ; LABCELL_X4_Y4_N18                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4                                     ; MLABCELL_X6_Y3_N12                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8                                     ; LABCELL_X4_Y4_N42                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~14                                    ; LABCELL_X4_Y4_N45                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~2                       ; MLABCELL_X6_Y4_N45                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~1                  ; LABCELL_X1_Y2_N30                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                         ; FF_X2_Y3_N5                                  ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell               ; LABCELL_X2_Y3_N39                            ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                        ; FF_X1_Y2_N31                                 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                         ; FF_X1_Y2_N14                                 ; 62      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                         ; FF_X1_Y2_N38                                 ; 169     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~15                         ; LABCELL_X7_Y3_N54                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                  ; MLABCELL_X6_Y4_N0                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                        ; FF_X6_Y4_N38                                 ; 159     ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                      ; MLABCELL_X3_Y3_N45                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                 ; FF_X42_Y9_N14                                ; 1421    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                            ; FF_X22_Y8_N16                                ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                             ; FF_X21_Y8_N38                                ; 6700    ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                             ; FF_X21_Y8_N38                                ; 19      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|custom_leds:custom_leds_0|avs_s0_readdata[3]~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X60_Y12_N0                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_button_pio:button_pio|always1~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y9_N42                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_dipsw_pio:dipsw_pio|always1~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X61_Y10_N33                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~2                                                                                                                                                                                                                                    ; LABCELL_X49_Y6_N0                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]~1                                                                                                                                                                                                                                    ; LABCELL_X49_Y6_N15                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~3                                                                                                                                                                                                                                     ; LABCELL_X49_Y6_N6                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~1                                                                                                                                                                                                                                        ; LABCELL_X46_Y6_N39                           ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                     ; MLABCELL_X47_Y6_N24                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~1                                                                                                                                                                                                                                    ; MLABCELL_X47_Y6_N45                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~3                                                                                                                                                                                                                                ; LABCELL_X49_Y6_N45                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~3                                                                                                                                                                                                                                    ; LABCELL_X49_Y6_N42                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                       ; LABCELL_X49_Y6_N12                           ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                  ; FF_X47_Y6_N2                                 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                  ; FF_X47_Y6_N29                                ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                             ; FF_X45_Y6_N26                                ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~1                                                                                                                                                                                                                        ; LABCELL_X43_Y6_N33                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[10]~1                                                                                                                                                                                                                                  ; MLABCELL_X50_Y7_N45                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                   ; MLABCELL_X50_Y7_N0                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y6_N9                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y5_N54                           ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y6_N6                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                           ; LABCELL_X48_Y6_N54                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                 ; FF_X7_Y5_N32                                 ; 19      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                               ; LABCELL_X7_Y5_N3                             ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                      ; MLABCELL_X8_Y4_N0                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                       ; LABCELL_X10_Y5_N3                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                ; LABCELL_X2_Y4_N15                            ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                ; LABCELL_X2_Y4_N27                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                     ; LABCELL_X4_Y5_N21                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                         ; FF_X6_Y5_N25                                 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~1                                                                                                                                  ; MLABCELL_X6_Y6_N45                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                     ; MLABCELL_X8_Y6_N27                           ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                      ; FF_X2_Y4_N40                                 ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                          ; LABCELL_X1_Y6_N33                            ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                          ; LABCELL_X2_Y5_N51                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                         ; LABCELL_X7_Y6_N18                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                            ; LABCELL_X2_Y4_N51                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                             ; LABCELL_X2_Y4_N33                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                          ; LABCELL_X7_Y4_N21                            ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                               ; LABCELL_X2_Y4_N12                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                              ; LABCELL_X2_Y5_N6                             ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                              ; MLABCELL_X8_Y4_N54                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                              ; LABCELL_X1_Y5_N36                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                  ; LABCELL_X7_Y4_N15                            ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                  ; LABCELL_X2_Y5_N27                            ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                               ; MLABCELL_X3_Y7_N39                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                                                                                    ; LABCELL_X1_Y5_N51                            ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                            ; LABCELL_X2_Y6_N6                             ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                                                                                            ; LABCELL_X2_Y6_N3                             ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                ; LABCELL_X2_Y4_N18                            ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~4                                                                                                                ; LABCELL_X2_Y4_N0                             ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                              ; LABCELL_X2_Y5_N45                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                   ; LABCELL_X1_Y5_N27                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                  ; FF_X10_Y5_N50                                ; 42      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y4_N6                            ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                               ; FF_X45_Y8_N20                                ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y4_N12                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y4_N9                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; FF_X53_Y5_N5                                 ; 203     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~1                                                                                                                                                                                                                                     ; MLABCELL_X14_Y14_N42                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]~2                                                                                                                                                                                                                                     ; MLABCELL_X14_Y14_N9                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29]~3                                                                                                                                                                                                                                     ; MLABCELL_X14_Y14_N12                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~0                                                                                                                                                                                                                                      ; MLABCELL_X14_Y14_N15                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                         ; LABCELL_X2_Y12_N3                            ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~1                                                                                                                                                                                                                                     ; MLABCELL_X14_Y14_N18                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~0                                                                                                                                                                                                                                      ; MLABCELL_X14_Y14_N21                         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~0                                                                                                                                                                                                                                 ; MLABCELL_X14_Y13_N18                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~2                                                                                                                                                                                                                                     ; LABCELL_X13_Y13_N45                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~1                                                                                                                                                                                                                                        ; LABCELL_X15_Y13_N45                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                   ; FF_X14_Y14_N29                               ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                   ; FF_X14_Y14_N53                               ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                   ; FF_X14_Y14_N32                               ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                              ; FF_X14_Y13_N26                               ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                         ; LABCELL_X17_Y12_N27                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                   ; LABCELL_X13_Y13_N30                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                   ; LABCELL_X18_Y17_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]~3                                                                                                                                                                                                                                   ; LABCELL_X17_Y12_N30                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                    ; LABCELL_X15_Y18_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                     ; LABCELL_X2_Y12_N42                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                  ; LABCELL_X1_Y10_N15                           ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y12_N18                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                            ; LABCELL_X13_Y13_N3                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                  ; FF_X10_Y3_N23                                ; 22      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                ; LABCELL_X10_Y3_N39                           ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                     ; LABCELL_X9_Y3_N45                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                       ; MLABCELL_X8_Y3_N36                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                        ; LABCELL_X1_Y12_N12                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                 ; MLABCELL_X3_Y2_N39                           ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                 ; MLABCELL_X3_Y2_N45                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                      ; LABCELL_X1_Y9_N54                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                          ; FF_X8_Y5_N59                                 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                   ; MLABCELL_X6_Y1_N21                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                      ; MLABCELL_X8_Y1_N57                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                       ; FF_X1_Y3_N7                                  ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                           ; LABCELL_X4_Y2_N27                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                           ; LABCELL_X7_Y2_N39                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~8                                                                                                                                          ; LABCELL_X13_Y2_N18                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                             ; MLABCELL_X3_Y2_N48                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                              ; MLABCELL_X3_Y2_N21                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                            ; LABCELL_X7_Y1_N27                            ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                ; LABCELL_X11_Y4_N54                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                               ; LABCELL_X7_Y1_N51                            ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                               ; LABCELL_X9_Y1_N39                            ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                   ; FF_X1_Y1_N5                                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                               ; LABCELL_X4_Y2_N18                            ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                   ; MLABCELL_X3_Y1_N30                           ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                   ; MLABCELL_X3_Y1_N33                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                ; LABCELL_X4_Y1_N57                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                          ; MLABCELL_X8_Y1_N39                           ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                            ; LABCELL_X13_Y1_N48                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]~0                                                                                                                             ; LABCELL_X9_Y2_N42                            ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                 ; MLABCELL_X8_Y1_N6                            ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                 ; LABCELL_X7_Y1_N54                            ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                               ; LABCELL_X7_Y2_N36                            ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                    ; MLABCELL_X8_Y1_N18                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                   ; FF_X8_Y1_N35                                 ; 45      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y3_N39                           ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; FF_X3_Y9_N29                                 ; 251     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                        ; HPSINTERFACEHPS2FPGA_X32_Y24_N111            ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                     ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X32_Y22_N111 ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111        ; 54      ; Async. clear               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X68_Y51_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y36_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y43_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X68_Y29_N7                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X68_Y57_N7                    ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X68_Y53_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X68_Y53_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X68_Y51_N4                    ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y45_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y45_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y43_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y43_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y43_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y43_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y43_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y46_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y45_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y44_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y43_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y38_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y38_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y36_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y36_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y36_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y36_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y36_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y39_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y38_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y37_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y36_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y31_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y31_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y29_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y29_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y29_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y29_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y29_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y32_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y31_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y30_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y29_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X68_Y24_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X68_Y24_N6                     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X68_Y22_N8                    ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X68_Y22_N4                    ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X68_Y22_N22                       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X68_Y22_N10                          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X68_Y22_N9                    ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X68_Y25_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X68_Y24_N61                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N27                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N10                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X68_Y23_N44                       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X68_Y22_N101                      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X64_Y18_N111                     ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X64_Y18_N111                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X54_Y18_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X39_Y18_N111                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X66_Y30_N111          ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X66_Y51_N111               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X59_Y18_N111              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                               ; LABCELL_X41_Y8_N30                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                         ; LABCELL_X2_Y8_N57                            ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                            ; LABCELL_X1_Y8_N18                            ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                            ; LABCELL_X2_Y8_N3                             ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y8_N18                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                        ; FF_X41_Y8_N41                                ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X58_Y8_N33                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                       ; LABCELL_X41_Y8_N33                           ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                         ; FF_X35_Y8_N17                                ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                       ; LABCELL_X36_Y8_N15                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; LABCELL_X41_Y8_N18                           ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y8_N48                           ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X28_Y26_N39                          ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X27_Y26_N51                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|always6~0                                                                                                                                                                                                                                               ; LABCELL_X27_Y25_N6                           ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; LABCELL_X23_Y25_N33                          ; 100     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; LABCELL_X23_Y26_N33                          ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                    ; LABCELL_X22_Y26_N21                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~0                                                                                                                                                                                                                                                 ; LABCELL_X28_Y26_N45                          ; 64      ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                ; LABCELL_X23_Y25_N6                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                    ; FF_X27_Y25_N53                               ; 125     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; LABCELL_X23_Y25_N12                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X49_Y10_N51                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X46_Y10_N30                          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_leds_0_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X59_Y13_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:custom_leds_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                ; LABCELL_X64_Y12_N12                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                  ; MLABCELL_X55_Y8_N42                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y8_N12                          ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                ; MLABCELL_X50_Y6_N33                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; MLABCELL_X50_Y6_N57                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X51_Y8_N48                           ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X51_Y8_N0                            ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                  ; LABCELL_X59_Y13_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; LABCELL_X59_Y14_N6                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X45_Y15_N36                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:synthesizer_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                ; MLABCELL_X60_Y15_N27                         ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; LABCELL_X54_Y6_N36                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; MLABCELL_X55_Y6_N48                          ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                     ; LABCELL_X54_Y9_N48                           ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                      ; LABCELL_X51_Y9_N9                            ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                          ; FF_X53_Y11_N44                               ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                  ; FF_X51_Y9_N14                                ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                  ; LABCELL_X56_Y12_N27                          ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                   ; LABCELL_X59_Y11_N48                          ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                       ; FF_X59_Y11_N38                               ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:custom_leds_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                               ; FF_X63_Y11_N2                                ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                      ; MLABCELL_X55_Y7_N12                          ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                       ; LABCELL_X58_Y7_N12                           ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                           ; FF_X54_Y11_N44                               ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                   ; FF_X56_Y7_N26                                ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                       ; LABCELL_X58_Y11_N27                          ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                        ; LABCELL_X58_Y8_N54                           ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; FF_X56_Y11_N8                                ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                    ; FF_X61_Y8_N8                                 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                      ; MLABCELL_X55_Y14_N54                         ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                 ; FF_X58_Y13_N35                               ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                 ; FF_X53_Y13_N17                               ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                       ; MLABCELL_X55_Y14_N51                         ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                           ; FF_X56_Y14_N26                               ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                   ; FF_X63_Y14_N26                               ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                         ; LABCELL_X49_Y15_N51                          ; 84      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                          ; MLABCELL_X47_Y15_N39                         ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                  ; LABCELL_X54_Y14_N6                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                   ; LABCELL_X56_Y15_N6                           ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                       ; FF_X54_Y15_N26                               ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:synthesizer_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                               ; FF_X55_Y15_N32                               ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; LABCELL_X53_Y7_N33                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; MLABCELL_X55_Y6_N18                          ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                               ; FF_X60_Y7_N2                                 ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                       ; FF_X56_Y6_N8                                 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                          ; LABCELL_X46_Y10_N51                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                 ; MLABCELL_X47_Y10_N48                         ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:custom_leds_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                       ; LABCELL_X59_Y13_N48                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:custom_leds_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                              ; LABCELL_X63_Y12_N48                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                           ; MLABCELL_X55_Y8_N9                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                  ; LABCELL_X54_Y8_N36                           ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                            ; LABCELL_X64_Y8_N33                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                   ; LABCELL_X64_Y8_N42                           ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                           ; LABCELL_X59_Y14_N54                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                  ; LABCELL_X59_Y14_N24                          ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_csr_agent|m0_read~1                                                                                                                                                                                                                                                         ; MLABCELL_X55_Y13_N39                         ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                              ; LABCELL_X46_Y15_N3                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                           ; LABCELL_X45_Y15_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:synthesizer_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                       ; LABCELL_X59_Y13_N54                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:synthesizer_0_s0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                              ; MLABCELL_X60_Y15_N0                          ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                               ; LABCELL_X54_Y6_N45                           ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                      ; LABCELL_X56_Y5_N18                           ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:synthesizer_0_s0_translator|av_write                                                                                                                                                                                                                                            ; LABCELL_X56_Y15_N54                          ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                                      ; LABCELL_X51_Y6_N36                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                   ; LABCELL_X51_Y6_N12                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                              ; MLABCELL_X55_Y12_N54                         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LABCELL_X53_Y12_N33                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                              ; LABCELL_X51_Y14_N30                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                      ; LABCELL_X53_Y14_N21                          ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; LABCELL_X53_Y14_N42                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|ShiftLeft0~0                                                                                                                                                                                                                           ; LABCELL_X54_Y14_N36                          ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_cmd_width_adapter|ShiftLeft0~4                                                                                                                                                                                                                           ; LABCELL_X45_Y14_N27                          ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter|address_reg~0                                                                                                                                                                                                                          ; LABCELL_X43_Y15_N27                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:msgdma_0_descriptor_slave_rsp_width_adapter|count~0                                                                                                                                                                                                                                ; LABCELL_X46_Y15_N45                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                            ; LABCELL_X53_Y7_N54                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X53_Y7_N12                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                            ; MLABCELL_X55_Y7_N57                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                ; MLABCELL_X55_Y7_N0                           ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[2]~1                                                                                                                                                                                                            ; LABCELL_X54_Y9_N6                            ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                                ; LABCELL_X54_Y9_N30                           ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                ; LABCELL_X58_Y11_N54                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; LABCELL_X58_Y11_N18                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                        ; MLABCELL_X55_Y14_N30                         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                            ; MLABCELL_X55_Y14_N24                         ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                        ; LABCELL_X49_Y15_N18                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                        ; LABCELL_X54_Y14_N42                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X54_Y14_N24                          ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                        ; LABCELL_X58_Y13_N24                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                            ; LABCELL_X58_Y13_N9                           ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                             ; MLABCELL_X32_Y11_N21                         ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                             ; MLABCELL_X32_Y11_N30                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                             ; MLABCELL_X32_Y11_N33                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                             ; MLABCELL_X32_Y11_N18                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                             ; MLABCELL_X32_Y11_N9                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                             ; MLABCELL_X32_Y11_N51                         ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                             ; LABCELL_X35_Y10_N33                          ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; FF_X32_Y11_N17                               ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                         ; MLABCELL_X32_Y11_N57                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                           ; FF_X32_Y11_N29                               ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                           ; FF_X32_Y11_N26                               ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                           ; FF_X32_Y11_N14                               ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                           ; FF_X32_Y11_N8                                ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                           ; FF_X32_Y11_N44                               ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                            ; MLABCELL_X19_Y20_N36                         ; 150     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                            ; LABCELL_X22_Y19_N42                          ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                            ; MLABCELL_X19_Y20_N9                          ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                            ; MLABCELL_X19_Y20_N6                          ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                            ; LABCELL_X28_Y15_N30                          ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                            ; LABCELL_X22_Y21_N27                          ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                            ; LABCELL_X22_Y21_N45                          ; 146     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; FF_X19_Y20_N59                               ; 153     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                        ; MLABCELL_X19_Y20_N27                         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                          ; FF_X19_Y20_N56                               ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                                          ; FF_X19_Y20_N17                               ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                          ; FF_X19_Y20_N14                               ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                          ; FF_X19_Y20_N5                                ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                          ; FF_X19_Y20_N2                                ; 149     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|internal_valid~0                                                                                                                                                                                                                                  ; LABCELL_X28_Y13_N54                          ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                       ; LABCELL_X15_Y13_N39                          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|Mux4~0                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y13_N27                          ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|Mux4~1                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y13_N33                          ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[1]                                                                                                                                                                                                                                                                ; FF_X45_Y13_N32                               ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[23]~9                                                                                                                                                                                                                                                             ; LABCELL_X45_Y13_N6                           ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[24]~10                                                                                                                                                                                                                                                            ; LABCELL_X45_Y13_N18                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[2]~1                                                                                                                                                                                                                                                              ; LABCELL_X45_Y13_N51                          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[9]~8                                                                                                                                                                                                                                                              ; LABCELL_X45_Y13_N54                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[16]~0                                                                                                                                                                                                                                                         ; LABCELL_X45_Y13_N3                           ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|sw_reset                                                                                                                                                                                                                                                                  ; FF_X42_Y13_N59                               ; 42      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[0]~0                                                                                                                                                                                         ; LABCELL_X41_Y12_N36                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[5]~0                                                                                                                                                                                          ; LABCELL_X41_Y12_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[0]~0                                                                                                                                                                                         ; MLABCELL_X42_Y13_N54                         ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|issue_write_descriptor                                                                                                                                                                                                                                  ; LABCELL_X43_Y13_N36                          ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_en~0                                                                                                                                                                                                                                              ; MLABCELL_X47_Y15_N27                         ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|fifo_write                                                                                                                                                                                                                                                                                      ; LABCELL_X11_Y18_N48                          ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[10]~1                                                                                                                                                                                                                                                                            ; LABCELL_X43_Y13_N3                           ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[10]~2                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y14_N51                          ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_sync_reset~0                                                                                                                                                                                                                                                                             ; MLABCELL_X37_Y14_N15                         ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|reset_taken                                                                                                                                                                                                                                                                                     ; FF_X42_Y15_N53                               ; 60      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|cntr_bi7:usedw_counter|_~0                                                                                                                                                                                         ; LABCELL_X11_Y15_N57                          ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|cntr_uhb:rd_ptr_msb|_~0                                                                                                                                                                                            ; LABCELL_X13_Y15_N36                          ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|cntr_vhb:wr_ptr|_~0                                                                                                                                                                                                ; MLABCELL_X14_Y16_N54                         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|pulse_ram_output~2                                                                                                                                                                                                 ; LABCELL_X31_Y15_N0                           ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                       ; LABCELL_X13_Y15_N21                          ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y0_N1                    ; 8809    ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|aso_ss0_data[23]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y19_N3                           ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|Equal22~7                                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y14_N54                          ; 91      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[0][2]~1                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y12_N9                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[1][6]~3                                                                                                                                                                                                                                                                                           ; LABCELL_X10_Y12_N54                          ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[2][6]~6                                                                                                                                                                                                                                                                                           ; MLABCELL_X6_Y12_N39                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[3][1]~9                                                                                                                                                                                                                                                                                           ; MLABCELL_X8_Y13_N36                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[4][1]~12                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y13_N48                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[5][0]~14                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y13_N33                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[6][3]~16                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y13_N42                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[7][6]~19                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y13_N0                           ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[8][0]~22                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y13_N3                            ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|midi_vals[9][2]~29                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y13_N18                          ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~10                                                                                                                                                                                                                                                                                 ; LABCELL_X4_Y12_N48                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~11                                                                                                                                                                                                                                                                                 ; LABCELL_X4_Y12_N12                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~12                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y11_N39                          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~2                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y12_N27                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~4                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y12_N51                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~5                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y12_N18                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~6                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y12_N3                            ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~7                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y12_N21                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~8                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y12_N54                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Decoder0~9                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y12_N57                           ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Equal0~2                                                                                                                                                                                                                                                                                    ; LABCELL_X4_Y12_N42                           ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|phase_bank_p:pb|Equal1~7                                                                                                                                                                                                                                                                                    ; LABCELL_X4_Y12_N45                           ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~1                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y9_N51                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~10                                                                                                                                                                                                                                                                             ; LABCELL_X21_Y9_N21                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~11                                                                                                                                                                                                                                                                             ; LABCELL_X21_Y9_N18                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~2                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y9_N12                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~3                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y9_N15                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~4                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y9_N30                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~5                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y9_N33                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~6                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y9_N36                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~7                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y9_N39                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Decoder0~8                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y9_N54                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Equal0~6                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y4_N57                          ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Equal2~7                                                                                                                                                                                                                                                                                ; MLABCELL_X37_Y2_N36                          ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|always0~0                                                                                                                                                                                                                                                                               ; LABCELL_X15_Y11_N57                          ; 73      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|o_sine[5]~0                                                                                                                                                                                                                                                                             ; LABCELL_X15_Y11_N54                          ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|o_sine[5]~1                                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y11_N57                         ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|o_valid~0                                                                                                                                                                                                                                                                               ; MLABCELL_X14_Y11_N27                         ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_cur_index_2[0]~0                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y4_N18                          ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[0][15]~4                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y8_N48                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[1][15]~5                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y4_N30                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[2][15]~6                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y8_N54                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[3][15]~7                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y8_N27                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[4][15]~8                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y8_N57                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[5][15]~9                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y4_N33                          ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[6][15]~10                                                                                                                                                                                                                                                                  ; MLABCELL_X19_Y8_N24                          ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[7][15]~11                                                                                                                                                                                                                                                                  ; MLABCELL_X19_Y8_N6                           ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_lut_sine_1[8][15]~2                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y4_N42                          ; 58      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_mult_1a[15]~0                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y4_N15                          ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_negate_1[1][5]~3                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y4_N24                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|r_negate_1[1][9]~2                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y4_N48                          ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~10                                                                                                                                                                                                                                                                          ; LABCELL_X28_Y7_N45                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~11                                                                                                                                                                                                                                                                          ; LABCELL_X28_Y7_N54                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~12                                                                                                                                                                                                                                                                          ; LABCELL_X28_Y7_N42                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~14                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y6_N57                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~15                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y6_N54                           ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~2                                                                                                                                                                                                                                                                           ; LABCELL_X28_Y7_N57                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~3                                                                                                                                                                                                                                                                           ; LABCELL_X28_Y7_N36                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~5                                                                                                                                                                                                                                                                           ; LABCELL_X28_Y7_N21                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~6                                                                                                                                                                                                                                                                           ; LABCELL_X28_Y7_N18                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Decoder0~8                                                                                                                                                                                                                                                                           ; LABCELL_X28_Y7_N51                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Equal0~6                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y4_N18                           ; 76      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Equal2~7                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y7_N45                           ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y11_N24                          ; 75      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|o_sawtooth[13]~0                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y9_N30                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|o_sawtooth[13]~1                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y5_N48                           ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|o_valid~0                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y9_N42                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_cur_index_2[0]~0                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y5_N42                           ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[0][15]~8                                                                                                                                                                                                                                                            ; LABCELL_X30_Y4_N48                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[1][15]~9                                                                                                                                                                                                                                                            ; LABCELL_X30_Y4_N57                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[2][15]~6                                                                                                                                                                                                                                                            ; LABCELL_X30_Y4_N51                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[3][15]~7                                                                                                                                                                                                                                                            ; LABCELL_X30_Y4_N54                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[4][15]~4                                                                                                                                                                                                                                                            ; LABCELL_X30_Y4_N12                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[5][15]~5                                                                                                                                                                                                                                                            ; LABCELL_X30_Y4_N42                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[6][15]~2                                                                                                                                                                                                                                                            ; LABCELL_X30_Y4_N15                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_lut_sawtooth_1[7][15]~3                                                                                                                                                                                                                                                            ; LABCELL_X30_Y4_N45                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_mult_1a[15]~0                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y5_N51                           ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_negate_1[1][0]~8                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y4_N0                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_negate_1[1][1]~9                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y4_N30                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_negate_1[1][2]~6                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y4_N39                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_negate_1[1][3]~7                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y4_N21                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_negate_1[1][4]~4                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y4_N36                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_negate_1[1][5]~5                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y4_N18                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_negate_1[1][6]~2                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y4_N3                            ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_negate_1[1][7]~3                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y4_N33                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_negate_1[1][9]~0                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y5_N39                           ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|r_phase_frac[1][8][0]~1                                                                                                                                                                                                                                                              ; LABCELL_X31_Y5_N6                            ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|square_wave:square|o_square[23]~2                                                                                                                                                                                                                                                                           ; LABCELL_X11_Y13_N45                          ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|Equal0~1                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y29_N45                          ; 189     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|Equal1~8                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y37_N45                          ; 135     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|Equal2~0                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y42_N57                         ; 88      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|Equal3~3                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y37_N39                          ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[0][39]~9                                                                                                                                                                                                                                                              ; MLABCELL_X14_Y38_N0                          ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[1][39]~12                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y38_N3                          ; 81      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[2][39]~18                                                                                                                                                                                                                                                             ; LABCELL_X17_Y37_N12                          ; 89      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[3][39]~20                                                                                                                                                                                                                                                             ; LABCELL_X17_Y37_N15                          ; 84      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[4][39]~23                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y38_N36                         ; 85      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[5][39]~25                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y38_N39                         ; 85      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[6][39]~27                                                                                                                                                                                                                                                             ; LABCELL_X17_Y37_N30                          ; 85      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[7][39]~29                                                                                                                                                                                                                                                             ; LABCELL_X17_Y37_N33                          ; 80      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][11]~30                                                                                                                                                                                                                                                             ; LABCELL_X15_Y35_N9                           ; 90      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[8][39]~31                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y38_N48                         ; 90      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq[9][39]~32                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y38_N18                         ; 87      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq~11                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y38_N27                         ; 81      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq~13                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y38_N57                         ; 89      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq~19                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y38_N15                         ; 84      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq~22                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y38_N33                         ; 85      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq~24                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y38_N9                          ; 85      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq~26                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y38_N54                         ; 85      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq~28                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y38_N12                         ; 80      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic1eq~8                                                                                                                                                                                                                                                                     ; MLABCELL_X14_Y38_N30                         ; 82      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|ic2eq[9][9]~0                                                                                                                                                                                                                                                               ; LABCELL_X17_Y41_N48                          ; 87      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|o_filtered[23]~4                                                                                                                                                                                                                                                            ; LABCELL_X11_Y11_N12                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|o_valid                                                                                                                                                                                                                                                                     ; FF_X18_Y31_N5                                ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[0][38]~33                                                                                                                                                                                                                                                                ; LABCELL_X18_Y36_N27                          ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[1][38]~36                                                                                                                                                                                                                                                                ; LABCELL_X18_Y36_N45                          ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[2][38]~39                                                                                                                                                                                                                                                                ; LABCELL_X17_Y37_N24                          ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[3][38]~42                                                                                                                                                                                                                                                                ; LABCELL_X17_Y37_N6                           ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[4][38]~15                                                                                                                                                                                                                                                                ; LABCELL_X18_Y36_N24                          ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[5][38]~18                                                                                                                                                                                                                                                                ; LABCELL_X18_Y36_N42                          ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[6][38]~25                                                                                                                                                                                                                                                                ; LABCELL_X17_Y37_N36                          ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[7][38]~28                                                                                                                                                                                                                                                                ; LABCELL_X17_Y37_N42                          ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1[8][38]~48                                                                                                                                                                                                                                                                ; LABCELL_X18_Y36_N30                          ; 79      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~16                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y36_N9                           ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~19                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y36_N48                          ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~26                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y36_N36                          ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~30                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y36_N36                          ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~34                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y36_N39                          ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~37                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y36_N6                           ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~40                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y36_N51                          ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~44                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y36_N18                          ; 83      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~46                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y36_N21                          ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v1~8                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y36_N6                           ; 79      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v2[9][38]~0                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y36_N12                          ; 83      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v_idx[3]                                                                                                                                                                                                                                                                    ; FF_X27_Y37_N11                               ; 88      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~1                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y7_N3                            ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~10                                                                                                                                                                                                                                                                          ; LABCELL_X41_Y2_N21                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~11                                                                                                                                                                                                                                                                          ; LABCELL_X41_Y2_N18                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~2                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y7_N30                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~3                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y7_N33                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~4                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y7_N36                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~5                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y7_N39                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~6                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y7_N18                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~7                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y7_N21                           ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Decoder0~8                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y7_N0                            ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Equal0~6                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y7_N51                           ; 77      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Equal2~7                                                                                                                                                                                                                                                                             ; LABCELL_X41_Y2_N39                           ; 48      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y9_N57                           ; 89      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|o_triangle[22]~0                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y9_N33                           ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|o_triangle[22]~1                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y6_N42                           ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|o_valid~0                                                                                                                                                                                                                                                                            ; LABCELL_X30_Y9_N51                           ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_cur_index_2[0]~9                                                                                                                                                                                                                                                                   ; LABCELL_X41_Y6_N24                           ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[0][15]~4                                                                                                                                                                                                                                                            ; LABCELL_X40_Y5_N33                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[1][15]~5                                                                                                                                                                                                                                                            ; LABCELL_X41_Y6_N54                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[2][15]~6                                                                                                                                                                                                                                                            ; LABCELL_X40_Y5_N15                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[3][15]~7                                                                                                                                                                                                                                                            ; LABCELL_X40_Y5_N6                            ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[4][15]~8                                                                                                                                                                                                                                                            ; LABCELL_X40_Y5_N24                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[5][15]~9                                                                                                                                                                                                                                                            ; LABCELL_X41_Y6_N57                           ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[6][15]~10                                                                                                                                                                                                                                                           ; LABCELL_X40_Y5_N9                            ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[7][15]~11                                                                                                                                                                                                                                                           ; LABCELL_X41_Y6_N48                           ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_lut_triangle_1[8][15]~2                                                                                                                                                                                                                                                            ; LABCELL_X41_Y6_N18                           ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_mult_1a[15]~0                                                                                                                                                                                                                                                                      ; LABCELL_X41_Y6_N36                           ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_negate_1[1][5]~3                                                                                                                                                                                                                                                                   ; LABCELL_X41_Y6_N30                           ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|r_negate_1[1][9]~2                                                                                                                                                                                                                                                                   ; LABCELL_X41_Y6_N0                            ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|waveform~14                                                                                                                                                                                                                                                                                                 ; LABCELL_X21_Y12_N57                          ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|clk_en                                                                                                                                                                                                                                                                                                                        ; FF_X10_Y21_N11                               ; 340     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                      ; LABCELL_X11_Y20_N30                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                      ; LABCELL_X15_Y23_N42                          ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixer:mix|r_mixed[18]~13                                                                                                                                                                                                                                                                                                      ; LABCELL_X10_Y21_N6                           ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|mixer:mix|r_overflow[7]~5                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y22_N6                           ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|r_dac_in[0]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y19_N9                           ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|r_oneshot_data[15]                                                                                                                                                                                                                                                                                                            ; FF_X8_Y13_N53                                ; 90      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|r_wr_req~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y23_N51                          ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|slow_clk_en:clk_96_en|Equal0~2                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y21_N48                          ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                       ; PIN_V11                               ; 88      ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                    ; FF_X21_Y8_N38                         ; 6700    ; Global Clock         ; GCLK8            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 54      ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i|outclk_wire[0]                  ; PLLOUTPUTCOUNTER_X0_Y0_N1             ; 8809    ; Global Clock         ; GCLK1            ; --                        ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1421    ;
; altera_internal_jtag~TCKUTAP                                                                                                                ; 646     ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|v_idx[0]                                    ; 519     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X12_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X5_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X5_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                            ; M10K_X39_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_d9j1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 128          ; 256          ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 256                         ; 46                          ; 256                         ; 46                          ; 11776               ; 2           ; 0     ; None                            ; M10K_X39_Y13_N0, M10K_X39_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; soc_system:u0|soc_system_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_hd71:auto_generated|a_dpfifo_4571:dpfifo|altsyncram_dqn1:FIFOram|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 44           ; 2048         ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 90112  ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 7           ; 0     ; None                            ; M10K_X20_Y17_N0, M10K_X20_Y18_N0, M10K_X12_Y19_N0, M10K_X20_Y19_N0, M10K_X12_Y18_N0, M10K_X12_Y17_N0, M10K_X12_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 8192         ; 64           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 8192                        ; 64                          ; --                          ; --                          ; 524288              ; 64          ; 0     ; soc_system_onchip_memory2_0.hex ; M10K_X29_Y11_N0, M10K_X20_Y9_N0, M10K_X29_Y26_N0, M10K_X20_Y27_N0, M10K_X29_Y9_N0, M10K_X29_Y19_N0, M10K_X20_Y28_N0, M10K_X29_Y25_N0, M10K_X12_Y28_N0, M10K_X12_Y27_N0, M10K_X12_Y24_N0, M10K_X12_Y20_N0, M10K_X20_Y12_N0, M10K_X20_Y29_N0, M10K_X12_Y14_N0, M10K_X20_Y15_N0, M10K_X29_Y27_N0, M10K_X29_Y17_N0, M10K_X12_Y30_N0, M10K_X12_Y23_N0, M10K_X29_Y10_N0, M10K_X29_Y20_N0, M10K_X29_Y22_N0, M10K_X12_Y25_N0, M10K_X12_Y13_N0, M10K_X29_Y15_N0, M10K_X29_Y28_N0, M10K_X12_Y26_N0, M10K_X20_Y21_N0, M10K_X12_Y22_N0, M10K_X20_Y10_N0, M10K_X20_Y20_N0, M10K_X29_Y8_N0, M10K_X20_Y11_N0, M10K_X29_Y30_N0, M10K_X20_Y30_N0, M10K_X39_Y10_N0, M10K_X29_Y29_N0, M10K_X29_Y18_N0, M10K_X20_Y26_N0, M10K_X29_Y24_N0, M10K_X39_Y15_N0, M10K_X29_Y12_N0, M10K_X39_Y11_N0, M10K_X29_Y23_N0, M10K_X20_Y14_N0, M10K_X39_Y16_N0, M10K_X20_Y23_N0, M10K_X29_Y21_N0, M10K_X20_Y22_N0, M10K_X29_Y16_N0, M10K_X29_Y14_N0, M10K_X20_Y16_N0, M10K_X29_Y13_N0, M10K_X20_Y24_N0, M10K_X20_Y13_N0, M10K_X12_Y29_N0, M10K_X12_Y15_N0, M10K_X39_Y12_N0, M10K_X20_Y25_N0, M10K_X44_Y16_N0, M10K_X44_Y13_N0, M10K_X44_Y14_N0, M10K_X44_Y15_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|fifo:mixed_samples_fifo|dcfifo:dcfifo_component|dcfifo_kfl1:auto_generated|altsyncram_va81:fifo_ram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 24           ; 16           ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 384    ; 16                          ; 24                          ; 16                          ; 24                          ; 384                 ; 1           ; 0     ; None                            ; M10K_X12_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Fitter DSP Block Usage Summary                         ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 4           ;
; Sum of two 18x18                         ; 3           ;
; Independent 27x27                        ; 12          ;
; Total number of DSP blocks               ; 19          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 7           ;
; Fixed Point Unsigned Multiplier          ; 4           ;
; Fixed Point Mixed Sign Multiplier        ; 11          ;
; Fixed Point Dedicated Output Adder Chain ; 4           ;
+------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                      ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac ; Independent 27x27     ; DSP_X16_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400        ; Two Independent 18x18 ; DSP_X16_Y31_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac ; Independent 27x27     ; DSP_X24_Y43_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~400        ; Two Independent 18x18 ; DSP_X24_Y41_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745        ; Independent 27x27     ; DSP_X24_Y33_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~745        ; Independent 27x27     ; DSP_X16_Y43_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult2|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090       ; Independent 27x27     ; DSP_X16_Y35_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult3|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1090       ; Independent 27x27     ; DSP_X24_Y45_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|quarter_sine_p:sine|Add1~8                                                                                                ; Sum of two 18x18      ; DSP_X16_Y7_N0  ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|triangle_wave:triangle|Add1~8                                                                                             ; Sum of two 18x18      ; DSP_X52_Y3_N0  ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|sawtooth_wave:sawtooth|Add1~8                                                                                             ; Sum of two 18x18      ; DSP_X34_Y5_N0  ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~164        ; Independent 27x27     ; DSP_X16_Y37_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac ; Independent 27x27     ; DSP_X24_Y37_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809        ; Two Independent 18x18 ; DSP_X24_Y35_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~mult_hlmac ; Independent 27x27     ; DSP_X16_Y27_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; yes                          ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~464        ; Independent 27x27     ; DSP_X24_Y29_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult1|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150       ; Independent 27x27     ; DSP_X24_Y39_N0 ; Mixed               ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~809        ; Two Independent 18x18 ; DSP_X16_Y25_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|synthesizer_top_p:synthesizer_0|bank_manager_p:bm|state_variable_filter_iir_p:SVF|lpm_multiplier:mult0|lpm_mult:lpm_mult_component|mult_41n:auto_generated|Mult0~1150       ; Independent 27x27     ; DSP_X16_Y29_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 27,558 / 130,276 ( 21 % ) ;
; C12 interconnects                           ; 496 / 6,848 ( 7 % )       ;
; C2 interconnects                            ; 8,605 / 51,436 ( 17 % )   ;
; C4 interconnects                            ; 5,757 / 25,120 ( 23 % )   ;
; DQS bus muxes                               ; 4 / 19 ( 21 % )           ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 19 ( 21 % )           ;
; Direct links                                ; 2,858 / 130,276 ( 2 % )   ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 3 / 7 ( 43 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 210 / 287 ( 73 % )        ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 133 / 154 ( 86 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 322 / 852 ( 38 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 1 / 408 ( < 1 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 120 / 156 ( 77 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 152 / 282 ( 54 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 4 / 64 ( 6 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 6 / 28 ( 21 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )            ;
; Local interconnects                         ; 5,076 / 31,760 ( 16 % )   ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )            ;
; R14 interconnects                           ; 652 / 6,046 ( 11 % )      ;
; R14/C12 interconnect drivers                ; 969 / 8,584 ( 11 % )      ;
; R3 interconnects                            ; 11,187 / 56,712 ( 20 % )  ;
; R6 interconnects                            ; 17,184 / 131,000 ( 13 % ) ;
; Spine clocks                                ; 19 / 150 ( 13 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )         ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 158          ; 158          ; 0            ; 32           ; 234       ; 158          ; 0            ; 0            ; 0            ; 0            ; 92           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 234       ; 234       ; 148          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 234          ; 76           ; 76           ; 234          ; 202          ; 0         ; 76           ; 234          ; 234          ; 234          ; 234          ; 142          ; 188          ; 163          ; 234          ; 234          ; 234          ; 234          ; 188          ; 209          ; 234          ; 234          ; 234          ; 188          ; 209          ; 0         ; 0         ; 86           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDC        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_EN      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_CLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_MOSI       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_STP         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_CONVST          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_SCK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_SDI             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_SDO             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_CLK2_50        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_CLK3_50        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LED[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[6]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_CONV_USB_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDIO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C0_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C0_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_KEY             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LED             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LTC_GPIO        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_SS         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[2]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[3]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[4]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[5]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[6]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[7]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[8]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[9]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[10]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[11]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[12]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[13]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[14]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_IO[15]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ARDUINO_RESET_N     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_0[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[34]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; GPIO_1[35]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DV      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_SPIM_MISO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_CLKOUT      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_DIR         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_NXT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; FPGA_CLK1_50        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 695.4             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 25.6              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 2.042             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                             ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                         ; 1.856             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                             ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                         ; 1.846             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                             ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                         ; 1.834             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                      ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                                                         ; 1.816             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                   ; 1.658             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                   ; 1.652             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.622             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                                                                                                                   ; 1.607             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.599             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.530             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.522             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                           ; 1.508             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                           ; 1.474             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.471             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]         ; 1.469             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                           ; 1.463             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.435             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.418             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.418             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.418             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.418             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.418             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.418             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.418             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.408             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                        ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.406             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                                 ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                         ; 1.376             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.372             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.344             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.319             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.317             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.293             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.283             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                   ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.269             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.254             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.250             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.248             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                                                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.245             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.243             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                                                                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.236             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.227             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.219             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                                                                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.206             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; 1.176             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                             ; 1.174             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.156             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                                                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.145             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.139             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                                                                   ; 1.134             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                             ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                         ; 1.129             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                              ; 1.116             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.116             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.111             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.106             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                   ; 1.088             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.087             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                                         ; 1.085             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.085             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                                  ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                          ; 1.080             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.076             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                       ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                                                                   ; 1.073             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; 1.064             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 1.056             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; 1.051             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.051             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                                                               ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                 ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; 1.047             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; 1.039             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                         ; 1.037             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                   ; 1.037             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.031             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                   ; 1.022             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                         ; 1.021             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3] ; 1.016             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                                                              ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                             ; 1.012             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 1.011             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                    ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                   ; 1.009             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                               ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                                            ; 1.009             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                   ; 1.009             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                           ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                   ; 1.009             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                           ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                   ; 1.009             ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                              ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                   ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                   ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                ; 1.008             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                       ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                                                           ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]               ; 1.005             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]               ; 0.999             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                                                                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 0.993             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]               ; 0.990             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]               ; 0.990             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                            ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                                                                    ; 0.990             ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                           ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                       ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; 0.989             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                                                           ; 0.988             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]               ; 0.988             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                               ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                         ; 0.987             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]               ; 0.986             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "soc_system"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 230 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 81
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 54 fanout uses global clock CLKCTRL_G15
    Info (11162): soc_system:u0|soc_system_pll_100M:pll_100m|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 8949 fanout uses global clock CLKCTRL_G1
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 6658 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 84 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_kfl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_vu8:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_uu8:dffpipe10|dffe11a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(25): *fpga_interfaces|f2sdram~FF_3798 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(25): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 25
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3798}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 25
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces|f2sdram~FF_3799 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 26
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3799}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 26
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces|f2sdram~FF_3800 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 27
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3800}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 27
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(28): *fpga_interfaces|f2sdram~FF_3802 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 28
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(28): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 28
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3802}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 28
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces|f2sdram~FF_3803 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 29
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3803}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 29
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 30
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(31): *fpga_interfaces|f2sdram~FF_3806 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(31): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 31
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3806}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 31
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces|f2sdram~FF_3808 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 32
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3808}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces|f2sdram~FF_3809 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 33
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3809}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 33
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(34): *fpga_interfaces|f2sdram~FF_3811 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 34
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 34
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3811}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces|f2sdram~FF_3812 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 35
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3812}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 35
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces|f2sdram~FF_3813 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 36
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 36
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3813}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces|f2sdram~FF_4494 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 51
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4494}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 51
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces|f2sdram~FF_4495 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 52
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4495}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces|f2sdram~FF_4496 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 53
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4496}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 53
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces|f2sdram~FF_4497 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 54
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 54
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4497}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces|f2sdram~FF_4503 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 60
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 60
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4503}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces|f2sdram~FF_4504 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 61
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4504}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 61
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces|f2sdram~FF_4505 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 62
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 62
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4505}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces|f2sdram~FF_4506 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 63
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4506}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 63
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces|f2sdram~FF_3408 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 73
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3408}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 73
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces|f2sdram~FF_3409 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 74
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 74
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3409}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 74
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 75
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 75
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Warning (332060): Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|fpga2hps~FF_353 is being clocked by FPGA_CLK1_50
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|pll_100m|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 24 registers into blocks of type Block RAM
    Extra Info (176218): Packed 446 registers into blocks of type DSP block
    Extra Info (176220): Created 298 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:31
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:28
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:19
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 16% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:26
Info (11888): Total time spent on timing analysis during the Fitter is 14.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:50
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 90 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[0] has a permanently enabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 106
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 46
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 47
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 61
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 62
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 77
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 77
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 77
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 77
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 76
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 76
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 76
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 76
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /mnt/games/Projects/De0Nano/atlas_linux_ghrd/ghrd.v Line: 75
Info (144001): Generated suppressed messages file /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 186 warnings
    Info: Peak virtual memory: 3268 megabytes
    Info: Processing ended: Fri Jul 31 17:47:54 2020
    Info: Elapsed time: 00:03:40
    Info: Total CPU time (on all processors): 00:07:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /mnt/games/Projects/De0Nano/atlas_linux_ghrd/soc_system.fit.smsg.


