INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/task4_adder_beh.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task4_adder_beh
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/task4_adder_struct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task4_adder_struct
INFO: [VRFC 10-163] Analyzing VHDL file "D:/7sem/lab2/lab2.srcs/sources_1/new/task4_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task4_test
