
\begin{tabular}{|lccccccccc|}
\hline
\multicolumn{10}{|c|}{Hardware metrics}\\
            &   \multicolumn{3}{c}{FPGA resources (LUTs/FFs)}   &   \multicolumn{3}{c}{Clock cycles p/operation (min/max)}  &   \multicolumn{3}{c|}{Maximum frequency (MHz)}\\
            &   SW-only     &   Unified     &       Diff.       &   SW-only     &      Unified      &       Diff.           &   SW-only     &   Unified     &      Diff.   \\
Scheduler   &0000/0000&0000/0000&00.00/00.00&0000/0000&0000/0000&00.00/00.00&000.000&000.000&00.00\\
ADPCM       &0000/0000&0000/0000&00.00/00.00&0000/0000&0000/0000&00.00/00.00&000.000&000.000&00.00\\
DTMF        &0000/0000&0000/0000&00.00/00.00&0000/0000&0000/0000&00.00/00.00&000.000&000.000&00.00\\
\hline
\multicolumn{10}{|c|}{Software Metrics}\\
           &&&                  &   \multicolumn{3}{c}{Memory footprint (code/data) in bytes}   & \multicolumn{3}{c}{Operation exec. time (min/max/avg) in $\mu$s} \\
           &&&                  &   SW-only     &       Unified         &       Diff.           & SW-only       &Unified      &     Diff. \\
\multicolumn{4}{c}{Sch}&0000/0000&0000/0000&00.00/00.00&0000/0000&0000/0000&00.00/00.00\\
ADPCM     &&&&0000/0000&0000/0000&00.00/00.00&0000/0000&0000/0000&00.00/00.00\\
DTMF      &&&&0000/0000&0000/0000&00.00/00.00&0000/0000&0000/0000&00.00/00.00\\
\hline

\end{tabular}



