In archive libpi.a:

my-uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clear_txrx>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f4014 	ldr	r4, [pc, #20]	; 20 <clear_txrx+0x20>
   8:	e1a00004 	mov	r0, r4
   c:	ebfffffe 	bl	0 <get32>
  10:	e3c01003 	bic	r1, r0, #3
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8010 	pop	{r4, pc}
  20:	20215060 	eorcs	r5, r1, r0, rrx

00000024 <set_baudrate>:
  24:	e92d4008 	push	{r3, lr}
  28:	e59f0008 	ldr	r0, [pc, #8]	; 38 <set_baudrate+0x14>
  2c:	e59f1008 	ldr	r1, [pc, #8]	; 3c <set_baudrate+0x18>
  30:	ebfffffe 	bl	0 <put32>
  34:	e8bd8008 	pop	{r3, pc}
  38:	20215068 	eorcs	r5, r1, r8, rrx
  3c:	0000010e 	andeq	r0, r0, lr, lsl #2

00000040 <set_bitmode>:
  40:	e92d4010 	push	{r4, lr}
  44:	e59f4014 	ldr	r4, [pc, #20]	; 60 <set_bitmode+0x20>
  48:	e1a00004 	mov	r0, r4
  4c:	ebfffffe 	bl	0 <get32>
  50:	e3801003 	orr	r1, r0, #3
  54:	e1a00004 	mov	r0, r4
  58:	ebfffffe 	bl	0 <put32>
  5c:	e8bd8010 	pop	{r4, pc}
  60:	2021504c 	eorcs	r5, r1, ip, asr #32

00000064 <clear_fifo_queues>:
  64:	e92d4010 	push	{r4, lr}
  68:	e59f4014 	ldr	r4, [pc, #20]	; 84 <clear_fifo_queues+0x20>
  6c:	e1a00004 	mov	r0, r4
  70:	ebfffffe 	bl	0 <get32>
  74:	e3801006 	orr	r1, r0, #6
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e8bd8010 	pop	{r4, pc}
  84:	20215048 	eorcs	r5, r1, r8, asr #32

00000088 <set_txrx>:
  88:	e92d4010 	push	{r4, lr}
  8c:	e59f4014 	ldr	r4, [pc, #20]	; a8 <set_txrx+0x20>
  90:	e1a00004 	mov	r0, r4
  94:	ebfffffe 	bl	0 <get32>
  98:	e3801003 	orr	r1, r0, #3
  9c:	e1a00004 	mov	r0, r4
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e8bd8010 	pop	{r4, pc}
  a8:	20215060 	eorcs	r5, r1, r0, rrx

000000ac <init_gpio>:
  ac:	e92d4008 	push	{r3, lr}
  b0:	e3a0000e 	mov	r0, #14
  b4:	e3a01002 	mov	r1, #2
  b8:	ebfffffe 	bl	0 <gpio_set_function>
  bc:	e3a0000f 	mov	r0, #15
  c0:	e3a01002 	mov	r1, #2
  c4:	ebfffffe 	bl	0 <gpio_set_function>
  c8:	e8bd8008 	pop	{r3, pc}

000000cc <dev_barrier>:
  cc:	e92d4008 	push	{r3, lr}
  d0:	ebfffffe 	bl	0 <dmb>
  d4:	ebfffffe 	bl	0 <dsb>
  d8:	e8bd8008 	pop	{r3, pc}

000000dc <uart_init>:
  dc:	e92d4010 	push	{r4, lr}
  e0:	ebfffff9 	bl	cc <dev_barrier>
  e4:	ebfffff0 	bl	ac <init_gpio>
  e8:	ebfffff7 	bl	cc <dev_barrier>
  ec:	e59f4030 	ldr	r4, [pc, #48]	; 124 <uart_init+0x48>
  f0:	e1a00004 	mov	r0, r4
  f4:	ebfffffe 	bl	0 <get32>
  f8:	e3801001 	orr	r1, r0, #1
  fc:	e1a00004 	mov	r0, r4
 100:	ebfffffe 	bl	0 <put32>
 104:	ebfffff0 	bl	cc <dev_barrier>
 108:	ebffffbc 	bl	0 <clear_txrx>
 10c:	ebffffc4 	bl	24 <set_baudrate>
 110:	ebffffca 	bl	40 <set_bitmode>
 114:	ebffffd2 	bl	64 <clear_fifo_queues>
 118:	ebffffda 	bl	88 <set_txrx>
 11c:	ebffffea 	bl	cc <dev_barrier>
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215004 	eorcs	r5, r1, r4

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	e59f401c 	ldr	r4, [pc, #28]	; 150 <uart_getc+0x28>
 130:	e1a00004 	mov	r0, r4
 134:	ebfffffe 	bl	0 <get32>
 138:	e3100001 	tst	r0, #1
 13c:	0afffffb 	beq	130 <uart_getc+0x8>
 140:	e59f000c 	ldr	r0, [pc, #12]	; 154 <uart_getc+0x2c>
 144:	ebfffffe 	bl	0 <get32>
 148:	e6ef0070 	uxtb	r0, r0
 14c:	e8bd8010 	pop	{r4, pc}
 150:	20215054 	eorcs	r5, r1, r4, asr r0
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4038 	push	{r3, r4, r5, lr}
 15c:	e1a05000 	mov	r5, r0
 160:	e59f401c 	ldr	r4, [pc, #28]	; 184 <uart_putc+0x2c>
 164:	e1a00004 	mov	r0, r4
 168:	ebfffffe 	bl	0 <get32>
 16c:	e3100020 	tst	r0, #32
 170:	0afffffb 	beq	164 <uart_putc+0xc>
 174:	e59f000c 	ldr	r0, [pc, #12]	; 188 <uart_putc+0x30>
 178:	e6ef1075 	uxtb	r1, r5
 17c:	ebfffffe 	bl	0 <put32>
 180:	e8bd8038 	pop	{r3, r4, r5, pc}
 184:	20215054 	eorcs	r5, r1, r4, asr r0
 188:	20215040 	eorcs	r5, r1, r0, asr #32

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	06003605 	streq	r3, [r0], -r5, lsl #12
  14:	09010806 	stmdbeq	r1, {r1, r2, fp}
  18:	14041201 	strne	r1, [r4], #-513	; 0x201
  1c:	17011501 	strne	r1, [r1, -r1, lsl #10]
  20:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  24:	1e011a01 	vmlane.f32	s2, s2, s2
  28:	Address 0x0000000000000028 is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_pin_to_function_register>:
   0:	e59f3060 	ldr	r3, [pc, #96]	; 68 <gpio_pin_to_function_register+0x68>
   4:	e0802093 	umull	r2, r0, r3, r0
   8:	e1a001a0 	lsr	r0, r0, #3
   c:	e3500005 	cmp	r0, #5
  10:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
  14:	ea00000f 	b	58 <gpio_pin_to_function_register+0x58>
  18:	00000030 	andeq	r0, r0, r0, lsr r0
  1c:	00000060 	andeq	r0, r0, r0, rrx
  20:	00000038 	andeq	r0, r0, r8, lsr r0
  24:	00000040 	andeq	r0, r0, r0, asr #32
  28:	00000048 	andeq	r0, r0, r8, asr #32
  2c:	00000050 	andeq	r0, r0, r0, asr r0
  30:	e59f0034 	ldr	r0, [pc, #52]	; 6c <gpio_pin_to_function_register+0x6c>
  34:	e12fff1e 	bx	lr
  38:	e59f0030 	ldr	r0, [pc, #48]	; 70 <gpio_pin_to_function_register+0x70>
  3c:	e12fff1e 	bx	lr
  40:	e59f002c 	ldr	r0, [pc, #44]	; 74 <gpio_pin_to_function_register+0x74>
  44:	e12fff1e 	bx	lr
  48:	e59f0028 	ldr	r0, [pc, #40]	; 78 <gpio_pin_to_function_register+0x78>
  4c:	e12fff1e 	bx	lr
  50:	e59f0024 	ldr	r0, [pc, #36]	; 7c <gpio_pin_to_function_register+0x7c>
  54:	e12fff1e 	bx	lr
  58:	e3a00000 	mov	r0, #0
  5c:	e12fff1e 	bx	lr
  60:	e59f0018 	ldr	r0, [pc, #24]	; 80 <gpio_pin_to_function_register+0x80>
  64:	e12fff1e 	bx	lr
  68:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
  6c:	20200000 	eorcs	r0, r0, r0
  70:	20200008 	eorcs	r0, r0, r8
  74:	2020000c 	eorcs	r0, r0, ip
  78:	20200010 	eorcs	r0, r0, r0, lsl r0
  7c:	20200014 	eorcs	r0, r0, r4, lsl r0
  80:	20200004 	eorcs	r0, r0, r4

00000084 <gpio_pin_to_function_offset>:
  84:	e59f3018 	ldr	r3, [pc, #24]	; a4 <gpio_pin_to_function_offset+0x20>
  88:	e0832093 	umull	r2, r3, r3, r0
  8c:	e1a031a3 	lsr	r3, r3, #3
  90:	e0833103 	add	r3, r3, r3, lsl #2
  94:	e1a03083 	lsl	r3, r3, #1
  98:	e0633000 	rsb	r3, r3, r0
  9c:	e0830083 	add	r0, r3, r3, lsl #1
  a0:	e12fff1e 	bx	lr
  a4:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

000000a8 <gpio_pin_valid>:
  a8:	e3500035 	cmp	r0, #53	; 0x35
  ac:	83a00000 	movhi	r0, #0
  b0:	93a00001 	movls	r0, #1
  b4:	e12fff1e 	bx	lr

000000b8 <gpio_function_valid>:
  b8:	e3500002 	cmp	r0, #2
  bc:	83a00000 	movhi	r0, #0
  c0:	93a00001 	movls	r0, #1
  c4:	e12fff1e 	bx	lr

000000c8 <gpio_set_function>:
  c8:	e92d4070 	push	{r4, r5, r6, lr}
  cc:	e1a05000 	mov	r5, r0
  d0:	e1a04001 	mov	r4, r1
  d4:	ebfffffe 	bl	a8 <gpio_pin_valid>
  d8:	e3500000 	cmp	r0, #0
  dc:	08bd8070 	popeq	{r4, r5, r6, pc}
  e0:	e1a00004 	mov	r0, r4
  e4:	ebfffffe 	bl	b8 <gpio_function_valid>
  e8:	e3500000 	cmp	r0, #0
  ec:	08bd8070 	popeq	{r4, r5, r6, pc}
  f0:	e1a00005 	mov	r0, r5
  f4:	ebfffffe 	bl	0 <gpio_pin_to_function_register>
  f8:	e1a06000 	mov	r6, r0
  fc:	e1a00005 	mov	r0, r5
 100:	ebfffffe 	bl	84 <gpio_pin_to_function_offset>
 104:	e1a05000 	mov	r5, r0
 108:	e1a00006 	mov	r0, r6
 10c:	ebfffffe 	bl	0 <GET32>
 110:	e3a01007 	mov	r1, #7
 114:	e1c01511 	bic	r1, r0, r1, lsl r5
 118:	e1a00006 	mov	r0, r6
 11c:	e1811514 	orr	r1, r1, r4, lsl r5
 120:	ebfffffe 	bl	0 <PUT32>
 124:	e8bd8070 	pop	{r4, r5, r6, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	06003605 	streq	r3, [r0], -r5, lsl #12
  14:	09010806 	stmdbeq	r1, {r1, r2, fp}
  18:	14041201 	strne	r1, [r4], #-513	; 0x201
  1c:	17011501 	strne	r1, [r1, -r1, lsl #10]
  20:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  24:	1e011a01 	vmlane.f32	s2, s2, s2
  28:	Address 0x0000000000000028 is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot>:
   0:	e92d4008 	push	{r3, lr}
   4:	e3a04000 	mov	r4, #0
   8:	e59f5030 	ldr	r5, [pc, #48]	; 40 <reboot+0x40>
   c:	ea000002 	b	1c <reboot+0x1c>
  10:	e1a00004 	mov	r0, r4
  14:	ebfffffe 	bl	0 <dummy>
  18:	e2844001 	add	r4, r4, #1
  1c:	e1540005 	cmp	r4, r5
  20:	dafffffa 	ble	10 <reboot+0x10>
  24:	e59f0018 	ldr	r0, [pc, #24]	; 44 <reboot+0x44>
  28:	e59f1018 	ldr	r1, [pc, #24]	; 48 <reboot+0x48>
  2c:	ebfffffe 	bl	0 <PUT32>
  30:	e59f0014 	ldr	r0, [pc, #20]	; 4c <reboot+0x4c>
  34:	e59f1014 	ldr	r1, [pc, #20]	; 50 <reboot+0x50>
  38:	ebfffffe 	bl	0 <PUT32>
  3c:	eafffffe 	b	3c <reboot+0x3c>
  40:	0001869f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
  44:	20100024 	andscs	r0, r0, r4, lsr #32
  48:	5a000001 	bpl	54 <clean_reboot>
  4c:	2010001c 	andscs	r0, r0, ip, lsl r0
  50:	5a000020 	bpl	d8 <clean_reboot+0x84>

00000054 <clean_reboot>:
  54:	e92d4008 	push	{r3, lr}
  58:	e59f000c 	ldr	r0, [pc, #12]	; 6c <clean_reboot+0x18>
  5c:	ebfffffe 	bl	0 <puts>
  60:	e3a0001e 	mov	r0, #30
  64:	ebfffffe 	bl	0 <delay_ms>
  68:	ebfffffe 	bl	0 <reboot>
  6c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xf44
   4:	0a212121 	beq	848490 <clean_reboot+0x84843c>
   8:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	06003605 	streq	r3, [r0], -r5, lsl #12
  14:	09010806 	stmdbeq	r1, {r1, r2, fp}
  18:	14041201 	strne	r1, [r4], #-513	; 0x201
  1c:	17011501 	strne	r1, [r1, -r1, lsl #10]
  20:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  24:	1e011a01 	vmlane.f32	s2, s2, s2
  28:	Address 0x0000000000000028 is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay>:
   0:	ea000001 	b	c <delay+0xc>
   4:	e2811000 	add	r1, r1, #0
   8:	e1a00003 	mov	r0, r3
   c:	e2403001 	sub	r3, r0, #1
  10:	e3500000 	cmp	r0, #0
  14:	1afffffa 	bne	4 <delay+0x4>
  18:	e12fff1e 	bx	lr

0000001c <timer_get_time>:
  1c:	e59f3004 	ldr	r3, [pc, #4]	; 28 <timer_get_time+0xc>
  20:	e5930004 	ldr	r0, [r3, #4]
  24:	e12fff1e 	bx	lr
  28:	20003000 	andcs	r3, r0, r0

0000002c <delay_us>:
  2c:	e92d4038 	push	{r3, r4, r5, lr}
  30:	e1a05000 	mov	r5, r0
  34:	ebfffffe 	bl	1c <timer_get_time>
  38:	e1a04000 	mov	r4, r0
  3c:	ebfffffe 	bl	1c <timer_get_time>
  40:	e0640000 	rsb	r0, r4, r0
  44:	e1500005 	cmp	r0, r5
  48:	3afffffb 	bcc	3c <delay_us+0x10>
  4c:	e8bd8038 	pop	{r3, r4, r5, pc}

00000050 <delay_ms>:
  50:	e92d4008 	push	{r3, lr}
  54:	e3a03ffa 	mov	r3, #1000	; 0x3e8
  58:	e0000093 	mul	r0, r3, r0
  5c:	ebfffffe 	bl	2c <delay_us>
  60:	e8bd8008 	pop	{r3, pc}

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	06003605 	streq	r3, [r0], -r5, lsl #12
  14:	09010806 	stmdbeq	r1, {r1, r2, fp}
  18:	14041201 	strne	r1, [r4], #-513	; 0x201
  1c:	17011501 	strne	r1, [r1, -r1, lsl #10]
  20:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  24:	1e011a01 	vmlane.f32	s2, s2, s2
  28:	Address 0x0000000000000028 is out of bounds.


helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <put32>:
   0:	e5801000 	str	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <PUT32>:
   8:	e5801000 	str	r1, [r0]
   c:	e12fff1e 	bx	lr

00000010 <PUT16>:
  10:	e1c010b0 	strh	r1, [r0]
  14:	e12fff1e 	bx	lr

00000018 <PUT8>:
  18:	e5c01000 	strb	r1, [r0]
  1c:	e12fff1e 	bx	lr

00000020 <get32>:
  20:	e5900000 	ldr	r0, [r0]
  24:	e12fff1e 	bx	lr

00000028 <GET32>:
  28:	e5900000 	ldr	r0, [r0]
  2c:	e12fff1e 	bx	lr

00000030 <GETPC>:
  30:	e1a0000e 	mov	r0, lr
  34:	e12fff1e 	bx	lr

00000038 <dummy>:
  38:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001541 	andeq	r1, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000000b 	andeq	r0, r0, fp
  10:	01080206 	tsteq	r8, r6, lsl #4
  14:	Address 0x0000000000000014 is out of bounds.


mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <mb>:
   0:	e3a00000 	mov	r0, #0
   4:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
   8:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
   c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  10:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  14:	e12fff1e 	bx	lr

00000018 <dmb>:
  18:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
  1c:	e12fff1e 	bx	lr

00000020 <dsb>:
  20:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  24:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001541 	andeq	r1, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000000b 	andeq	r0, r0, fp
  10:	01080206 	tsteq	r8, r6, lsl #4
  14:	Address 0x0000000000000014 is out of bounds.


printf.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <isdigit>:
   0:	e2400030 	sub	r0, r0, #48	; 0x30
   4:	e6ef0070 	uxtb	r0, r0
   8:	e3500009 	cmp	r0, #9
   c:	83a00000 	movhi	r0, #0
  10:	93a00001 	movls	r0, #1
  14:	e12fff1e 	bx	lr

00000018 <pad>:
  18:	e0611000 	rsb	r1, r1, r0
  1c:	e3a03020 	mov	r3, #32
  20:	ea000002 	b	30 <pad+0x18>
  24:	e5c03000 	strb	r3, [r0]
  28:	e2811001 	add	r1, r1, #1
  2c:	e2800001 	add	r0, r0, #1
  30:	e1510002 	cmp	r1, r2
  34:	bafffffa 	blt	24 <pad+0xc>
  38:	e3a03000 	mov	r3, #0
  3c:	e5c03000 	strb	r3, [r0]
  40:	e12fff1e 	bx	lr

00000044 <reverse>:
  44:	e063c002 	rsb	ip, r3, r2
  48:	e28cc001 	add	ip, ip, #1
  4c:	e15c0001 	cmp	ip, r1
  50:	c061100c 	rsbgt	r1, r1, ip
  54:	c0833001 	addgt	r3, r3, r1
  58:	e2422001 	sub	r2, r2, #1
  5c:	e1a01000 	mov	r1, r0
  60:	ea000002 	b	70 <reverse+0x2c>
  64:	e452c001 	ldrb	ip, [r2], #-1
  68:	e5c1c000 	strb	ip, [r1]
  6c:	e2811001 	add	r1, r1, #1
  70:	e1520003 	cmp	r2, r3
  74:	2afffffa 	bcs	64 <reverse+0x20>
  78:	e3a03000 	mov	r3, #0
  7c:	e5c13000 	strb	r3, [r1]
  80:	e12fff1e 	bx	lr

00000084 <putchar>:
  84:	e92d4008 	push	{r3, lr}
  88:	ebfffffe 	bl	0 <uart_putc>
  8c:	e8bd8008 	pop	{r3, pc}

00000090 <strcat>:
  90:	e1a03000 	mov	r3, r0
  94:	ea000000 	b	9c <strcat+0xc>
  98:	e1a0300c 	mov	r3, ip
  9c:	e283c001 	add	ip, r3, #1
  a0:	e5d32000 	ldrb	r2, [r3]
  a4:	e3520000 	cmp	r2, #0
  a8:	1afffffa 	bne	98 <strcat+0x8>
  ac:	e2433001 	sub	r3, r3, #1
  b0:	e5d12000 	ldrb	r2, [r1]
  b4:	e5e32001 	strb	r2, [r3, #1]!
  b8:	e2811001 	add	r1, r1, #1
  bc:	e3520000 	cmp	r2, #0
  c0:	1afffffa 	bne	b0 <strcat+0x20>
  c4:	e12fff1e 	bx	lr

000000c8 <printf>:
  c8:	e92d000f 	push	{r0, r1, r2, r3}
  cc:	e92d4070 	push	{r4, r5, r6, lr}
  d0:	e24dd008 	sub	sp, sp, #8
  d4:	e28d301c 	add	r3, sp, #28
  d8:	e58d3004 	str	r3, [sp, #4]
  dc:	e59f0040 	ldr	r0, [pc, #64]	; 124 <printf+0x5c>
  e0:	e3a01b01 	mov	r1, #1024	; 0x400
  e4:	e59d2018 	ldr	r2, [sp, #24]
  e8:	eb000074 	bl	2c0 <va_printf>
  ec:	e1a06000 	mov	r6, r0
  f0:	e3a04000 	mov	r4, #0
  f4:	e59f5028 	ldr	r5, [pc, #40]	; 124 <printf+0x5c>
  f8:	ea000001 	b	104 <printf+0x3c>
  fc:	ebfffffe 	bl	84 <putchar>
 100:	e2844001 	add	r4, r4, #1
 104:	e7d50004 	ldrb	r0, [r5, r4]
 108:	e3500000 	cmp	r0, #0
 10c:	1afffffa 	bne	fc <printf+0x34>
 110:	e1a00006 	mov	r0, r6
 114:	e28dd008 	add	sp, sp, #8
 118:	e8bd4070 	pop	{r4, r5, r6, lr}
 11c:	e28dd010 	add	sp, sp, #16
 120:	e12fff1e 	bx	lr
 124:	00000000 	andeq	r0, r0, r0

00000128 <emit>:
 128:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 12c:	e24dd040 	sub	sp, sp, #64	; 0x40
 130:	e1a05001 	mov	r5, r1
 134:	e1a04002 	mov	r4, r2
 138:	e59d2058 	ldr	r2, [sp, #88]	; 0x58
 13c:	e1520004 	cmp	r2, r4
 140:	c2442001 	subgt	r2, r4, #1
 144:	e1a0c003 	mov	ip, r3
 148:	e2400002 	sub	r0, r0, #2
 14c:	e350000e 	cmp	r0, #14
 150:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
 154:	ea000042 	b	264 <emit+0x13c>
 158:	0000023c 	andeq	r0, r0, ip, lsr r2
 15c:	00000264 	andeq	r0, r0, r4, ror #4
 160:	00000264 	andeq	r0, r0, r4, ror #4
 164:	00000264 	andeq	r0, r0, r4, ror #4
 168:	00000264 	andeq	r0, r0, r4, ror #4
 16c:	00000264 	andeq	r0, r0, r4, ror #4
 170:	00000230 	andeq	r0, r0, r0, lsr r2
 174:	00000264 	andeq	r0, r0, r4, ror #4
 178:	00000194 	muleq	r0, r4, r1
 17c:	00000264 	andeq	r0, r0, r4, ror #4
 180:	00000264 	andeq	r0, r0, r4, ror #4
 184:	00000264 	andeq	r0, r0, r4, ror #4
 188:	00000264 	andeq	r0, r0, r4, ror #4
 18c:	00000264 	andeq	r0, r0, r4, ror #4
 190:	00000208 	andeq	r0, r0, r8, lsl #4
 194:	e59d105c 	ldr	r1, [sp, #92]	; 0x5c
 198:	e2911000 	adds	r1, r1, #0
 19c:	13a01001 	movne	r1, #1
 1a0:	e0111fa3 	ands	r1, r1, r3, lsr #31
 1a4:	1263c000 	rsbne	ip, r3, #0
 1a8:	13a08001 	movne	r8, #1
 1ac:	03a08000 	moveq	r8, #0
 1b0:	e1a0100d 	mov	r1, sp
 1b4:	e59f70e8 	ldr	r7, [pc, #232]	; 2a4 <emit+0x17c>
 1b8:	e59f60e8 	ldr	r6, [pc, #232]	; 2a8 <emit+0x180>
 1bc:	ea000000 	b	1c4 <emit+0x9c>
 1c0:	e1a01003 	mov	r1, r3
 1c4:	e2813001 	add	r3, r1, #1
 1c8:	e08e0c97 	umull	r0, lr, r7, ip
 1cc:	e1a0e1ae 	lsr	lr, lr, #3
 1d0:	e1a0000e 	mov	r0, lr
 1d4:	e08ee10e 	add	lr, lr, lr, lsl #2
 1d8:	e1a0e08e 	lsl	lr, lr, #1
 1dc:	e06ee00c 	rsb	lr, lr, ip
 1e0:	e7d6c00e 	ldrb	ip, [r6, lr]
 1e4:	e5c1c000 	strb	ip, [r1]
 1e8:	e1a0c000 	mov	ip, r0
 1ec:	e3500000 	cmp	r0, #0
 1f0:	1afffff2 	bne	1c0 <emit+0x98>
 1f4:	e3580000 	cmp	r8, #0
 1f8:	12813002 	addne	r3, r1, #2
 1fc:	13a0002d 	movne	r0, #45	; 0x2d
 200:	15c10001 	strbne	r0, [r1, #1]
 204:	ea00001c 	b	27c <emit+0x154>
 208:	e1a0e00d 	mov	lr, sp
 20c:	e59f0098 	ldr	r0, [pc, #152]	; 2ac <emit+0x184>
 210:	e28e3001 	add	r3, lr, #1
 214:	e20c100f 	and	r1, ip, #15
 218:	e7d01001 	ldrb	r1, [r0, r1]
 21c:	e5ce1000 	strb	r1, [lr]
 220:	e1a0e003 	mov	lr, r3
 224:	e1b0c22c 	lsrs	ip, ip, #4
 228:	1afffff8 	bne	210 <emit+0xe8>
 22c:	ea000012 	b	27c <emit+0x154>
 230:	e5cd3000 	strb	r3, [sp]
 234:	e28d3001 	add	r3, sp, #1
 238:	ea00000f 	b	27c <emit+0x154>
 23c:	e1a0e00d 	mov	lr, sp
 240:	e59f0068 	ldr	r0, [pc, #104]	; 2b0 <emit+0x188>
 244:	e28e3001 	add	r3, lr, #1
 248:	e20c1001 	and	r1, ip, #1
 24c:	e7d01001 	ldrb	r1, [r0, r1]
 250:	e5ce1000 	strb	r1, [lr]
 254:	e1a0e003 	mov	lr, r3
 258:	e1b0c0ac 	lsrs	ip, ip, #1
 25c:	1afffff8 	bne	244 <emit+0x11c>
 260:	ea000005 	b	27c <emit+0x154>
 264:	e59f0048 	ldr	r0, [pc, #72]	; 2b4 <emit+0x18c>
 268:	e59f1048 	ldr	r1, [pc, #72]	; 2b8 <emit+0x190>
 26c:	e59f2048 	ldr	r2, [pc, #72]	; 2bc <emit+0x194>
 270:	e3a0308a 	mov	r3, #138	; 0x8a
 274:	ebfffffe 	bl	c8 <printf>
 278:	ebfffffe 	bl	0 <reboot>
 27c:	e1a00003 	mov	r0, r3
 280:	e1a0100d 	mov	r1, sp
 284:	ebffff63 	bl	18 <pad>
 288:	e1a02000 	mov	r2, r0
 28c:	e1a00005 	mov	r0, r5
 290:	e1a01004 	mov	r1, r4
 294:	e1a0300d 	mov	r3, sp
 298:	ebffff69 	bl	44 <reverse>
 29c:	e28dd040 	add	sp, sp, #64	; 0x40
 2a0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 2a4:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 2a8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2ac:	00000038 	andeq	r0, r0, r8, lsr r0
 2b0:	0000004c 	andeq	r0, r0, ip, asr #32
 2b4:	00000000 	andeq	r0, r0, r0
 2b8:	00000014 	andeq	r0, r0, r4, lsl r0
 2bc:	00000000 	andeq	r0, r0, r0

000002c0 <va_printf>:
 2c0:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 2c4:	e24dd08c 	sub	sp, sp, #140	; 0x8c
 2c8:	e1a0a000 	mov	sl, r0
 2cc:	e1a09003 	mov	r9, r3
 2d0:	e2411001 	sub	r1, r1, #1
 2d4:	e0808001 	add	r8, r0, r1
 2d8:	e3a03000 	mov	r3, #0
 2dc:	e5c03000 	strb	r3, [r0]
 2e0:	e1a04000 	mov	r4, r0
 2e4:	e1a0b003 	mov	fp, r3
 2e8:	ea000082 	b	4f8 <va_printf+0x238>
 2ec:	e3530025 	cmp	r3, #37	; 0x25
 2f0:	12822001 	addne	r2, r2, #1
 2f4:	15c43000 	strbne	r3, [r4]
 2f8:	12844001 	addne	r4, r4, #1
 2fc:	1a00007d 	bne	4f8 <va_printf+0x238>
 300:	e5d21001 	ldrb	r1, [r2, #1]
 304:	e3510025 	cmp	r1, #37	; 0x25
 308:	05c43000 	strbeq	r3, [r4]
 30c:	02822002 	addeq	r2, r2, #2
 310:	02844001 	addeq	r4, r4, #1
 314:	0a000077 	beq	4f8 <va_printf+0x238>
 318:	e2826001 	add	r6, r2, #1
 31c:	e1a0700b 	mov	r7, fp
 320:	ea000004 	b	338 <va_printf+0x78>
 324:	e0877107 	add	r7, r7, r7, lsl #2
 328:	e1a07087 	lsl	r7, r7, #1
 32c:	e0877005 	add	r7, r7, r5
 330:	e2477030 	sub	r7, r7, #48	; 0x30
 334:	e2866001 	add	r6, r6, #1
 338:	e5d65000 	ldrb	r5, [r6]
 33c:	e1a00005 	mov	r0, r5
 340:	ebffff2e 	bl	0 <isdigit>
 344:	e3500000 	cmp	r0, #0
 348:	1afffff5 	bne	324 <va_printf+0x64>
 34c:	e357001f 	cmp	r7, #31
 350:	9a000005 	bls	36c <va_printf+0xac>
 354:	e59f01c8 	ldr	r0, [pc, #456]	; 524 <va_printf+0x264>
 358:	e59f11c8 	ldr	r1, [pc, #456]	; 528 <va_printf+0x268>
 35c:	e59f21c8 	ldr	r2, [pc, #456]	; 52c <va_printf+0x26c>
 360:	e3a030a6 	mov	r3, #166	; 0xa6
 364:	ebfffffe 	bl	c8 <printf>
 368:	ebfffffe 	bl	0 <reboot>
 36c:	e2453062 	sub	r3, r5, #98	; 0x62
 370:	e3530016 	cmp	r3, #22
 374:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 378:	ea00004d 	b	4b4 <va_printf+0x1f4>
 37c:	00000460 	andeq	r0, r0, r0, ror #8
 380:	00000490 	muleq	r0, r0, r4
 384:	000003f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 388:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 38c:	000003d8 	ldrdeq	r0, [r0], -r8
 390:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 394:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 398:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 39c:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3a0:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3a4:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3a8:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3ac:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3b0:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3b4:	0000043c 	andeq	r0, r0, ip, lsr r4
 3b8:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3bc:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3c0:	00000484 	andeq	r0, r0, r4, lsl #9
 3c4:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3c8:	00000418 	andeq	r0, r0, r8, lsl r4
 3cc:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3d0:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
 3d4:	0000043c 	andeq	r0, r0, ip, lsr r4
 3d8:	e59f0150 	ldr	r0, [pc, #336]	; 530 <va_printf+0x270>
 3dc:	e59f1144 	ldr	r1, [pc, #324]	; 528 <va_printf+0x268>
 3e0:	e59f2144 	ldr	r2, [pc, #324]	; 52c <va_printf+0x26c>
 3e4:	e3a030ac 	mov	r3, #172	; 0xac
 3e8:	ebfffffe 	bl	c8 <printf>
 3ec:	ebfffffe 	bl	0 <reboot>
 3f0:	e5993000 	ldr	r3, [r9]
 3f4:	e2899004 	add	r9, r9, #4
 3f8:	e58d7000 	str	r7, [sp]
 3fc:	e3a02001 	mov	r2, #1
 400:	e58d2004 	str	r2, [sp, #4]
 404:	e3a0000a 	mov	r0, #10
 408:	e28d1008 	add	r1, sp, #8
 40c:	e3a02080 	mov	r2, #128	; 0x80
 410:	ebffff44 	bl	128 <emit>
 414:	ea00002d 	b	4d0 <va_printf+0x210>
 418:	e5993000 	ldr	r3, [r9]
 41c:	e2899004 	add	r9, r9, #4
 420:	e58d7000 	str	r7, [sp]
 424:	e58db004 	str	fp, [sp, #4]
 428:	e3a0000a 	mov	r0, #10
 42c:	e28d1008 	add	r1, sp, #8
 430:	e3a02080 	mov	r2, #128	; 0x80
 434:	ebffff3b 	bl	128 <emit>
 438:	ea000024 	b	4d0 <va_printf+0x210>
 43c:	e5993000 	ldr	r3, [r9]
 440:	e2899004 	add	r9, r9, #4
 444:	e58d7000 	str	r7, [sp]
 448:	e58db004 	str	fp, [sp, #4]
 44c:	e3a00010 	mov	r0, #16
 450:	e28d1008 	add	r1, sp, #8
 454:	e3a02080 	mov	r2, #128	; 0x80
 458:	ebffff32 	bl	128 <emit>
 45c:	ea00001b 	b	4d0 <va_printf+0x210>
 460:	e5993000 	ldr	r3, [r9]
 464:	e2899004 	add	r9, r9, #4
 468:	e58d7000 	str	r7, [sp]
 46c:	e58db004 	str	fp, [sp, #4]
 470:	e3a00002 	mov	r0, #2
 474:	e28d1008 	add	r1, sp, #8
 478:	e3a02080 	mov	r2, #128	; 0x80
 47c:	ebffff29 	bl	128 <emit>
 480:	ea000012 	b	4d0 <va_printf+0x210>
 484:	e5990000 	ldr	r0, [r9]
 488:	e2899004 	add	r9, r9, #4
 48c:	ea00000f 	b	4d0 <va_printf+0x210>
 490:	e5993000 	ldr	r3, [r9]
 494:	e2899004 	add	r9, r9, #4
 498:	e58d7000 	str	r7, [sp]
 49c:	e58db004 	str	fp, [sp, #4]
 4a0:	e3a00008 	mov	r0, #8
 4a4:	e08d1000 	add	r1, sp, r0
 4a8:	e3a02080 	mov	r2, #128	; 0x80
 4ac:	ebffff1d 	bl	128 <emit>
 4b0:	ea000006 	b	4d0 <va_printf+0x210>
 4b4:	e58d5000 	str	r5, [sp]
 4b8:	e59f0074 	ldr	r0, [pc, #116]	; 534 <va_printf+0x274>
 4bc:	e59f1064 	ldr	r1, [pc, #100]	; 528 <va_printf+0x268>
 4c0:	e59f2064 	ldr	r2, [pc, #100]	; 52c <va_printf+0x26c>
 4c4:	e3a030cd 	mov	r3, #205	; 0xcd
 4c8:	ebfffffe 	bl	c8 <printf>
 4cc:	ebfffffe 	bl	0 <reboot>
 4d0:	e2862001 	add	r2, r6, #1
 4d4:	ea000002 	b	4e4 <va_printf+0x224>
 4d8:	e2800001 	add	r0, r0, #1
 4dc:	e5c43000 	strb	r3, [r4]
 4e0:	e2844001 	add	r4, r4, #1
 4e4:	e1540008 	cmp	r4, r8
 4e8:	2a000002 	bcs	4f8 <va_printf+0x238>
 4ec:	e5d03000 	ldrb	r3, [r0]
 4f0:	e3530000 	cmp	r3, #0
 4f4:	1afffff7 	bne	4d8 <va_printf+0x218>
 4f8:	e5d23000 	ldrb	r3, [r2]
 4fc:	e3530000 	cmp	r3, #0
 500:	0a000001 	beq	50c <va_printf+0x24c>
 504:	e1540008 	cmp	r4, r8
 508:	3affff77 	bcc	2ec <va_printf+0x2c>
 50c:	e2840001 	add	r0, r4, #1
 510:	e3a03000 	mov	r3, #0
 514:	e5c43000 	strb	r3, [r4]
 518:	e06a0000 	rsb	r0, sl, r0
 51c:	e28dd08c 	add	sp, sp, #140	; 0x8c
 520:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 524:	00000050 	andeq	r0, r0, r0, asr r0
 528:	00000014 	andeq	r0, r0, r4, lsl r0
 52c:	00000008 	andeq	r0, r0, r8
 530:	0000006c 	andeq	r0, r0, ip, rrx
 534:	00000094 	muleq	r0, r4, r0

00000538 <snprintf>:
 538:	e92d000c 	push	{r2, r3}
 53c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 540:	e24dd00c 	sub	sp, sp, #12
 544:	e28d3014 	add	r3, sp, #20
 548:	e58d3004 	str	r3, [sp, #4]
 54c:	e59d2010 	ldr	r2, [sp, #16]
 550:	ebffff5a 	bl	2c0 <va_printf>
 554:	e28dd00c 	add	sp, sp, #12
 558:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
 55c:	e28dd008 	add	sp, sp, #8
 560:	e12fff1e 	bx	lr

00000564 <puts>:
 564:	e92d4010 	push	{r4, lr}
 568:	e1a04000 	mov	r4, r0
 56c:	ea000001 	b	578 <puts+0x14>
 570:	ebfffffe 	bl	84 <putchar>
 574:	e2844001 	add	r4, r4, #1
 578:	e5d40000 	ldrb	r0, [r4]
 57c:	e3500000 	cmp	r0, #0
 580:	1afffffa 	bne	570 <puts+0xc>
 584:	e8bd8010 	pop	{r4, pc}

00000588 <panic>:
 588:	e92d4008 	push	{r3, lr}
 58c:	e1a06000 	mov	r6, r0
 590:	e1a05001 	mov	r5, r1
 594:	e1a04002 	mov	r4, r2
 598:	e59f0018 	ldr	r0, [pc, #24]	; 5b8 <panic+0x30>
 59c:	ebfffffe 	bl	564 <puts>
 5a0:	e59f0014 	ldr	r0, [pc, #20]	; 5bc <panic+0x34>
 5a4:	e1a01006 	mov	r1, r6
 5a8:	e1a02005 	mov	r2, r5
 5ac:	e1a03004 	mov	r3, r4
 5b0:	ebfffffe 	bl	c8 <printf>
 5b4:	ebfffffe 	bl	0 <reboot>
 5b8:	000000cc 	andeq	r0, r0, ip, asr #1
 5bc:	000000d8 	ldrdeq	r0, [r0], -r8

Disassembly of section .bss:

00000000 <buf.3756>:
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.3714>:
   0:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xd65
   4:	00000000 	andeq	r0, r0, r0

00000008 <__FUNCTION__.3729>:
   8:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
   c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
  10:	00000066 	andeq	r0, r0, r6, rrx

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
   4:	73253a43 	teqvc	r5, #274432	; 0x43000
   8:	3a73253a 	bcc	1cc94f8 <panic+0x1cc8f70>
   c:	303a6425 	eorscc	r6, sl, r5, lsr #8
  10:	0000000a 	andeq	r0, r0, sl
  14:	7062696c 	rsbvc	r6, r2, ip, ror #18
  18:	75732e69 	ldrbvc	r2, [r3, #-3689]!	; 0xe69
  1c:	726f7070 	rsbvc	r7, pc, #112	; 0x70
  20:	72702f74 	rsbsvc	r2, r0, #116, 30	; 0x1d0
  24:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
  28:	0000632e 	andeq	r6, r0, lr, lsr #6
  2c:	33323130 	teqcc	r2, #48, 2
  30:	37363534 			; <UNDEFINED> instruction: 0x37363534
  34:	00003938 	andeq	r3, r0, r8, lsr r9
  38:	33323130 	teqcc	r2, #48, 2
  3c:	37363534 			; <UNDEFINED> instruction: 0x37363534
  40:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
  44:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  48:	00000000 	andeq	r0, r0, r0
  4c:	00003130 	andeq	r3, r0, r0, lsr r1
  50:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  54:	73253a43 	teqvc	r5, #274432	; 0x43000
  58:	3a73253a 	bcc	1cc9548 <panic+0x1cc8fc0>
  5c:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  60:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
  64:	33203c20 	teqcc	r0, #32, 24	; 0x2000
  68:	00000a32 	andeq	r0, r0, r2, lsr sl
  6c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  70:	73253a43 	teqvc	r5, #274432	; 0x43000
  74:	3a73253a 	bcc	1cc9564 <panic+0x1cc8fdc>
  78:	663a6425 	ldrtvs	r6, [sl], -r5, lsr #8
  7c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xf6c
  80:	746f6e20 	strbtvc	r6, [pc], #-3616	; 88 <.rodata.str1.4+0x88>
  84:	616e6520 	cmnvs	lr, r0, lsr #10
  88:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xc62
  8c:	0a212121 	beq	848518 <panic+0x847f90>
  90:	00000000 	andeq	r0, r0, r0
  94:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  98:	73253a43 	teqvc	r5, #274432	; 0x43000
  9c:	3a73253a 	bcc	1cc958c <panic+0x1cc9004>
  a0:	703a6425 	eorsvc	r6, sl, r5, lsr #8
  a4:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
  a8:	6e203a66 	vnmulvs.f32	s6, s0, s13
  ac:	6820746f 	stmdavs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
  b0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
  b4:	20676e69 	rsbcs	r6, r7, r9, ror #28
  b8:	63657073 	cmnvs	r5, #115	; 0x73
  bc:	65696669 	strbvs	r6, [r9, #-1641]!	; 0x669
  c0:	25272072 	strcs	r2, [r7, #-114]!	; 0x72
  c4:	0a0a2763 	beq	289e58 <panic+0x2898d0>
  c8:	00000000 	andeq	r0, r0, r0
  cc:	4e41503c 	mcrmi	0, 2, r5, cr1, cr12, {1}
  d0:	3a3e4349 	bcc	f90dfc <panic+0xf90874>
  d4:	00000000 	andeq	r0, r0, r0
  d8:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0x325
  dc:	50203a64 	eorpl	r3, r0, r4, ror #20
  e0:	43494e41 	movtmi	r4, #40513	; 0x9e41
  e4:	4e415020 	cdpmi	0, 4, cr5, cr1, cr0, {1}
  e8:	50204349 	eorpl	r4, r0, r9, asr #6
  ec:	43494e41 	movtmi	r4, #40513	; 0x9e41
  f0:	7325203a 	teqvc	r5, #58	; 0x3a
  f4:	0000000a 	andeq	r0, r0, sl

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	2029554e 	eorcs	r5, r9, lr, asr #10
   c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	06003605 	streq	r3, [r0], -r5, lsl #12
  14:	09010806 	stmdbeq	r1, {r1, r2, fp}
  18:	14041201 	strne	r1, [r4], #-513	; 0x201
  1c:	17011501 	strne	r1, [r1, -r1, lsl #10]
  20:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  24:	1e011a01 	vmlane.f32	s2, s2, s2
  28:	Address 0x0000000000000028 is out of bounds.

