INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/synth/timing/xsim/fifo_control_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module fifo_control
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_1_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_as
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sim_1/imports/my_code/fifo_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_control_tb
