Fitter report for ov7725_hdmi
Tue Apr 02 12:46:51 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Incremental Compilation Routing Preservation
 10. Fitter Incremental Compilation Conflicts
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ALTSYNCRAM
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Apr 02 12:46:51 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov7725_hdmi                                 ;
; Top-level Entity Name              ; my_top                                      ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,430 / 10,320 ( 43 % )                     ;
;     Total combinational functions  ; 3,564 / 10,320 ( 35 % )                     ;
;     Dedicated logic registers      ; 2,220 / 10,320 ( 22 % )                     ;
; Total registers                    ; 2236                                        ;
; Total pins                         ; 84 / 180 ( 47 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 295,424 / 423,936 ( 70 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.27        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   9.1%      ;
;     Processors 5-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; cam_rst_n         ; Missing drive strength and slew rate ;
; cam_pwdn          ; Missing drive strength and slew rate ;
; cam_scl           ; Missing drive strength and slew rate ;
; sdram_clk         ; Missing drive strength and slew rate ;
; sdram_cke         ; Missing drive strength and slew rate ;
; sdram_cs_n        ; Missing drive strength and slew rate ;
; sdram_ras_n       ; Missing drive strength and slew rate ;
; sdram_cas_n       ; Missing drive strength and slew rate ;
; sdram_we_n        ; Missing drive strength and slew rate ;
; sdram_ba[0]       ; Missing drive strength and slew rate ;
; sdram_ba[1]       ; Missing drive strength and slew rate ;
; sdram_dqm[0]      ; Missing drive strength and slew rate ;
; sdram_dqm[1]      ; Missing drive strength and slew rate ;
; sdram_addr[0]     ; Missing drive strength and slew rate ;
; sdram_addr[1]     ; Missing drive strength and slew rate ;
; sdram_addr[2]     ; Missing drive strength and slew rate ;
; sdram_addr[3]     ; Missing drive strength and slew rate ;
; sdram_addr[4]     ; Missing drive strength and slew rate ;
; sdram_addr[5]     ; Missing drive strength and slew rate ;
; sdram_addr[6]     ; Missing drive strength and slew rate ;
; sdram_addr[7]     ; Missing drive strength and slew rate ;
; sdram_addr[8]     ; Missing drive strength and slew rate ;
; sdram_addr[9]     ; Missing drive strength and slew rate ;
; sdram_addr[10]    ; Missing drive strength and slew rate ;
; sdram_addr[11]    ; Missing drive strength and slew rate ;
; sdram_addr[12]    ; Missing drive strength and slew rate ;
; tmds_clk_p        ; Missing drive strength and slew rate ;
; tmds_clk_n        ; Missing drive strength and slew rate ;
; tmds_data_p[0]    ; Missing drive strength and slew rate ;
; tmds_data_p[1]    ; Missing drive strength and slew rate ;
; tmds_data_p[2]    ; Missing drive strength and slew rate ;
; tmds_data_n[0]    ; Missing drive strength and slew rate ;
; tmds_data_n[1]    ; Missing drive strength and slew rate ;
; tmds_data_n[2]    ; Missing drive strength and slew rate ;
; o_hmbld1_uart_txd ; Missing drive strength and slew rate ;
; o_bj_led1         ; Missing drive strength and slew rate ;
; o_sel[0]          ; Missing drive strength and slew rate ;
; o_sel[1]          ; Missing drive strength and slew rate ;
; o_sel[2]          ; Missing drive strength and slew rate ;
; o_sel[3]          ; Missing drive strength and slew rate ;
; o_sel[4]          ; Missing drive strength and slew rate ;
; o_sel[5]          ; Missing drive strength and slew rate ;
; o_seg[0]          ; Missing drive strength and slew rate ;
; o_seg[1]          ; Missing drive strength and slew rate ;
; o_seg[2]          ; Missing drive strength and slew rate ;
; o_seg[3]          ; Missing drive strength and slew rate ;
; o_seg[4]          ; Missing drive strength and slew rate ;
; o_seg[5]          ; Missing drive strength and slew rate ;
; o_seg[6]          ; Missing drive strength and slew rate ;
; o_seg[7]          ; Missing drive strength and slew rate ;
; cam_sda           ; Missing drive strength and slew rate ;
; sdram_data[0]     ; Missing drive strength and slew rate ;
; sdram_data[1]     ; Missing drive strength and slew rate ;
; sdram_data[2]     ; Missing drive strength and slew rate ;
; sdram_data[3]     ; Missing drive strength and slew rate ;
; sdram_data[4]     ; Missing drive strength and slew rate ;
; sdram_data[5]     ; Missing drive strength and slew rate ;
; sdram_data[6]     ; Missing drive strength and slew rate ;
; sdram_data[7]     ; Missing drive strength and slew rate ;
; sdram_data[8]     ; Missing drive strength and slew rate ;
; sdram_data[9]     ; Missing drive strength and slew rate ;
; sdram_data[10]    ; Missing drive strength and slew rate ;
; sdram_data[11]    ; Missing drive strength and slew rate ;
; sdram_data[12]    ; Missing drive strength and slew rate ;
; sdram_data[13]    ; Missing drive strength and slew rate ;
; sdram_data[14]    ; Missing drive strength and slew rate ;
; sdram_data[15]    ; Missing drive strength and slew rate ;
+-------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                          ;
+---------------------+-------------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]           ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+-------------------------+----------------------------+--------------------------+
; Placement (by node) ;                         ;                            ;                          ;
;     -- Requested    ; 66.66 % ( 4118 / 6178 ) ; 66.66 % ( 4118 / 6178 )    ; 0.00 % ( 0 / 6178 )      ;
;     -- Achieved     ; 66.49 % ( 4108 / 6178 ) ; 66.49 % ( 4108 / 6178 )    ; 0.00 % ( 0 / 6178 )      ;
;                     ;                         ;                            ;                          ;
; Routing (by net)    ;                         ;                            ;                          ;
;     -- Requested    ; 65.77 % ( 3099 / 4712 ) ; 65.77 % ( 3099 / 4712 )    ; 0.00 % ( 0 / 4712 )      ;
;     -- Achieved     ; 65.77 % ( 3099 / 4712 ) ; 65.77 % ( 3099 / 4712 )    ; 0.00 % ( 0 / 4712 )      ;
+---------------------+-------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Placement and Routing   ; Post-Fit               ; Placement and Routing        ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap2  ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap2  ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                       ;
+--------------------------------+-------------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved   ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-------------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 99.76 % ( 4108 / 4118 ) ; Placement and Routing   ; Post-Fit          ; Design Partitions   ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 304 )      ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap2  ; 0.00 % ( 0 / 1749 )     ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 7 )        ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-------------------------+-------------------------+-------------------+---------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                            ;
+--------------------------------+--------------------------------+----------------------------+----------------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested     ; Preservation Achieved      ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+----------------------------+----------------------------+---------------------+-------+
; Top                            ; Top                            ; 100.00 % ( 16384 / 16384 ) ; 100.00 % ( 16384 / 16384 ) ; Design Partitions   ;       ;
; sld_hub:auto_hub               ; Top                            ; 0.00 % ( 0 / 118 )         ; 0.00 % ( 0 / 118 )         ; N/A                 ;       ;
; Top                            ; sld_hub:auto_hub               ; 0.00 % ( 0 / 118 )         ; 0.00 % ( 0 / 118 )         ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 0.00 % ( 0 / 1134 )        ; 0.00 % ( 0 / 1134 )        ; N/A                 ;       ;
; sld_signaltap:auto_signaltap2  ; Top                            ; 0.00 % ( 0 / 335 )         ; 0.00 % ( 0 / 335 )         ; N/A                 ;       ;
; Top                            ; sld_signaltap:auto_signaltap2  ; 0.00 % ( 0 / 335 )         ; 0.00 % ( 0 / 335 )         ; N/A                 ;       ;
; sld_signaltap:auto_signaltap2  ; sld_hub:auto_hub               ; 0.00 % ( 0 / 150 )         ; 0.00 % ( 0 / 150 )         ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_signaltap:auto_signaltap2  ; 0.00 % ( 0 / 150 )         ; 0.00 % ( 0 / 150 )         ; N/A                 ;       ;
; sld_signaltap:auto_signaltap2  ; sld_signaltap:auto_signaltap2  ; 0.00 % ( 0 / 6328 )        ; 0.00 % ( 0 / 6328 )        ; N/A                 ;       ;
; hard_block:auto_generated_inst ; Top                            ; 100.00 % ( 102 / 102 )     ; 100.00 % ( 102 / 102 )     ; Design Partitions   ;       ;
; Top                            ; hard_block:auto_generated_inst ; 100.00 % ( 102 / 102 )     ; 100.00 % ( 102 / 102 )     ; Design Partitions   ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 100.00 % ( 14 / 14 )       ; 100.00 % ( 14 / 14 )       ; Design Partitions   ;       ;
+--------------------------------+--------------------------------+----------------------------+----------------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Incremental Compilation Conflicts                                                                                                             ;
+-------------------------+-----------------+---------------+----------------+-------------------+-----------------+---------------+-------------------+
; Ignored Target          ; Ignored Setting ; Ignored Value ; Ignored Type   ; Honored Target    ; Honored Setting ; Honored Value ; Honored Type      ;
+-------------------------+-----------------+---------------+----------------+-------------------+-----------------+---------------+-------------------+
; key_hmjld               ; PCI I/O         ; OFF           ; QSF Assignment ; key_hmjld         ; PCI I/O         ; ON            ; Post-Fit Property ;
; key_hmjld~input         ; PCI I/O         ; OFF           ; QSF Assignment ; key_hmjld         ; PCI I/O         ; ON            ; Post-Fit Property ;
; key_ctrl[0]             ; PCI I/O         ; OFF           ; QSF Assignment ; key_ctrl[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; key_ctrl[0]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; key_ctrl[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; key_ctrl[1]             ; PCI I/O         ; OFF           ; QSF Assignment ; key_ctrl[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; key_ctrl[1]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; key_ctrl[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_sda                 ; PCI I/O         ; OFF           ; QSF Assignment ; cam_sda           ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_sda~input           ; PCI I/O         ; OFF           ; QSF Assignment ; cam_sda           ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_sda~output          ; PCI I/O         ; OFF           ; QSF Assignment ; cam_sda           ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[0]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[0]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[0]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[0]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[0]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[0]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[1]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[1]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[1]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[1]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[1]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[1]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[2]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[2]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[2]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[2]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[2]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[2]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[3]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[3]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[3]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[3]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[3]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[3]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[4]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[4]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[4]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[4]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[4]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[4]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[5]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[5]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[5]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[5]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[5]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[5]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[6]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[6]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[6]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[6]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[6]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[6]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[7]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[7]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[7]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[7]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[7]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[7]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[8]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[8]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[8]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[8]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[8]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[8]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[9]           ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[9]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[9]~input     ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[9]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[9]~output    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[9]     ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[10]          ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[10]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[10]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[10]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[10]~output   ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[10]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[11]          ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[11]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[11]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[11]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[11]~output   ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[11]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[12]          ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[12]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[12]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[12]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[12]~output   ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[12]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[13]          ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[13]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[13]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[13]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[13]~output   ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[13]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[14]          ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[14]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[14]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[14]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[14]~output   ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[14]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[15]          ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[15]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[15]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[15]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sdram_data[15]~output   ; PCI I/O         ; OFF           ; QSF Assignment ; sdram_data[15]    ; PCI I/O         ; ON            ; Post-Fit Property ;
; sys_rst_n               ; PCI I/O         ; OFF           ; QSF Assignment ; sys_rst_n         ; PCI I/O         ; ON            ; Post-Fit Property ;
; sys_rst_n~input         ; PCI I/O         ; OFF           ; QSF Assignment ; sys_rst_n         ; PCI I/O         ; ON            ; Post-Fit Property ;
; i_hmbld1_uart_rxd       ; PCI I/O         ; OFF           ; QSF Assignment ; i_hmbld1_uart_rxd ; PCI I/O         ; ON            ; Post-Fit Property ;
; i_hmbld1_uart_rxd~input ; PCI I/O         ; OFF           ; QSF Assignment ; i_hmbld1_uart_rxd ; PCI I/O         ; ON            ; Post-Fit Property ;
; sys_clk                 ; PCI I/O         ; OFF           ; QSF Assignment ; sys_clk           ; PCI I/O         ; ON            ; Post-Fit Property ;
; sys_clk~input           ; PCI I/O         ; OFF           ; QSF Assignment ; sys_clk           ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_pclk                ; PCI I/O         ; OFF           ; QSF Assignment ; cam_pclk          ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_pclk~input          ; PCI I/O         ; OFF           ; QSF Assignment ; cam_pclk          ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[0]             ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[0]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[0]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_href                ; PCI I/O         ; OFF           ; QSF Assignment ; cam_href          ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_href~input          ; PCI I/O         ; OFF           ; QSF Assignment ; cam_href          ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[1]             ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[1]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[1]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[2]             ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[2]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[2]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[2]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[3]             ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[3]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[3]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[3]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[4]             ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[4]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[4]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[4]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[5]             ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[5]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[5]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[5]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[6]             ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[6]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[6]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[6]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[7]             ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[7]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_data[7]~input       ; PCI I/O         ; OFF           ; QSF Assignment ; cam_data[7]       ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_vsync               ; PCI I/O         ; OFF           ; QSF Assignment ; cam_vsync         ; PCI I/O         ; ON            ; Post-Fit Property ;
; cam_vsync~input         ; PCI I/O         ; OFF           ; QSF Assignment ; cam_vsync         ; PCI I/O         ; ON            ; Post-Fit Property ;
+-------------------------+-----------------+---------------+----------------+-------------------+-----------------+---------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/a/Desktop/bishe/ov5640_hdmi_radar/par/output_files/ov7725_hdmi.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,430 / 10,320 ( 43 % )    ;
;     -- Combinational with no register       ; 2210                       ;
;     -- Register only                        ; 866                        ;
;     -- Combinational with a register        ; 1354                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1423                       ;
;     -- 3 input functions                    ; 908                        ;
;     -- <=2 input functions                  ; 1233                       ;
;     -- Register only                        ; 866                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2837                       ;
;     -- arithmetic mode                      ; 727                        ;
;                                             ;                            ;
; Total registers*                            ; 2,236 / 11,172 ( 20 % )    ;
;     -- Dedicated logic registers            ; 2,220 / 10,320 ( 22 % )    ;
;     -- I/O registers                        ; 16 / 852 ( 2 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 338 / 645 ( 52 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 84 / 180 ( 47 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 10                         ;
; M9Ks                                        ; 37 / 46 ( 80 % )           ;
; Total block memory bits                     ; 295,424 / 423,936 ( 70 % ) ;
; Total block memory implementation bits      ; 340,992 / 423,936 ( 80 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global clocks                               ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 9% / 8% / 9%               ;
; Peak interconnect usage (total/H/V)         ; 13% / 13% / 14%            ;
; Maximum fan-out                             ; 961                        ;
; Highest non-global fan-out                  ; 447                        ;
; Total fan-out                               ; 19579                      ;
; Average fan-out                             ; 2.95                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                ;
+---------------------------------------------+-----------------------+---------------------+-------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub    ; sld_signaltap:auto_signaltap2 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+---------------------+-------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                 ; Low                           ; Low                            ;
;                                             ;                       ;                     ;                               ;                                ;
; Total logic elements                        ; 2989 / 10320 ( 29 % ) ; 196 / 10320 ( 2 % ) ; 1245 / 10320 ( 12 % )         ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 2016                  ; 74                  ; 120                           ; 0                              ;
;     -- Register only                        ; 170                   ; 14                  ; 682                           ; 0                              ;
;     -- Combinational with a register        ; 803                   ; 108                 ; 443                           ; 0                              ;
;                                             ;                       ;                     ;                               ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                     ;                               ;                                ;
;     -- 4 input functions                    ; 1109                  ; 71                  ; 243                           ; 0                              ;
;     -- 3 input functions                    ; 670                   ; 68                  ; 170                           ; 0                              ;
;     -- <=2 input functions                  ; 1040                  ; 43                  ; 150                           ; 0                              ;
;     -- Register only                        ; 170                   ; 14                  ; 682                           ; 0                              ;
;                                             ;                       ;                     ;                               ;                                ;
; Logic elements by mode                      ;                       ;                     ;                               ;                                ;
;     -- normal mode                          ; 2188                  ; 174                 ; 475                           ; 0                              ;
;     -- arithmetic mode                      ; 631                   ; 8                   ; 88                            ; 0                              ;
;                                             ;                       ;                     ;                               ;                                ;
; Total registers                             ; 989                   ; 122                 ; 1125                          ; 0                              ;
;     -- Dedicated logic registers            ; 973 / 10320 ( 9 % )   ; 122 / 10320 ( 1 % ) ; 1125 / 10320 ( 11 % )         ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 32                    ; 0                   ; 0                             ; 0                              ;
;                                             ;                       ;                     ;                               ;                                ;
; Total LABs:  partially or completely used   ; 219 / 645 ( 34 % )    ; 17 / 645 ( 3 % )    ; 102 / 645 ( 16 % )            ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                     ;                               ;                                ;
; Virtual pins                                ; 0                     ; 0                   ; 0                             ; 0                              ;
; I/O pins                                    ; 84                    ; 0                   ; 0                             ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 37376                 ; 0                   ; 258048                        ; 0                              ;
; Total RAM block bits                        ; 46080                 ; 0                   ; 294912                        ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )       ; 0 / 1 ( 0 % )                 ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )       ; 0 / 2 ( 0 % )                 ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 5 / 46 ( 10 % )       ; 0 / 46 ( 0 % )      ; 32 / 46 ( 69 % )              ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )       ; 0 / 12 ( 0 % )      ; 0 / 12 ( 0 % )                ; 5 / 12 ( 41 % )                ;
; Double Data Rate I/O output circuitry       ; 8 / 185 ( 4 % )       ; 0 / 185 ( 0 % )     ; 0 / 185 ( 0 % )               ; 0 / 185 ( 0 % )                ;
;                                             ;                       ;                     ;                               ;                                ;
; Connections                                 ;                       ;                     ;                               ;                                ;
;     -- Input Connections                    ; 641                   ; 176                 ; 1492                          ; 4                              ;
;     -- Registered Input Connections         ; 543                   ; 132                 ; 1204                          ; 0                              ;
;     -- Output Connections                   ; 1549                  ; 245                 ; 1                             ; 518                            ;
;     -- Registered Output Connections        ; 7                     ; 244                 ; 0                             ; 0                              ;
;                                             ;                       ;                     ;                               ;                                ;
; Internal Connections                        ;                       ;                     ;                               ;                                ;
;     -- Total Connections                    ; 13617                 ; 1262                ; 6485                          ; 529                            ;
;     -- Registered Connections               ; 4914                  ; 897                 ; 4214                          ; 0                              ;
;                                             ;                       ;                     ;                               ;                                ;
; External Connections                        ;                       ;                     ;                               ;                                ;
;     -- Top                                  ; 118                   ; 229                 ; 1321                          ; 522                            ;
;     -- sld_hub:auto_hub                     ; 229                   ; 20                  ; 172                           ; 0                              ;
;     -- sld_signaltap:auto_signaltap2        ; 1321                  ; 172                 ; 0                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 522                   ; 0                   ; 0                             ; 0                              ;
;                                             ;                       ;                     ;                               ;                                ;
; Partition Interface                         ;                       ;                     ;                               ;                                ;
;     -- Input Ports                          ; 35                    ; 33                  ; 185                           ; 4                              ;
;     -- Output Ports                         ; 79                    ; 50                  ; 138                           ; 7                              ;
;     -- Bidir Ports                          ; 17                    ; 0                   ; 0                             ; 0                              ;
;                                             ;                       ;                     ;                               ;                                ;
; Registered Ports                            ;                       ;                     ;                               ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                   ; 55                            ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 39                  ; 127                           ; 0                              ;
;                                             ;                       ;                     ;                               ;                                ;
; Port Connectivity                           ;                       ;                     ;                               ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 7                   ; 82                            ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                   ; 0                             ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                   ; 0                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                   ; 0                             ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                   ; 35                            ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                   ; 0                             ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                   ; 40                            ; 2                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 20                  ; 127                           ; 0                              ;
+---------------------------------------------+-----------------------+---------------------+-------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; cam_data[0]       ; K9    ; 4        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[1]       ; P8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[2]       ; N8    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[3]       ; M8    ; 3        ; 13           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[4]       ; P6    ; 3        ; 7            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[5]       ; N6    ; 3        ; 7            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[6]       ; R14   ; 4        ; 30           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_data[7]       ; T14   ; 4        ; 30           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_href          ; M9    ; 4        ; 21           ; 0            ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_pclk          ; R13   ; 4        ; 28           ; 0            ; 14           ; 74                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cam_vsync         ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; i_hmbld1_uart_rxd ; E6    ; 8        ; 7            ; 24           ; 7            ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_ctrl[0]       ; E15   ; 6        ; 34           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_ctrl[1]       ; M15   ; 5        ; 34           ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key_hmjld         ; E16   ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk           ; M2    ; 2        ; 0            ; 11           ; 14           ; 962                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n         ; M1    ; 2        ; 0            ; 11           ; 21           ; 264                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cam_pwdn          ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_rst_n         ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cam_scl           ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_bj_led1         ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_hmbld1_uart_txd ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[0]          ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[1]          ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[2]          ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[3]          ; N13   ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[4]          ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[5]          ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[6]          ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_seg[7]          ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[0]          ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[1]          ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[2]          ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[3]          ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[4]          ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_sel[5]          ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]     ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10]    ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11]    ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12]    ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]     ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]     ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]     ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]     ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]     ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]     ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]     ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]     ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]     ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]       ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]       ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n       ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke         ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk         ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n        ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]      ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]      ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n       ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n        ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_clk_n        ; A12   ; 7        ; 25           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_clk_p        ; B12   ; 7        ; 25           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[0]    ; A11   ; 7        ; 25           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[1]    ; A10   ; 7        ; 21           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_n[2]    ; A9    ; 7        ; 16           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[0]    ; B11   ; 7        ; 25           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[1]    ; B10   ; 7        ; 21           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tmds_data_p[2]    ; B9    ; 7        ; 16           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                              ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+
; cam_sda        ; L10   ; 4        ; 25           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|sda_dir                                                                                  ; -                   ;
; sdram_data[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
; sdram_data[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                             ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------+------------------------+---------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                   ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                   ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                   ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                   ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                   ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                   ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; sdram_data[10]      ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; sdram_data[11]      ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; sdram_data[8]       ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; sdram_dqm[1]        ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_cke           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_addr[12]      ; Dual Purpose Pin          ;
; E6       ; DATA6                 ; Use as regular IO      ; i_hmbld1_uart_rxd   ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 0 / 17 ( 0 % )    ; 2.5V          ; --           ;
; 2        ; 2 / 19 ( 11 % )   ; 2.5V          ; --           ;
; 3        ; 5 / 26 ( 19 % )   ; 2.5V          ; --           ;
; 4        ; 19 / 27 ( 70 % )  ; 2.5V          ; --           ;
; 5        ; 24 / 25 ( 96 % )  ; 2.5V          ; --           ;
; 6        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 7        ; 18 / 26 ( 69 % )  ; 2.5V          ; --           ;
; 8        ; 2 / 26 ( 8 % )    ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; o_hmbld1_uart_txd               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; tmds_data_n[2]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; tmds_data_n[1]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; tmds_data_n[0]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; tmds_clk_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; sdram_addr[4]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; tmds_data_p[2]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; tmds_data_p[1]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; tmds_data_p[0]                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; tmds_clk_p                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; sdram_clk                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; o_seg[2]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; o_seg[7]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; o_bj_led1                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; i_hmbld1_uart_rxd               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; sdram_addr[1]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; key_ctrl[0]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key_hmjld                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; sdram_addr[0]                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12]                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_data[8]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo             ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms             ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_data[9]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_data[11]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_data[10]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; cam_data[0]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; sdram_cs_n                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_data[7]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_data[13]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_data[12]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; cam_rst_n                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; cam_sda                         ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_data[6]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_data[3]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_data[4]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_data[5]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_data[15]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_data[14]                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; sys_rst_n                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; sys_clk                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; cam_data[3]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; cam_href                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; o_seg[4]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; o_seg[0]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; sdram_data[1]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; key_ctrl[1]                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; cam_data[5]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; cam_data[2]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; cam_scl                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; o_seg[5]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; o_seg[1]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; o_seg[3]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; sdram_data[2]                   ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; o_sel[4]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; o_sel[5]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; cam_data[4]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; cam_data[1]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; cam_vsync                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; o_seg[6]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_data[0]                   ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; o_sel[2]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; o_sel[3]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; cam_pwdn                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; cam_pclk                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; cam_data[6]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; o_sel[1]                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; cam_data[7]                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; o_sel[0]                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                   ;
+-------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                          ; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 ; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1                                           ; ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1                                             ;
; PLL mode                      ; Normal                                                                                           ; Normal                                                                                                     ;
; Compensate clock              ; clock0                                                                                           ; clock0                                                                                                     ;
; Compensated input/output pins ; --                                                                                               ; --                                                                                                         ;
; Switchover type               ; --                                                                                               ; --                                                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                                         ; 50.0 MHz                                                                                                   ;
; Input frequency 1             ; --                                                                                               ; --                                                                                                         ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                         ; 10.0 MHz                                                                                                   ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                        ; 710.0 MHz                                                                                                  ;
; VCO post scale K counter      ; 2                                                                                                ; --                                                                                                         ;
; VCO frequency control         ; Auto                                                                                             ; Auto                                                                                                       ;
; VCO phase shift step          ; 208 ps                                                                                           ; 176 ps                                                                                                     ;
; VCO multiply                  ; --                                                                                               ; --                                                                                                         ;
; VCO divide                    ; --                                                                                               ; --                                                                                                         ;
; Freq min lock                 ; 25.0 MHz                                                                                         ; 49.0 MHz                                                                                                   ;
; Freq max lock                 ; 54.18 MHz                                                                                        ; 91.58 MHz                                                                                                  ;
; M VCO Tap                     ; 2                                                                                                ; 0                                                                                                          ;
; M Initial                     ; 2                                                                                                ; 1                                                                                                          ;
; M value                       ; 12                                                                                               ; 71                                                                                                         ;
; N value                       ; 1                                                                                                ; 5                                                                                                          ;
; Charge pump current           ; setting 1                                                                                        ; setting 1                                                                                                  ;
; Loop filter resistance        ; setting 27                                                                                       ; setting 24                                                                                                 ;
; Loop filter capacitance       ; setting 0                                                                                        ; setting 0                                                                                                  ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                               ; 450 kHz to 980 kHz                                                                                         ;
; Bandwidth type                ; Medium                                                                                           ; Medium                                                                                                     ;
; Real time reconfigurable      ; Off                                                                                              ; Off                                                                                                        ;
; Scan chain MIF file           ; --                                                                                               ; --                                                                                                         ;
; Preserve PLL counter order    ; Off                                                                                              ; Off                                                                                                        ;
; PLL location                  ; PLL_1                                                                                            ; PLL_2                                                                                                      ;
; Inclk0 signal                 ; sys_clk                                                                                          ; sys_clk                                                                                                    ;
; Inclk1 signal                 ; --                                                                                               ; --                                                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                                    ; Global Clock                                                                                               ;
; Inclk1 signal type            ; --                                                                                               ; --                                                                                                         ;
+-------------------------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; Name                                                                                                                   ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                          ;
+------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0]           ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 2       ; 2       ; ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[0]         ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1]           ; clock1       ; 2    ; 1   ; 100.0 MHz        ; -75 (-2083 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[1]         ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2]           ; clock2       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 3.75 (208 ps)    ; 50/50      ; C1      ; 12            ; 6/6 Even   ; --            ; 2       ; 2       ; ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[2]         ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 71   ; 50  ; 71.0 MHz         ; 0 (0 ps)       ; 4.50 (176 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 71   ; 10  ; 355.0 MHz        ; 0 (0 ps)       ; 22.50 (176 ps)   ; 50/50      ; C1      ; 2             ; 1/1 Even   ; --            ; 1       ; 0       ; ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;
+------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |my_top                                                                                                 ; 4430 (7)    ; 2220 (0)                  ; 16 (16)       ; 295424      ; 37   ; 0            ; 0       ; 0         ; 84   ; 0            ; 2210 (7)     ; 866 (0)           ; 1354 (0)         ; |my_top                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Kalman:Kalman|                                                                                      ; 94 (0)      ; 55 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 4 (0)             ; 51 (0)           ; |my_top|Kalman:Kalman                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |Kalman_forecastOne:Kalman_forecastOne1|                                                          ; 15 (15)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 9 (9)            ; |my_top|Kalman:Kalman|Kalman_forecastOne:Kalman_forecastOne1                                                                                                                                                                                                                                                                                ; work         ;
;       |ROM_drive:ROM_drive1|                                                                            ; 79 (12)     ; 46 (9)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (3)       ; 4 (0)             ; 42 (9)           ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1                                                                                                                                                                                                                                                                                                  ; work         ;
;          |ROM:ROM1|                                                                                     ; 67 (0)      ; 37 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 33 (0)           ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1                                                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                                                           ; 67 (0)      ; 37 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 33 (0)           ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_3sa1:auto_generated|                                                         ; 67 (0)      ; 37 (0)                    ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 4 (0)             ; 33 (0)           ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated                                                                                                                                                                                                                          ; work         ;
;                   |altsyncram_ubc2:altsyncram1|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1                                                                                                                                                                                              ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                           ; 67 (44)     ; 37 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (16)      ; 4 (4)             ; 33 (24)          ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                               ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                             ; work         ;
;    |hmj_ld_top:hmj_ld1_top|                                                                             ; 1353 (0)    ; 234 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1119 (0)     ; 75 (0)            ; 159 (0)          ; |my_top|hmj_ld_top:hmj_ld1_top                                                                                                                                                                                                                                                                                                              ; work         ;
;       |Controller:CONM|                                                                                 ; 129 (77)    ; 91 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (19)      ; 3 (3)             ; 88 (55)          ; |my_top|hmj_ld_top:hmj_ld1_top|Controller:CONM                                                                                                                                                                                                                                                                                              ; work         ;
;          |UartTx:TX|                                                                                    ; 52 (52)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 33 (33)          ; |my_top|hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX                                                                                                                                                                                                                                                                                    ; work         ;
;       |RecDecode:RecDecode|                                                                             ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 37 (37)          ; |my_top|hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode                                                                                                                                                                                                                                                                                          ; work         ;
;       |UartRx:comb_3|                                                                                   ; 134 (134)   ; 106 (106)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 72 (72)           ; 34 (34)          ; |my_top|hmj_ld_top:hmj_ld1_top|UartRx:comb_3                                                                                                                                                                                                                                                                                                ; work         ;
;       |lpm_divide:Div0|                                                                                 ; 85 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (0)       ; 0 (0)             ; 10 (0)           ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div0                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_jkm:auto_generated|                                                                ; 85 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (0)       ; 0 (0)             ; 10 (0)           ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_bnh:divider|                                                               ; 85 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (0)       ; 0 (0)             ; 10 (0)           ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_aaf:divider|                                                                  ; 85 (85)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 0 (0)             ; 10 (10)          ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div1|                                                                                 ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (0)      ; 0 (0)             ; 1 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div1                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_fkm:auto_generated|                                                                ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (0)      ; 0 (0)             ; 1 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_7nh:divider|                                                               ; 185 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (0)      ; 0 (0)             ; 1 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_2af:divider|                                                                  ; 185 (185)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 184 (184)    ; 0 (0)             ; 1 (1)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div2|                                                                                 ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 198 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div2                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_5jm:auto_generated|                                                                ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 198 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_tlh:divider|                                                               ; 201 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 198 (0)      ; 0 (0)             ; 3 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_e7f:divider|                                                                  ; 201 (201)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 198 (198)    ; 0 (0)             ; 3 (3)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Div3|                                                                                 ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div3                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_2jm:auto_generated|                                                                ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 160 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                                                  ; 160 (160)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod0|                                                                                 ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                                                  ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod1|                                                                                 ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                                                  ; 94 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (94)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod2|                                                                                 ; 127 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                ; 127 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 127 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                                                  ; 127 (127)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (127)    ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                              ; work         ;
;       |lpm_divide:Mod3|                                                                                 ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3                                                                                                                                                                                                                                                                                              ; work         ;
;          |lpm_divide_5bm:auto_generated|                                                                ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;             |sign_div_unsign_qlh:divider|                                                               ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (0)      ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                                                                    ; work         ;
;                |alt_u_div_87f:divider|                                                                  ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (163)    ; 0 (0)             ; 0 (0)            ; |my_top|hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                                                                                                                                                                                                              ; work         ;
;    |ov5640_hdmi:ov5640_hdmi|                                                                            ; 1486 (3)    ; 645 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 841 (3)      ; 89 (0)            ; 556 (0)          ; |my_top|ov5640_hdmi:ov5640_hdmi                                                                                                                                                                                                                                                                                                             ; work         ;
;       |cmos_capture_data:u_cmos_capture_data|                                                           ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 33 (33)          ; |my_top|ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data                                                                                                                                                                                                                                                                       ; work         ;
;       |hdmi_top:u_hdmi_top|                                                                             ; 376 (0)     ; 172 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (0)      ; 8 (0)             ; 164 (0)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top                                                                                                                                                                                                                                                                                         ; work         ;
;          |dvi_transmitter_top:u_rgb2dvi_0|                                                              ; 331 (0)     ; 150 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 181 (0)      ; 8 (0)             ; 142 (0)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0                                                                                                                                                                                                                                                         ; work         ;
;             |asyn_rst_syn:reset_syn|                                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn                                                                                                                                                                                                                                  ; work         ;
;             |dvi_encoder:encoder_b|                                                                     ; 94 (94)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (57)      ; 1 (1)             ; 36 (36)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b                                                                                                                                                                                                                                   ; work         ;
;             |dvi_encoder:encoder_g|                                                                     ; 101 (101)   ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 4 (4)             ; 33 (33)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g                                                                                                                                                                                                                                   ; work         ;
;             |dvi_encoder:encoder_r|                                                                     ; 93 (93)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (60)      ; 2 (2)             ; 31 (31)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r                                                                                                                                                                                                                                   ; work         ;
;             |serializer_10_to_1:serializer_b|                                                           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b                                                                                                                                                                                                                         ; work         ;
;                |ddio_out:u_ddio_out_n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n                                                                                                                                                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                     ; work         ;
;                |ddio_out:u_ddio_out_p|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p                                                                                                                                                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                     ; work         ;
;             |serializer_10_to_1:serializer_clk|                                                         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk                                                                                                                                                                                                                       ; work         ;
;                |ddio_out:u_ddio_out_n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n                                                                                                                                                                                                 ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                               ; work         ;
;                      |ddio_out_p9j:auto_generated|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                   ; work         ;
;                |ddio_out:u_ddio_out_p|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p                                                                                                                                                                                                 ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                               ; work         ;
;                      |ddio_out_p9j:auto_generated|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                   ; work         ;
;             |serializer_10_to_1:serializer_g|                                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g                                                                                                                                                                                                                         ; work         ;
;                |ddio_out:u_ddio_out_n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n                                                                                                                                                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                     ; work         ;
;                |ddio_out:u_ddio_out_p|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p                                                                                                                                                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_g|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                     ; work         ;
;             |serializer_10_to_1:serializer_r|                                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r                                                                                                                                                                                                                         ; work         ;
;                |ddio_out:u_ddio_out_n|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n                                                                                                                                                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_n|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                     ; work         ;
;                |ddio_out:u_ddio_out_p|                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p                                                                                                                                                                                                   ; work         ;
;                   |altddio_out:ALTDDIO_OUT_component|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                 ; work         ;
;                      |ddio_out_p9j:auto_generated|                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_r|ddio_out:u_ddio_out_p|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                     ; work         ;
;          |video_driver:u_video_driver|                                                                  ; 64 (64)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 41 (41)          ; |my_top|ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver                                                                                                                                                                                                                                                             ; work         ;
;       |i2c_dri:u_i2c_dr|                                                                                ; 115 (115)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 10 (10)           ; 44 (44)          ; |my_top|ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr                                                                                                                                                                                                                                                                                            ; work         ;
;       |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                                                                 ; 411 (411)   ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 365 (365)    ; 0 (0)             ; 46 (46)          ; |my_top|ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                                                                                                                                                             ; work         ;
;       |pll_clk:u_pll|                                                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll                                                                                                                                                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                                                                      ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                       ; work         ;
;             |pll_clk_altpll:auto_generated|                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                                                                                                                                         ; work         ;
;       |pll_hdmi:pll_hdmi_inst|                                                                          ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst                                                                                                                                                                                                                                                                                      ; work         ;
;          |altpll:altpll_component|                                                                      ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component                                                                                                                                                                                                                                                              ; work         ;
;             |pll_hdmi_altpll:auto_generated|                                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated                                                                                                                                                                                                                               ; work         ;
;       |sdram_top:u_sdram_top|                                                                           ; 544 (0)     ; 338 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 205 (0)      ; 71 (0)            ; 268 (0)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top                                                                                                                                                                                                                                                                                       ; work         ;
;          |sdram_controller:u_sdram_controller|                                                          ; 203 (0)     ; 102 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 99 (0)       ; 32 (0)            ; 72 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                                                                                                                                   ; work         ;
;             |sdram_cmd:u_sdram_cmd|                                                                     ; 67 (67)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 0 (0)             ; 20 (20)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                                                                                                                                             ; work         ;
;             |sdram_ctrl:u_sdram_ctrl|                                                                   ; 101 (101)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 0 (0)             ; 51 (51)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                                                                                                                                           ; work         ;
;             |sdram_data:u_sdram_data|                                                                   ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                                                                                                                                           ; work         ;
;          |sdram_fifo_ctrl:u_sdram_fifo_ctrl|                                                            ; 343 (80)    ; 236 (40)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (40)     ; 39 (1)            ; 198 (39)         ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                                                                                                                                     ; work         ;
;             |rdfifo:u_rdfifo|                                                                           ; 131 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 79 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                                                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                                                                ; 131 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 79 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                                                                                                                                             ; work         ;
;                   |dcfifo_aol1:auto_generated|                                                          ; 131 (52)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (15)      ; 19 (8)            ; 79 (2)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                                                                                                                                  ; work         ;
;                      |a_gray2bin_7ib:wrptr_g_gray2bin|                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                                                  ; work         ;
;                      |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                                                  ; work         ;
;                      |a_graycounter_2lc:wrptr_g1p|                                                      ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                      ; work         ;
;                      |a_graycounter_677:rdptr_g1p|                                                      ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                      ; work         ;
;                      |alt_synch_pipe_0e8:ws_dgrp|                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                                                                       ; work         ;
;                         |dffpipe_re9:dffpipe4|                                                          ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4                                                                                                                                  ; work         ;
;                      |altsyncram_em31:fifo_ram|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                         ; work         ;
;                      |dffpipe_pe9:ws_brp|                                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                               ; work         ;
;                      |dffpipe_pe9:ws_bwp|                                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                               ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                    ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                    ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|                                                   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                   ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                   ; work         ;
;             |wrfifo:u_wrfifo|                                                                           ; 132 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 80 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                                                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                                                                ; 132 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 19 (0)            ; 80 (0)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                                                                                                                                             ; work         ;
;                   |dcfifo_nnl1:auto_generated|                                                          ; 132 (51)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (13)      ; 19 (8)            ; 80 (3)           ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                                                                                                                                                  ; work         ;
;                      |a_gray2bin_7ib:rdptr_g_gray2bin|                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                                  ; work         ;
;                      |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                  ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                                  ; work         ;
;                      |a_graycounter_2lc:wrptr_g1p|                                                      ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                                      ; work         ;
;                      |a_graycounter_677:rdptr_g1p|                                                      ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                                      ; work         ;
;                      |alt_synch_pipe_vd8:rs_dgwp|                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                                                                       ; work         ;
;                         |dffpipe_qe9:dffpipe11|                                                         ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11                                                                                                                                 ; work         ;
;                      |altsyncram_em31:fifo_ram|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                                                                                                                                                         ; work         ;
;                      |cmpr_c66:wrfull_eq_comp_lsb|                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                                                                      ; work         ;
;                      |dffpipe_pe9:rs_brp|                                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                               ; work         ;
;                      |dffpipe_pe9:rs_bwp|                                                               ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                               ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                    ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                    ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|                                                   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                                                   ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |my_top|ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                                                   ; work         ;
;    |seg_show:seg_show|                                                                                  ; 51 (0)      ; 39 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 2 (0)             ; 39 (0)           ; |my_top|seg_show:seg_show                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |freq1:freq_dut|                                                                                  ; 21 (21)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |my_top|seg_show:seg_show|freq1:freq_dut                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sel_seg_code:sel_seg_code_dut|                                                                   ; 30 (0)      ; 23 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 2 (0)             ; 23 (0)           ; |my_top|seg_show:seg_show|sel_seg_code:sel_seg_code_dut                                                                                                                                                                                                                                                                                     ; work         ;
;          |seg_encode:seg_encode_dut|                                                                    ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |my_top|seg_show:seg_show|sel_seg_code:sel_seg_code_dut|seg_encode:seg_encode_dut                                                                                                                                                                                                                                                           ; work         ;
;          |sel_code:sel_code_dut|                                                                        ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 16 (16)          ; |my_top|seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut                                                                                                                                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 196 (1)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 14 (0)            ; 108 (0)          ; |my_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 195 (154)   ; 122 (94)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (60)      ; 14 (14)           ; 108 (83)         ; |my_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |my_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |my_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap2|                                                                      ; 1245 (127)  ; 1125 (126)                ; 0 (0)         ; 258048      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 120 (1)      ; 682 (126)         ; 443 (0)          ; |my_top|sld_signaltap:auto_signaltap2                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1118 (0)    ; 999 (0)                   ; 0 (0)         ; 258048      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (0)      ; 556 (0)           ; 443 (0)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1118 (369)  ; 999 (336)                 ; 0 (0)         ; 258048      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (33)     ; 556 (279)         ; 443 (56)         ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |LPM_SHIFTREG:segment_offset_config_deserialize|                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |LPM_SHIFTREG:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register                                                                                                                                                                                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 51 (51)           ; 26 (0)           ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 258048      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_b124:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 258048      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated                                                                                                                                           ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 106 (106)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 12 (12)           ; 60 (60)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 352 (1)     ; 331 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 202 (0)           ; 129 (1)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |LPM_SHIFTREG:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|LPM_SHIFTREG:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 315 (0)     ; 315 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 189 (0)           ; 126 (0)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |LPM_SHIFTREG:trigger_condition_deserialize|                                          ; 189 (189)   ; 189 (189)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 126 (126)         ; 63 (63)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 189 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 63 (0)            ; 126 (0)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 32 (22)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 9 (0)             ; 2 (1)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |LPM_SHIFTREG:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 154 (10)    ; 137 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (10)      ; 0 (0)             ; 137 (0)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_kgi:auto_generated|                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated                                                       ; work         ;
;                |LPM_COUNTER:read_pointer_counter|                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated                                                                                ; work         ;
;                |LPM_COUNTER:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                      ; work         ;
;                |LPM_COUNTER:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |LPM_SHIFTREG:info_data_shift_out|                                                       ; 25 (25)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out                                                                                                        ; work         ;
;                |LPM_SHIFTREG:ram_data_shift_out|                                                        ; 63 (63)     ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 63 (63)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out                                                                                                         ; work         ;
;                |LPM_SHIFTREG:status_data_shift_out|                                                     ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; |my_top|sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+
; key_hmjld         ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; key_ctrl[0]       ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; key_ctrl[1]       ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; cam_rst_n         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam_pwdn          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam_scl           ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_clk         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cke         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cs_n        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ras_n       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_cas_n       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_we_n        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[0]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_ba[1]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[0]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_dqm[1]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[0]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[1]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[2]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[3]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[4]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[5]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[6]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[7]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[8]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[9]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[10]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[11]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; sdram_addr[12]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; tmds_clk_p        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_clk_n        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_p[2]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; tmds_data_n[2]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; o_hmbld1_uart_txd ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_bj_led1         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_sel[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[0]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[1]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[2]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[3]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[4]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[5]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[6]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; o_seg[7]          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; cam_sda           ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; sdram_data[0]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[1]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[2]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[3]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[4]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[5]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[6]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[7]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[8]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[9]     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[10]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[11]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[12]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sdram_data[13]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[14]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sdram_data[15]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; sys_rst_n         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; i_hmbld1_uart_rxd ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; sys_clk           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; cam_pclk          ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --       ; --   ;
; cam_data[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_href          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[1]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[2]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[4]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_data[5]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; cam_data[6]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; cam_data[7]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; cam_vsync         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; key_hmjld                                                                                                                                                                                             ;                   ;         ;
; key_ctrl[0]                                                                                                                                                                                           ;                   ;         ;
; key_ctrl[1]                                                                                                                                                                                           ;                   ;         ;
; cam_sda                                                                                                                                                                                               ;                   ;         ;
; sdram_data[0]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                      ; 0                 ; 6       ;
; sdram_data[1]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                      ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[4]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[5]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[6]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                      ; 0                 ; 6       ;
; sdram_data[7]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[8]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                      ; 0                 ; 6       ;
; sdram_data[9]                                                                                                                                                                                         ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]~feeder                                                               ; 1                 ; 6       ;
; sdram_data[10]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]~feeder                                                              ; 1                 ; 6       ;
; sdram_data[11]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]~feeder                                                              ; 1                 ; 6       ;
; sdram_data[12]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                     ; 1                 ; 6       ;
; sdram_data[13]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                     ; 0                 ; 6       ;
; sdram_data[14]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]~feeder                                                              ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                                        ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                     ; 0                 ; 6       ;
; sys_rst_n                                                                                                                                                                                             ;                   ;         ;
; i_hmbld1_uart_rxd                                                                                                                                                                                     ;                   ;         ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[3]~0                                                                                                                                               ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Selector5~1                                                                                                                                               ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[3]~0                                                                                                                                                ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[0]~2                                                                                                                                                ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Selector4~0                                                                                                                                               ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[7]~0                                                                                                                                             ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[6]~1                                                                                                                                             ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[5]~2                                                                                                                                             ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[4]~3                                                                                                                                             ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[3]~4                                                                                                                                             ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[2]~5                                                                                                                                             ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[1]~6                                                                                                                                             ; 1                 ; 6       ;
;      - hmj_ld_top:hmj_ld1_top|UartRx:comb_3|CurrByte[0]~7                                                                                                                                             ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap2|acq_data_in_reg[1]                                                                                                                                               ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap2|acq_trigger_in_reg[1]~feeder                                                                                                                                     ; 1                 ; 6       ;
; sys_clk                                                                                                                                                                                               ;                   ;         ;
; cam_pclk                                                                                                                                                                                              ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                     ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                  ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                        ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                     ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                     ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                   ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; 1                 ; 0       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0       ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9       ; 0                 ; 6       ;
; cam_data[0]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                    ; 0                 ; 6       ;
; cam_href                                                                                                                                                                                              ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|byte_flag~0                                                                                                                      ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~0                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                    ; 0                 ; 6       ;
; cam_data[1]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~1                                                                                                                    ; 0                 ; 6       ;
; cam_data[2]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~2                                                                                                                    ; 0                 ; 6       ;
; cam_data[3]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~3                                                                                                                    ; 0                 ; 6       ;
; cam_data[4]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~4                                                                                                                    ; 0                 ; 6       ;
; cam_data[5]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                   ; 1                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~5                                                                                                                    ; 1                 ; 6       ;
; cam_data[6]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                   ; 1                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~6                                                                                                                    ; 1                 ; 6       ;
; cam_data[7]                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                   ; 0                 ; 6       ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_data_d0~7                                                                                                                    ; 0                 ; 6       ;
; cam_vsync                                                                                                                                                                                             ;                   ;         ;
;      - ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                     ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Kalman:Kalman|ROM_drive:ROM_drive1|Equal0~2                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y14_N30 ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                ; LCCOMB_X11_Y17_N4  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                   ; LCCOMB_X11_Y20_N10 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                   ; LCCOMB_X11_Y17_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                   ; LCCOMB_X11_Y17_N26 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~11                                                                                                                                        ; LCCOMB_X11_Y17_N0  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~11                                                                                                                                        ; LCCOMB_X10_Y21_N26 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4                                                                                               ; LCCOMB_X11_Y20_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12                                                                                         ; LCCOMB_X11_Y20_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19                                                                                         ; LCCOMB_X12_Y20_N14 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                       ; JTAG_X1_Y12_N0     ; 658     ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                       ; JTAG_X1_Y12_N0     ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cam_pclk                                                                                                                                                                                                                                                                                           ; PIN_R13            ; 74      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|Selector0~1                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y7_N26  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|Selector4~1                                                                                                                                                                                                                                       ; LCCOMB_X26_Y7_N10  ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|Selector9~4                                                                                                                                                                                                                                       ; LCCOMB_X26_Y7_N22  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|temp_data[4]~0                                                                                                                                                                                                                                    ; LCCOMB_X26_Y7_N0   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|tx_cnt[3]~24                                                                                                                                                                                                                                      ; LCCOMB_X26_Y7_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|WideOr1                                                                                                                                                                                                                                                     ; LCCOMB_X30_Y7_N14  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|delay_cnt[1]~78                                                                                                                                                                                                                                             ; LCCOMB_X28_Y7_N0   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|OutEn                                                                                                                                                                                                                                                   ; FF_X12_Y8_N25      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[3]~1                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y5_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|DataBuff[71]~3                                                                                                                                                                                                                                                ; LCCOMB_X9_Y5_N30   ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[3]~0                                                                                                                                                                                                                                                    ; LCCOMB_X11_Y5_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxFull~0                                                                                                                                                                                                                                                      ; LCCOMB_X10_Y5_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|always1~0                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y5_N16  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                                                                                                                     ; LCCOMB_X19_Y7_N14  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|comb~0                                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y5_N0   ; 33      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                                                                                                         ; FF_X28_Y15_N1      ; 44      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                                                                                                           ; FF_X26_Y17_N17     ; 44      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]~23                                                                                                                                                                                                                ; LCCOMB_X28_Y10_N14 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]~29                                                                                                                                                                                                                ; LCCOMB_X19_Y14_N4  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]~30                                                                                                                                                                                                                ; LCCOMB_X28_Y10_N10 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector1~1                                                                                                                                                                                                                                               ; LCCOMB_X7_Y7_N30   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[6]~20                                                                                                                                                                                                                                                 ; LCCOMB_X7_Y7_N12   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk                                                                                                                                                                                                                                                   ; FF_X31_Y12_N9      ; 89      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|sda_dir                                                                                                                                                                                                                                                   ; FF_X9_Y7_N27       ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|st_done                                                                                                                                                                                                                                                   ; FF_X8_Y7_N5        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                                                                                                                ; LCCOMB_X12_Y10_N30 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                                                                                                   ; FF_X11_Y10_N17     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                       ; PLL_1              ; 275     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                       ; PLL_1              ; 11      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                       ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                             ; PLL_2              ; 161     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                             ; PLL_2              ; 49      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                             ; PLL_2              ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|rst_n                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y5_N22  ; 447     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]~0                                                                                                                                                                            ; LCCOMB_X24_Y12_N26 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                                                                              ; LCCOMB_X18_Y4_N30  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                                                                              ; LCCOMB_X14_Y8_N8   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~2                                                                                                                                                                              ; LCCOMB_X21_Y8_N16  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]~2                                                                                                                                                                         ; LCCOMB_X21_Y8_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                                                                                                                 ; LCCOMB_X25_Y8_N14  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                                                                                ; LCCOMB_X23_Y7_N18  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                                                                             ; FF_X23_Y7_N19      ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~1                                                                                                                                   ; LCCOMB_X28_Y10_N24 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                                                                                                   ; LCCOMB_X32_Y10_N16 ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                                                                                                     ; LCCOMB_X23_Y8_N18  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~0                                                                                                                                                                                                ; LCCOMB_X23_Y10_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                                                                                                   ; LCCOMB_X17_Y5_N16  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                                                                                                   ; LCCOMB_X19_Y7_N2   ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; seg_show:seg_show|freq1:freq_dut|LessThan0~4                                                                                                                                                                                                                                                       ; LCCOMB_X33_Y13_N16 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; seg_show:seg_show|freq1:freq_dut|clk_1k                                                                                                                                                                                                                                                            ; FF_X33_Y13_N9      ; 23      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                              ; FF_X8_Y18_N7       ; 60      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                   ; LCCOMB_X9_Y17_N30  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                     ; LCCOMB_X9_Y17_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                   ; LCCOMB_X10_Y20_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                      ; LCCOMB_X8_Y20_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                     ; LCCOMB_X8_Y20_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; FF_X12_Y21_N17     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                      ; LCCOMB_X9_Y21_N8   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                        ; FF_X12_Y21_N31     ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16                                                                                                                                                                                                                     ; LCCOMB_X9_Y21_N12  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                        ; FF_X11_Y22_N31     ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                        ; FF_X11_Y22_N21     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                        ; LCCOMB_X10_Y20_N14 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                                                                                                 ; LCCOMB_X10_Y17_N4  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                                                                                                                                                 ; LCCOMB_X9_Y17_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                           ; LCCOMB_X9_Y21_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                               ; LCCOMB_X11_Y21_N24 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14                                                                                                                                                                                                              ; LCCOMB_X11_Y21_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                ; LCCOMB_X9_Y17_N2   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                           ; LCCOMB_X12_Y17_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                           ; LCCOMB_X12_Y17_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                   ; FF_X8_Y18_N3       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                  ; FF_X8_Y18_N27      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; FF_X8_Y18_N15      ; 60      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                   ; FF_X11_Y21_N31     ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                            ; LCCOMB_X8_Y18_N10  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; FF_X8_Y18_N9       ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X13_Y19_N18 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X13_Y19_N20 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X14_Y19_N31     ; 35      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X14_Y19_N24 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; LCCOMB_X10_Y19_N10 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; LCCOMB_X10_Y19_N12 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X10_Y15_N3      ; 402     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]~1                                                                                                                                       ; LCCOMB_X6_Y20_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                          ; LCCOMB_X14_Y19_N20 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X14_Y19_N28 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X11_Y16_N10 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[5]~0 ; LCCOMB_X13_Y17_N24 ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X11_Y16_N4  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X11_Y16_N6  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X13_Y17_N8  ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X13_Y17_N26 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                                     ; LCCOMB_X6_Y19_N18  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                                ; LCCOMB_X6_Y19_N4   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                   ; LCCOMB_X12_Y18_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]~34                                                                                                                                                                  ; LCCOMB_X6_Y20_N28  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; LCCOMB_X10_Y19_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X10_Y19_N16 ; 215     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                            ; PIN_M2             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                                                                            ; PIN_M2             ; 961     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                          ; PIN_M1             ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                                                                          ; PIN_M1             ; 244     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                   ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                           ; JTAG_X1_Y12_N0 ; 658     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk                                                                       ; FF_X31_Y12_N9  ; 89      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0]           ; PLL_1          ; 275     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1]           ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2]           ; PLL_1          ; 11      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2          ; 161     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2          ; 49      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; seg_show:seg_show|freq1:freq_dut|clk_1k                                                                                ; FF_X33_Y13_N9  ; 23      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sys_clk                                                                                                                ; PIN_M2         ; 961     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                                                              ; PIN_M1         ; 244     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                               ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ov5640_hdmi:ov5640_hdmi|rst_n                                                                                                                                                                                                                                                                      ; 447     ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; 402     ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 215     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                                                                                                                                                                            ; 172     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                                                                                                                                                                            ; 166     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                                                                                                                                                                            ; 161     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                                                                                                                                                                            ; 143     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                                                                                                                                                                            ; 135     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                                                                                                                                                                            ; 131     ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                                                                                                                                                                            ; 117     ;
; ~GND                                                                                                                                                                                                                                                                                               ; 89      ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                                                                                                                                                                            ; 88      ;
; cam_pclk~input                                                                                                                                                                                                                                                                                     ; 74      ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|DataBuff[71]~3                                                                                                                                                                                                                                                ; 72      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 67      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                       ; 64      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                   ; 60      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                              ; 60      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|de_reg                                                                                                                                                                                           ; 44      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|asyn_rst_syn:reset_syn|reset_2                                                                                                                                                                                         ; 44      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                  ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                        ; 38      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                   ; 38      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_13_result_int[14]~20                                                                                                                                                ; 36      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                        ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                        ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 34      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11]                           ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10]                           ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]                            ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]                            ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]                            ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]                            ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]                            ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]                            ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[3]                            ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[2]                            ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]                            ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[0]                            ; 33      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                      ; 33      ;
; ov5640_hdmi:ov5640_hdmi|comb~0                                                                                                                                                                                                                                                                     ; 33      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]~34                                                                                                                                                                  ; 32      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; 32      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                        ; 32      ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|delay_cnt[1]~78                                                                                                                                                                                                                                             ; 32      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_12_result_int[11]~16                                                                                                                                                ; 31      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_11_result_int[11]~16                                                                                                                                                ; 31      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_10_result_int[11]~16                                                                                                                                                ; 31      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 30      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_wrreq~0                                                                                                                                   ; 30      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                            ; 30      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                     ; 29      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_13_result_int[11]~16                                                                                                                                                ; 29      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_9_result_int[10]~14                                                                                                                                                 ; 28      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                   ; 27      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                          ; 26      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                ; 26      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 25      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 25      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 25      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_clk|Equal0~0                                                                                                                                                                             ; 25      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                            ; 25      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_14_result_int[15]~22                                                                                                                                                ; 25      ;
; sld_signaltap:auto_signaltap2|~GND                                                                                                                                                                                                                                                                 ; 24      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                            ; 24      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[4]                                                                                                                                                                                                                                                    ; 24      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~1                                                                                                                                   ; 23      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|valid_rdreq~0                                                                                                                                   ; 23      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|decision2                                                                                                                                                                                        ; 23      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|decision2                                                                                                                                                                                        ; 23      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector1~1                                                                                                                                                                                                                                               ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                        ; 22      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_wrreq~0                                                                                                                                   ; 22      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[5]                                                                                                                                                                                                                                                    ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_13_result_int[8]~12                                                                                                                                                 ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_12_result_int[8]~12                                                                                                                                                 ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_11_result_int[8]~12                                                                                                                                                 ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_10_result_int[8]~12                                                                                                                                                 ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_9_result_int[8]~12                                                                                                                                                  ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_8_result_int[8]~12                                                                                                                                                  ; 22      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_7_result_int[8]~12                                                                                                                                                  ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                       ; 21      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_en~2                                                                                                                                                                                                                 ; 21      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[3]                                                                                                                                                                                                                                                    ; 21      ;
; sys_rst_n~input                                                                                                                                                                                                                                                                                    ; 20      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_de~0                                                                                                                                                                                                                 ; 20      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                                                                                                            ; 20      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                                                                                                            ; 20      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_6_result_int[7]~10                                                                                                                                                  ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                       ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|STATE.READ                                                                                                                                                                                                                                              ; 19      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                                                                                                          ; 19      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                              ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[4]                                                                                                                                                                                                                                              ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[5]                                                                                                                                                                                                                                              ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[6]                                                                                                                                                                                                                                              ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[7]                                                                                                                                                                                                                                              ; 19      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[8]                                                                                                                                                                                                                                              ; 19      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[2]                                                                                                                                                                                                                                                    ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                   ; 18      ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                       ; 18      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                                                                                                          ; 18      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[9]                                                                                                                                                                                                                                              ; 18      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[10]                                                                                                                                                                                                                                             ; 18      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_14_result_int[11]~16                                                                                                                                                ; 18      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                   ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                        ; 17      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|always0~0                                                                                                                                                                                ; 17      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|decision2                                                                                                                                                                                        ; 17      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|Equal2~1                                                                                                                                                                                 ; 17      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[1]                                                                                                                                                                             ; 17      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[0]                                                                                                                                                                             ; 17      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                            ; 17      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                            ; 17      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[11]                                                                                                                                                                                                                                             ; 17      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[12]                                                                                                                                                                                                                                             ; 17      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; 16      ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]~0                                                                                                                                                                                                                     ; 16      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                                                                                                             ; 16      ;
; seg_show:seg_show|freq1:freq_dut|LessThan0~4                                                                                                                                                                                                                                                       ; 16      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|DistOut~2                                                                                                                                                                                                                                               ; 16      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|serializer_10_to_1:serializer_b|bit_cnt[2]                                                                                                                                                                             ; 16      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|OutEn                                                                                                                                                                                                                                                   ; 16      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[3]                                                                                                                                                                                                                                              ; 16      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|dout[0]~0                                                                                                                                                                                        ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                   ; 15      ;
; i_hmbld1_uart_rxd~input                                                                                                                                                                                                                                                                            ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan3~2                                                                                                                                                                              ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]~0                                                                                                                                                                                                ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_done_flag                                                                                                                                                                                                     ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan2~4                                                                                                                                                                                                        ; 15      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]~0                                                                                                                                                                            ; 15      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[13]                                                                                                                                                                                                                                             ; 15      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[14]                                                                                                                                                                                                                                             ; 15      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                           ; 14      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                          ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                          ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                          ; 14      ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[0]                                                                                                                                                                                                                                                      ; 14      ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|WideOr1                                                                                                                                                                                                                                                     ; 14      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m_reg[1]                                                                                                                                                                                       ; 14      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m_reg[1]                                                                                                                                                                                       ; 14      ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|Selector4~1                                                                                                                                                                                                                                       ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div2|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_e7f:divider|add_sub_14_result_int[8]~12                                                                                                                                                 ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                                                                                                                  ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                                                                                                                  ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                                                                                                                  ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                                                                                                   ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8                                                                                                                                                   ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8                                                                                                                                                   ; 14      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8                                                                                                                                                   ; 14      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 13      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]~1                                                                                                                                       ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                        ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                          ; 13      ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|LessThan0~1                                                                                                                                                                                                                                ; 13      ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|Selector2~0                                                                                                                                                                                                                                       ; 13      ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|Equal0~2                                                                                                                                                                                                                                          ; 13      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]~3                                                                                                                                                                            ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                                                                                                                  ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8                                                                                                                                                   ; 13      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8                                                                                                                                                   ; 13      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 12      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 12      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~1                                                                                                                                 ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                         ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                     ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                  ; 12      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|sda_out                                                                                                                                                                                                                                                   ; 12      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~1                                                                                                                                                                           ; 12      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[4]~6                                                                                                                                                   ; 12      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]~30                                                                                                                                                                                                                ; 11      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]~29                                                                                                                                                                                                                ; 11      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[3]~23                                                                                                                                                                                                                ; 11      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|LessThan4~1                                                                                                                                                                              ; 11      ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[1]                                                                                                                                                                                                                                                      ; 11      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|decision3~2                                                                                                                                                                                      ; 11      ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|decision3~2                                                                                                                                                                                      ; 11      ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                                                                                                                                                                                   ; 11      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_stop                                                                                                                                                                                                                                         ; 11      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[0]                                                                                                                                                                                                                                                    ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                                                                                                                  ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                                                                                                                  ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                                                                                                                  ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                                                                                                                  ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                                                                                                   ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                                                                                                                  ; 11      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                                                                                                                  ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~14                                                                                                                                                                                                              ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                               ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                        ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                                                                                                                                        ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                      ; 10      ;
; cam_href~input                                                                                                                                                                                                                                                                                     ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                          ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                          ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                          ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                          ; 10      ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[2]                                                                                                                                                                                                                                                      ; 10      ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                   ; 10      ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Selector0~2                                                                                                                                                                              ; 10      ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[15]                                                                                                                                                                                                                                             ; 10      ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[1]                                                                                                                                                                                                                                                    ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                                                                                                                  ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                                                                                                                  ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                                                                                                                  ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                                                                                                                  ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_5_result_int[5]~8                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_4_result_int[5]~8                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_3_result_int[4]~6                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                                                                                                                  ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_13_result_int[5]~8                                                                                                                                                  ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_12_result_int[5]~8                                                                                                                                                  ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_11_result_int[5]~8                                                                                                                                                  ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_10_result_int[5]~8                                                                                                                                                  ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_9_result_int[5]~8                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_8_result_int[5]~8                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_7_result_int[5]~8                                                                                                                                                   ; 10      ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_6_result_int[5]~8                                                                                                                                                   ; 10      ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                        ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                    ; 9       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~11                                                                                                                                        ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                          ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                          ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                          ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                          ; 9       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|dout~2                                                                                                                                                                                           ; 9       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1d[2]                                                                                                                                                                                           ; 9       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout~2                                                                                                                                                                                           ; 9       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector12~0                                                                                                                                                                                                                                              ; 9       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|Equal0~2                                                                                                                                                                                                                                                        ; 9       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|c0_reg                                                                                                                                                                                           ; 9       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~11                                                                                                                                        ; 9       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|Selector0~1                                                                                                                                                                                                                                                 ; 9       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|o_ready                                                                                                                                                                                                                                           ; 9       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                   ; 9       ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[2]                                                                                                                                                                                                                                              ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                                                                                                               ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                                                                                                               ; 9       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                                                                                                               ; 9       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[6]                                                                                                                                                                                                                                                    ; 9       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 8       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                    ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~0                                                                                                                                                                                                                                  ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                          ; 8       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[5]                                                                                                                                                                                         ; 8       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[3]                                                                                                                                                                                         ; 8       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Equal2~0                                                                                                                                                                                                                                                      ; 8       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|n_state.S2~0                                                                                                                                                                                                                                                ; 8       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|tx_cnt[3]~24                                                                                                                                                                                                                                      ; 8       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|c_state.S1                                                                                                                                                                                                                                                  ; 8       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|st_done                                                                                                                                                                                                                                                   ; 8       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[4]                                                                                                                                                                                           ; 8       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                                                                                                                  ; 8       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                                                                                                                  ; 8       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                                                                                                                  ; 8       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_14_result_int[5]~8                                                                                                                                                  ; 8       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 7       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                        ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                              ; 7       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Decoder0~0                                                                                                                                                                                                                                                    ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                          ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                          ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                          ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                          ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                          ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                          ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1d[2]                                                                                                                                                                                           ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1d[2]                                                                                                                                                                                           ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                                                                                                      ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[3]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[1]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n1q_m[2]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[2]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[1]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[3]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[3]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m_reg[1]                                                                                                                                                                                       ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[3]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[1]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n1q_m[2]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[2]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[1]                                                                                                                                                                                         ; 7       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cnt[6]~20                                                                                                                                                                                                                                                 ; 7       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|seg_data[3]                                                                                                                                                                                                                  ; 7       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|seg_data[2]                                                                                                                                                                                                                  ; 7       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|seg_data[1]                                                                                                                                                                                                                  ; 7       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|seg_data[0]                                                                                                                                                                                                                  ; 7       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|div_cnt[0]                                                                                                                                                                                                                                        ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Selector12~0                                                                                                                                                                               ; 7       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_sladdr                                                                                                                                                                                                                                       ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[10]                                                                                                                                                                                                                  ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[9]                                                                                                                                                                                                                   ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[4]                                                                                                                                                                                           ; 7       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[4]                                                                                                                                                                                           ; 7       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                            ; 7       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                            ; 7       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                            ; 7       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                            ; 7       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                                                                                                               ; 7       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[5]~0 ; 6       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                   ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                        ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                              ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                          ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                          ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                          ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                          ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|video_de~1                                                                                                                                                                                                                 ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                          ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                          ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                          ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                          ; 6       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|State.IDLE                                                                                                                                                                                                                                                    ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[4]                                                                                                                                                                                         ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[4]                                                                                                                                                                                         ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                                                                                                      ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                                                                                                     ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                                                                                                      ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                                                                                                      ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                                                                                                      ; 6       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|State.READ                                                                                                                                                                                                                                                    ; 6       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|always1~0                                                                                                                                                                                                                                                     ; 6       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecClk                                                                                                                                                                                                                                                        ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[1]                                                                                                                                                                                         ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n1q_m[2]                                                                                                                                                                                         ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[2]                                                                                                                                                                                         ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[1]                                                                                                                                                                                         ; 6       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|temp_data[4]~0                                                                                                                                                                                                                                    ; 6       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                                                                                                      ; 6       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                ; 6       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                                                                                               ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.100                                                                                                                                                                                                                    ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.011                                                                                                                                                                                                                    ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.010                                                                                                                                                                                                                    ; 6       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.001                                                                                                                                                                                                                    ; 6       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|Equal0~1                                                                                                                                                                                                                                          ; 6       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|Equal0~0                                                                                                                                                                                                                                          ; 6       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr~2                                                                                                                                                                               ; 6       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_addr_rd                                                                                                                                                                                                                                      ; 6       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_addr8                                                                                                                                                                                                                                        ; 6       ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[1]                                                                                                                                                                                                                                              ; 6       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[8]                                                                                                                                                                                                                   ; 6       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                            ; 6       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 5       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                          ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19                                                                                         ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                             ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                          ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                         ; 5       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                       ; 5       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                       ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~1                                                                                                                                                                                                                                  ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                         ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                          ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxFull~0                                                                                                                                                                                                                                                      ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecCnt[2]                                                                                                                                                                                                                                                     ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecCnt[3]                                                                                                                                                                                                                                                     ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Equal0~1                                                                                                                                                                                                                                                      ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Equal0~0                                                                                                                                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[3]                                                                                                                                                                                         ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|dout~3                                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[2]                                                                                                                                                                                         ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[3]                                                                                                                                                                                         ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                                                                                                     ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|DataBuff[71]~2                                                                                                                                                                                                                                                ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[0]                                                                                                                                                                                                                                                     ; 5       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[3]                                                                                                                                                                                                                                                     ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_ack~0                                                                                                                                                                           ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12                                                                                         ; 5       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|temp_data[35]                                                                                                                                                                                                                                               ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                                                                                                            ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_idle                                                                                                                                                                                                                                         ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                   ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                ; 5       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                ; 5       ;
; seg_show:seg_show|sel_seg_code:sel_seg_code_dut|sel_code:sel_code_dut|state.000                                                                                                                                                                                                                    ; 5       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|c_state.0000                                                                                                                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~2                                                                                                                                                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector22~4                                                                                                                                                                                                                                              ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_data_wr                                                                                                                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_addr16                                                                                                                                                                                                                                       ; 5       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|cur_state.st_data_rd                                                                                                                                                                                                                                      ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[7]                                                                                                                                                                                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[6]                                                                                                                                                                                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[5]                                                                                                                                                                                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_h[4]                                                                                                                                                                                                                   ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[3]                                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[2]                                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[1]                                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[3]                                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[2]                                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[1]                                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[3]                                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[2]                                                                                                                                                                                           ; 5       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[1]                                                                                                                                                                                           ; 5       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                                                                                                                  ; 5       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~10                                                                                                                                                ; 4       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~11                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~6                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                         ; 4       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~2                                                                                                                                                         ; 4       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~16                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~11                                                                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                              ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~1                                                                                                                 ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                                                                                                                 ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                                                                             ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                                                                                                                 ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                                                                                                                 ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                                                                                 ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                             ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                                                                                                                 ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                                                                                                                 ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                                                                                                             ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                                                                                                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|Mux1~0                                                                                                                                                                                                                                     ; 4       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr8~15                                                                                                                                                                                                                                 ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecCnt[0]                                                                                                                                                                                                                                                     ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                                                                                                                     ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                                                                                                      ; 4       ;
; Kalman:Kalman|Kalman_forecastOne:Kalman_forecastOne1|Count[5]                                                                                                                                                                                                                                      ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[3]~1                                                                                                                                                                                                                                                   ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[3]~0                                                                                                                                                                                                                                                   ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|LessThan0~0                                                                                                                                                                                                                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add12~2                                                                                                                                                                                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add12~0                                                                                                                                                                                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m[6]~0                                                                                                                                                                                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add13~3                                                                                                                                                                                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add11~3                                                                                                                                                                                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add13~2                                                                                                                                                                                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m[6]~0                                                                                                                                                                                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|din_q[7]                                                                                                                                                                                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~2                                                                                                                                                                                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~0                                                                                                                                                                                          ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m[6]~0                                                                                                                                                                                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                                                                                                            ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                                                                                                            ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                                                                                                            ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                                                                                                            ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                                                                                                            ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                                                                                                            ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                                                                                                            ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                                                                                                            ; 4       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector23~0                                                                                                                                                                                                                                              ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|Equal1~0                                                                                                                                                                                                                                                      ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[1]                                                                                                                                                                                                                                                     ; 4       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|ClkFlag                                                                                                                                                                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Equal1~1                                                                                                                                                                                         ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|decision3~2                                                                                                                                                                                      ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_wr_ack~2                                                                                                                                                                           ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]~2                                                                                                                                                                         ; 4       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|temp_data[24]                                                                                                                                                                                                                                               ; 4       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|temp_data[27]                                                                                                                                                                                                                                               ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                           ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal14~0                                                                                                                                                                                ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~2                                                                                                                                                                                ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~2                                                                                                                                                                                ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal11~1                                                                                                                                                                                ; 4       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Equal0~2                                                                                                                                                                                                                                                  ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~4                                                                                               ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                   ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                   ; 4       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|Selector0~1                                                                                                                                                                                                                                       ; 4       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|tx_valid                                                                                                                                                                                                                                                    ; 4       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|stop_cnt[0]                                                                                                                                                                                                                                       ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]~0                                                                                                                                                                           ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[75]~108                                                                                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[76]~56                                                                                                                                                             ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[76]~107                                                                                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[77]~55                                                                                                                                                             ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[77]~106                                                                                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[78]~105                                                                                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[77]~173                                                                                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[78]~172                                                                                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[77]~191                                                                                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[78]~190                                                                                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[76]~170                                                                                                                                                            ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[78]~54                                                                                                                                                             ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[10]                                                                                                                                                                                                                  ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[4]                                                                                                                                                                                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[5]                                                                                                                                                                                                                   ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|cnt[0]                                                                                                                                                                                           ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|cnt[0]                                                                                                                                                                                           ; 4       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|cnt[0]                                                                                                                                                                                           ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                           ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                           ; 4       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                           ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                                                                                                               ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                                                                                                               ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod1|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                                                                                                                  ; 4       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod3|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                                                                                                                  ; 4       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                                                                                                                 ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                                                                                                                 ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                                                                                                                 ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                                                                                                                 ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                                                                                                                 ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~11                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[20]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[23]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[26]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[29]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[32]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[35]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[38]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[41]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[44]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[47]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[50]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[53]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[56]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[59]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[62]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[65]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[68]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[71]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[74]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[77]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[80]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[83]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[86]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[89]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[92]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[95]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[98]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[101]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[104]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[107]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[110]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[113]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[116]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[119]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[122]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[125]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[128]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[131]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[134]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[137]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[140]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[143]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[146]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[149]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[152]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[155]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[158]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[161]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[164]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[167]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[170]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[173]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[176]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[179]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[182]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[185]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[188]                 ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|done~0                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~9                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~8                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize|dffs[0]                                               ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[62]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[61]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[60]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[59]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[58]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[57]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[56]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[55]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[54]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[53]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[52]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[51]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[50]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[49]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[48]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[47]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[46]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[45]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[44]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[43]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[42]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[41]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[40]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[39]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[38]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[37]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[36]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[35]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[34]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[33]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[32]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[31]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[30]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[29]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[28]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[27]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[26]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[25]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[24]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[23]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[22]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[21]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[20]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[19]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[18]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[17]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[16]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[15]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[14]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[13]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[12]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[11]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[10]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[0]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[0]   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated|counter_reg_bit[1]   ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0]                  ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~15                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Decoder0~2                                                                                                                                                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                                                                                 ; 3       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|always1~1                                                                                                                                                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|valid_rdreq~0                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|LessThan7~0                                                                                                                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|Equal0~0                                                                                                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|WideOr6~3                                                                                                                                                                                                                                  ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RecCnt[1]                                                                                                                                                                                                                                                     ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|LessThan9~0                                                                                                                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                                                                                                              ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                                                                                                                     ; 3       ;
; Kalman:Kalman|Kalman_forecastOne:Kalman_forecastOne1|Count[0]                                                                                                                                                                                                                                      ; 3       ;
; Kalman:Kalman|Kalman_forecastOne:Kalman_forecastOne1|Count[1]                                                                                                                                                                                                                                      ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[3]~0                                                                                                                                                                                                                                                    ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|State.RETU                                                                                                                                                                                                                                                    ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|Add12~3                                                                                                                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m[5]~2                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|q_m[7]~1                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|din_q[6]                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_r|n0q_m[0]                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|q_m[7]~1                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Add13~0                                                                                                                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|Equal2~1                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_g|n0q_m[0]                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|Add12~3                                                                                                                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m[5]~2                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|q_m[7]~1                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|din_q[6]                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|dvi_transmitter_top:u_rgb2dvi_0|dvi_encoder:encoder_b|n0q_m[0]                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]                                                                                     ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]                                                                                     ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]                                                                                     ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10]                                                                                    ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]                                                                                      ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor9                                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector14~0                                                                                                                                                                                                                                              ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxFull                                                                                                                                                                                                                                                        ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|RxBit[3]                                                                                                                                                                                                                                                      ; 3       ;
; hmj_ld_top:hmj_ld1_top|UartRx:comb_3|BitCnt[2]                                                                                                                                                                                                                                                     ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|always4~1                                                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|i2c_done                                                                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                                                                                                                                                                          ; 3       ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|STATE.SEND                                                                                                                                                                                                                                              ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|Selector1~0                                                                                                                                                                                                                                       ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|LessThan0~10                                                                                                                                                                                                                                                ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|c_state.S3                                                                                                                                                                                                                                                  ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|c_state.S4                                                                                                                                                                                                                                                  ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|temp_data[23]                                                                                                                                                                                                                                               ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|temp_data[17]                                                                                                                                                                                                                                               ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|temp_data[26]                                                                                                                                                                                                                                               ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|temp_data[31]                                                                                                                                                                                                                                               ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|temp_data[33]                                                                                                                                                                                                                                               ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|temp_data[39]                                                                                                                                                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|LessThan0~4                                                                                                                                                                                                        ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Mux0~10                                                                                                                                                                                    ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal13~0                                                                                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|Equal10~1                                                                                                                                                                                ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                                                                                             ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                                                                                                           ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|always2~1                                                                                                                                                                                                                                         ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|c_state.DATA                                                                                                                                                                                                                                      ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|stop_cnt[1]                                                                                                                                                                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[21]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[20]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[19]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[18]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[17]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[15]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[14]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[13]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[12]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[9]                                                                                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[22]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|Equal1~1                                                                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|Selector22~5                                                                                                                                                                                                                                              ; 3       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod0|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[75]~57                                                                                                                                                             ; 3       ;
; hmj_ld_top:hmj_ld1_top|RecDecode:RecDecode|jl_data[0]                                                                                                                                                                                                                                              ; 3       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Mod2|lpm_divide_5bm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[75]~171                                                                                                                                                            ; 3       ;
; hmj_ld_top:hmj_ld1_top|Controller:CONM|UartTx:TX|o_txd                                                                                                                                                                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|scl                                                                                                                                                                                                                                                       ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[3]                                                                                                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[2]                                                                                                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[9]                                                                                                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|hdmi_top:u_hdmi_top|video_driver:u_video_driver|cnt_v[8]                                                                                                                                                                                                                   ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                                                                                                                                                                         ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                                                                                                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                                                                                                                                                                          ; 3       ;
; ov5640_hdmi:ov5640_hdmi|i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                                                                                                                                                                          ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                           ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                           ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                           ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                           ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[8]                                                                                                                                                                                                                                                     ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[7]                                                                                                                                                                                                                                                     ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[6]                                                                                                                                                                                                                                                     ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[5]                                                                                                                                                                                                                                                     ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[4]                                                                                                                                                                                                                                                     ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[3]                                                                                                                                                                                                                                                     ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[2]                                                                                                                                                                                                                                                     ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[1]                                                                                                                                                                                                                                                     ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM_addr[0]                                                                                                                                                                                                                                                     ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                                                                                                            ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                                                                                                             ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                                                                                                             ; 3       ;
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                           ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                                                                                                               ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                                                                                                               ; 3       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div0|lpm_divide_jkm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_15_result_int[15]~22                                                                                                                                                ; 3       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div1|lpm_divide_fkm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_15_result_int[11]~16                                                                                                                                                ; 3       ;
; hmj_ld_top:hmj_ld1_top|lpm_divide:Div3|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|add_sub_15_result_int[5]~8                                                                                                                                                  ; 3       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                                                                                                                 ; 2       ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                                                                                                                 ; 2       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF     ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ALTSYNCRAM                                                    ; AUTO ; True Dual Port   ; Dual Clocks ; 512          ; 9            ; 512          ; 9            ; yes                    ; yes                     ; yes                    ; no                      ; 4608   ; 512                         ; 9                           ; 512                         ; 9                           ; 4608                ; 1    ; ROM.mif ; M9K_X15_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; Old data        ; Old data        ; Yes           ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None    ; M9K_X27_Y9_N0, M9K_X27_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; Old data        ; Old data        ; Yes           ;
; ov5640_hdmi:ov5640_hdmi|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None    ; M9K_X15_Y4_N0, M9K_X15_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; Old data        ; Old data        ; Yes           ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 4096         ; 63           ; 4096         ; 63           ; yes                    ; no                      ; yes                    ; no                      ; 258048 ; 4096                        ; 63                          ; 4096                        ; 63                          ; 258048              ; 32   ; None    ; M9K_X27_Y4_N0, M9K_X27_Y6_N0, M9K_X15_Y6_N0, M9K_X27_Y5_N0, M9K_X27_Y7_N0, M9K_X15_Y5_N0, M9K_X15_Y7_N0, M9K_X27_Y8_N0, M9K_X15_Y9_N0, M9K_X15_Y8_N0, M9K_X15_Y10_N0, M9K_X15_Y13_N0, M9K_X15_Y18_N0, M9K_X15_Y12_N0, M9K_X15_Y11_N0, M9K_X15_Y17_N0, M9K_X27_Y21_N0, M9K_X27_Y17_N0, M9K_X15_Y21_N0, M9K_X27_Y22_N0, M9K_X27_Y18_N0, M9K_X27_Y20_N0, M9K_X15_Y19_N0, M9K_X27_Y19_N0, M9K_X27_Y13_N0, M9K_X27_Y14_N0, M9K_X27_Y15_N0, M9K_X27_Y12_N0, M9K_X15_Y15_N0, M9K_X27_Y16_N0, M9K_X15_Y16_N0, M9K_X15_Y20_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |my_top|Kalman:Kalman|ROM_drive:ROM_drive1|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_3sa1:auto_generated|altsyncram_ubc2:altsyncram1|ALTSYNCRAM                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(010111101) (275) (189) (BD)    ;(010110101) (265) (181) (B5)   ;(011000001) (301) (193) (C1)   ;(010111001) (271) (185) (B9)   ;(011000000) (300) (192) (C0)   ;(011001101) (315) (205) (CD)   ;(011010001) (321) (209) (D1)   ;(011001000) (310) (200) (C8)   ;
;8;(010110000) (260) (176) (B0)    ;(011001111) (317) (207) (CF)   ;(011001011) (313) (203) (CB)   ;(011000011) (303) (195) (C3)   ;(011011000) (330) (216) (D8)   ;(010111011) (273) (187) (BB)   ;(011010010) (322) (210) (D2)   ;(010110101) (265) (181) (B5)   ;
;16;(010111100) (274) (188) (BC)    ;(010110100) (264) (180) (B4)   ;(011000110) (306) (198) (C6)   ;(011000100) (304) (196) (C4)   ;(010111001) (271) (185) (B9)   ;(010110010) (262) (178) (B2)   ;(010100101) (245) (165) (A5)   ;(010110110) (266) (182) (B6)   ;
;24;(010110010) (262) (178) (B2)    ;(011000111) (307) (199) (C7)   ;(011001011) (313) (203) (CB)   ;(010101100) (254) (172) (AC)   ;(010101111) (257) (175) (AF)   ;(010111011) (273) (187) (BB)   ;(011001001) (311) (201) (C9)   ;(011001101) (315) (205) (CD)   ;
;32;(011001111) (317) (207) (CF)    ;(010111100) (274) (188) (BC)   ;(010111001) (271) (185) (B9)   ;(010110110) (266) (182) (B6)   ;(011000110) (306) (198) (C6)   ;(011001000) (310) (200) (C8)   ;(010110001) (261) (177) (B1)   ;(010111111) (277) (191) (BF)   ;
;40;(010111011) (273) (187) (BB)    ;(011000110) (306) (198) (C6)   ;(011001011) (313) (203) (CB)   ;(011001100) (314) (204) (CC)   ;(011000101) (305) (197) (C5)   ;(010111100) (274) (188) (BC)   ;(010111011) (273) (187) (BB)   ;(010110100) (264) (180) (B4)   ;
;48;(011001100) (314) (204) (CC)    ;(010110111) (267) (183) (B7)   ;(010101101) (255) (173) (AD)   ;(010111000) (270) (184) (B8)   ;(011001111) (317) (207) (CF)   ;(011000011) (303) (195) (C3)   ;(010111100) (274) (188) (BC)   ;(011000010) (302) (194) (C2)   ;
;56;(011000100) (304) (196) (C4)    ;(011000100) (304) (196) (C4)   ;(010111110) (276) (190) (BE)   ;(011010111) (327) (215) (D7)   ;(011001011) (313) (203) (CB)   ;(010100111) (247) (167) (A7)   ;(010110110) (266) (182) (B6)   ;(011000000) (300) (192) (C0)   ;
;64;(011000101) (305) (197) (C5)    ;(010111101) (275) (189) (BD)   ;(011000000) (300) (192) (C0)   ;(010111101) (275) (189) (BD)   ;(010110011) (263) (179) (B3)   ;(011010101) (325) (213) (D5)   ;(010111110) (276) (190) (BE)   ;(011010111) (327) (215) (D7)   ;
;72;(010110111) (267) (183) (B7)    ;(010111101) (275) (189) (BD)   ;(010110011) (263) (179) (B3)   ;(010110111) (267) (183) (B7)   ;(011001001) (311) (201) (C9)   ;(011001000) (310) (200) (C8)   ;(010110111) (267) (183) (B7)   ;(011000010) (302) (194) (C2)   ;
;80;(010111100) (274) (188) (BC)    ;(011001000) (310) (200) (C8)   ;(010111000) (270) (184) (B8)   ;(011010000) (320) (208) (D0)   ;(010110000) (260) (176) (B0)   ;(011000011) (303) (195) (C3)   ;(010110001) (261) (177) (B1)   ;(010111001) (271) (185) (B9)   ;
;88;(010110101) (265) (181) (B5)    ;(011001111) (317) (207) (CF)   ;(010111110) (276) (190) (BE)   ;(011000011) (303) (195) (C3)   ;(010110010) (262) (178) (B2)   ;(010110110) (266) (182) (B6)   ;(011000011) (303) (195) (C3)   ;(010111111) (277) (191) (BF)   ;
;96;(011000111) (307) (199) (C7)    ;(011001100) (314) (204) (CC)   ;(010110111) (267) (183) (B7)   ;(010110110) (266) (182) (B6)   ;(011000101) (305) (197) (C5)   ;(010111111) (277) (191) (BF)   ;(011000000) (300) (192) (C0)   ;(010110111) (267) (183) (B7)   ;
;104;(010110111) (267) (183) (B7)    ;(011000100) (304) (196) (C4)   ;(011010000) (320) (208) (D0)   ;(010111101) (275) (189) (BD)   ;(011001011) (313) (203) (CB)   ;(011001110) (316) (206) (CE)   ;(011001011) (313) (203) (CB)   ;(011001111) (317) (207) (CF)   ;
;112;(011000100) (304) (196) (C4)    ;(010110000) (260) (176) (B0)   ;(010111000) (270) (184) (B8)   ;(010111110) (276) (190) (BE)   ;(010110001) (261) (177) (B1)   ;(010111011) (273) (187) (BB)   ;(011001101) (315) (205) (CD)   ;(010111000) (270) (184) (B8)   ;
;120;(011000010) (302) (194) (C2)    ;(011000011) (303) (195) (C3)   ;(011010010) (322) (210) (D2)   ;(010111101) (275) (189) (BD)   ;(011000110) (306) (198) (C6)   ;(010110100) (264) (180) (B4)   ;(010110111) (267) (183) (B7)   ;(011000011) (303) (195) (C3)   ;
;128;(011000101) (305) (197) (C5)    ;(010111011) (273) (187) (BB)   ;(011000011) (303) (195) (C3)   ;(010111001) (271) (185) (B9)   ;(011000110) (306) (198) (C6)   ;(010111001) (271) (185) (B9)   ;(011000011) (303) (195) (C3)   ;(011000100) (304) (196) (C4)   ;
;136;(011001110) (316) (206) (CE)    ;(010110101) (265) (181) (B5)   ;(011000010) (302) (194) (C2)   ;(010101111) (257) (175) (AF)   ;(011000001) (301) (193) (C1)   ;(011001000) (310) (200) (C8)   ;(010110101) (265) (181) (B5)   ;(010111110) (276) (190) (BE)   ;
;144;(011001100) (314) (204) (CC)    ;(011010001) (321) (209) (D1)   ;(011000000) (300) (192) (C0)   ;(011001111) (317) (207) (CF)   ;(010111110) (276) (190) (BE)   ;(010110111) (267) (183) (B7)   ;(010111111) (277) (191) (BF)   ;(010101111) (257) (175) (AF)   ;
;152;(010111000) (270) (184) (B8)    ;(010111010) (272) (186) (BA)   ;(011001110) (316) (206) (CE)   ;(011000010) (302) (194) (C2)   ;(011010100) (324) (212) (D4)   ;(000100100) (44) (36) (24)   ;(000100100) (44) (36) (24)   ;(000011110) (36) (30) (1E)   ;
;160;(000010111) (27) (23) (17)    ;(000100010) (42) (34) (22)   ;(000011100) (34) (28) (1C)   ;(000010000) (20) (16) (10)   ;(000100101) (45) (37) (25)   ;(000011110) (36) (30) (1E)   ;(000100011) (43) (35) (23)   ;(000011011) (33) (27) (1B)   ;
;168;(000100111) (47) (39) (27)    ;(000011010) (32) (26) (1A)   ;(000100100) (44) (36) (24)   ;(000100111) (47) (39) (27)   ;(000011111) (37) (31) (1F)   ;(000010111) (27) (23) (17)   ;(000100010) (42) (34) (22)   ;(000101011) (53) (43) (2B)   ;
;176;(000001010) (12) (10) (0A)    ;(000100001) (41) (33) (21)   ;(000100001) (41) (33) (21)   ;(000100011) (43) (35) (23)   ;(000011100) (34) (28) (1C)   ;(000100011) (43) (35) (23)   ;(000011010) (32) (26) (1A)   ;(000100011) (43) (35) (23)   ;
;184;(000101011) (53) (43) (2B)    ;(000011111) (37) (31) (1F)   ;(000010101) (25) (21) (15)   ;(000011111) (37) (31) (1F)   ;(000100100) (44) (36) (24)   ;(000011101) (35) (29) (1D)   ;(000110001) (61) (49) (31)   ;(000011100) (34) (28) (1C)   ;
;192;(000011100) (34) (28) (1C)    ;(000110000) (60) (48) (30)   ;(000100011) (43) (35) (23)   ;(000100101) (45) (37) (25)   ;(000101101) (55) (45) (2D)   ;(000011001) (31) (25) (19)   ;(000011110) (36) (30) (1E)   ;(000101001) (51) (41) (29)   ;
;200;(000011000) (30) (24) (18)    ;(000100010) (42) (34) (22)   ;(000010100) (24) (20) (14)   ;(000100101) (45) (37) (25)   ;(000110110) (66) (54) (36)   ;(000011110) (36) (30) (1E)   ;(000011100) (34) (28) (1C)   ;(000110001) (61) (49) (31)   ;
;208;(000010111) (27) (23) (17)    ;(000011100) (34) (28) (1C)   ;(000100000) (40) (32) (20)   ;(000100110) (46) (38) (26)   ;(000010101) (25) (21) (15)   ;(000010110) (26) (22) (16)   ;(000100011) (43) (35) (23)   ;(000011110) (36) (30) (1E)   ;
;216;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000100000) (40) (32) (20)   ;(000100101) (45) (37) (25)   ;(000100111) (47) (39) (27)   ;(000010101) (25) (21) (15)   ;(000001100) (14) (12) (0C)   ;
;224;(000100110) (46) (38) (26)    ;(000011111) (37) (31) (1F)   ;(000100000) (40) (32) (20)   ;(000011100) (34) (28) (1C)   ;(000011101) (35) (29) (1D)   ;(000110011) (63) (51) (33)   ;(000011110) (36) (30) (1E)   ;(000100101) (45) (37) (25)   ;
;232;(000001010) (12) (10) (0A)    ;(000010001) (21) (17) (11)   ;(000011000) (30) (24) (18)   ;(000100001) (41) (33) (21)   ;(000100100) (44) (36) (24)   ;(000111001) (71) (57) (39)   ;(000001110) (16) (14) (0E)   ;(000001111) (17) (15) (0F)   ;
;240;(000011101) (35) (29) (1D)    ;(000010111) (27) (23) (17)   ;(000010110) (26) (22) (16)   ;(000101010) (52) (42) (2A)   ;(000011100) (34) (28) (1C)   ;(000100101) (45) (37) (25)   ;(000100010) (42) (34) (22)   ;(000010000) (20) (16) (10)   ;
;248;(000101000) (50) (40) (28)    ;(000011101) (35) (29) (1D)   ;(000011001) (31) (25) (19)   ;(000011110) (36) (30) (1E)   ;(000100100) (44) (36) (24)   ;(000101011) (53) (43) (2B)   ;(000100001) (41) (33) (21)   ;(000001111) (17) (15) (0F)   ;
;256;(000101000) (50) (40) (28)    ;(000011011) (33) (27) (1B)   ;(000110010) (62) (50) (32)   ;(000100110) (46) (38) (26)   ;(000100111) (47) (39) (27)   ;(000011101) (35) (29) (1D)   ;(000011000) (30) (24) (18)   ;(000011001) (31) (25) (19)   ;
;264;(000010011) (23) (19) (13)    ;(000011000) (30) (24) (18)   ;(000101100) (54) (44) (2C)   ;(000011010) (32) (26) (1A)   ;(000011111) (37) (31) (1F)   ;(000110000) (60) (48) (30)   ;(000011011) (33) (27) (1B)   ;(000011110) (36) (30) (1E)   ;
;272;(000100111) (47) (39) (27)    ;(000100010) (42) (34) (22)   ;(000100101) (45) (37) (25)   ;(000011100) (34) (28) (1C)   ;(000011110) (36) (30) (1E)   ;(000110000) (60) (48) (30)   ;(000110100) (64) (52) (34)   ;(000100000) (40) (32) (20)   ;
;280;(000011000) (30) (24) (18)    ;(000011111) (37) (31) (1F)   ;(000011010) (32) (26) (1A)   ;(000011001) (31) (25) (19)   ;(000001100) (14) (12) (0C)   ;(000010000) (20) (16) (10)   ;(000100000) (40) (32) (20)   ;(000011010) (32) (26) (1A)   ;
;288;(000101101) (55) (45) (2D)    ;(000001101) (15) (13) (0D)   ;(000010111) (27) (23) (17)   ;(000100101) (45) (37) (25)   ;(000100101) (45) (37) (25)   ;(000011100) (34) (28) (1C)   ;(000010110) (26) (22) (16)   ;(000001000) (10) (8) (08)   ;
;296;(000011011) (33) (27) (1B)    ;(000100101) (45) (37) (25)   ;(000011111) (37) (31) (1F)   ;(000010010) (22) (18) (12)   ;(000101010) (52) (42) (2A)   ;(000100111) (47) (39) (27)   ;(000011110) (36) (30) (1E)   ;(000100001) (41) (33) (21)   ;
;304;(000100001) (41) (33) (21)    ;(000100010) (42) (34) (22)   ;(000101000) (50) (40) (28)   ;(000011100) (34) (28) (1C)   ;(000110000) (60) (48) (30)   ;(000010101) (25) (21) (15)   ;(000011101) (35) (29) (1D)   ;(000011000) (30) (24) (18)   ;
;312;(000011001) (31) (25) (19)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;320;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;328;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;336;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;344;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;352;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;360;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;368;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;376;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;384;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;392;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;400;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;408;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;416;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;424;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;432;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;440;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;448;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;456;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;464;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;472;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;480;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;488;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;496;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;
;504;(000001111) (17) (15) (0F)    ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;(000001111) (17) (15) (0F)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,898 / 32,401 ( 15 % ) ;
; C16 interconnects     ; 65 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 2,035 / 21,816 ( 9 % )  ;
; Direct links          ; 1,155 / 32,401 ( 4 % )  ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,691 / 10,320 ( 26 % ) ;
; R24 interconnects     ; 61 / 1,289 ( 5 % )      ;
; R4 interconnects      ; 2,423 / 28,186 ( 9 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.11) ; Number of LABs  (Total = 338) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 16                            ;
; 2                                           ; 7                             ;
; 3                                           ; 5                             ;
; 4                                           ; 1                             ;
; 5                                           ; 10                            ;
; 6                                           ; 0                             ;
; 7                                           ; 9                             ;
; 8                                           ; 4                             ;
; 9                                           ; 3                             ;
; 10                                          ; 13                            ;
; 11                                          ; 12                            ;
; 12                                          ; 18                            ;
; 13                                          ; 15                            ;
; 14                                          ; 17                            ;
; 15                                          ; 30                            ;
; 16                                          ; 178                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.48) ; Number of LABs  (Total = 338) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 146                           ;
; 1 Clock                            ; 194                           ;
; 1 Clock enable                     ; 91                            ;
; 1 Sync. clear                      ; 12                            ;
; 1 Sync. load                       ; 8                             ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 13                            ;
; 2 Clocks                           ; 35                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.57) ; Number of LABs  (Total = 338) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 11                            ;
; 3                                            ; 4                             ;
; 4                                            ; 2                             ;
; 5                                            ; 8                             ;
; 6                                            ; 4                             ;
; 7                                            ; 3                             ;
; 8                                            ; 3                             ;
; 9                                            ; 3                             ;
; 10                                           ; 4                             ;
; 11                                           ; 2                             ;
; 12                                           ; 8                             ;
; 13                                           ; 10                            ;
; 14                                           ; 21                            ;
; 15                                           ; 32                            ;
; 16                                           ; 28                            ;
; 17                                           ; 11                            ;
; 18                                           ; 16                            ;
; 19                                           ; 9                             ;
; 20                                           ; 14                            ;
; 21                                           ; 11                            ;
; 22                                           ; 11                            ;
; 23                                           ; 9                             ;
; 24                                           ; 9                             ;
; 25                                           ; 9                             ;
; 26                                           ; 16                            ;
; 27                                           ; 8                             ;
; 28                                           ; 18                            ;
; 29                                           ; 11                            ;
; 30                                           ; 18                            ;
; 31                                           ; 6                             ;
; 32                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.18) ; Number of LABs  (Total = 338) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 38                            ;
; 2                                               ; 40                            ;
; 3                                               ; 37                            ;
; 4                                               ; 49                            ;
; 5                                               ; 12                            ;
; 6                                               ; 21                            ;
; 7                                               ; 32                            ;
; 8                                               ; 23                            ;
; 9                                               ; 11                            ;
; 10                                              ; 14                            ;
; 11                                              ; 19                            ;
; 12                                              ; 6                             ;
; 13                                              ; 6                             ;
; 14                                              ; 4                             ;
; 15                                              ; 9                             ;
; 16                                              ; 8                             ;
; 17                                              ; 5                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.20) ; Number of LABs  (Total = 338) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 36                            ;
; 3                                            ; 28                            ;
; 4                                            ; 9                             ;
; 5                                            ; 7                             ;
; 6                                            ; 9                             ;
; 7                                            ; 20                            ;
; 8                                            ; 44                            ;
; 9                                            ; 25                            ;
; 10                                           ; 14                            ;
; 11                                           ; 21                            ;
; 12                                           ; 13                            ;
; 13                                           ; 7                             ;
; 14                                           ; 17                            ;
; 15                                           ; 9                             ;
; 16                                           ; 9                             ;
; 17                                           ; 10                            ;
; 18                                           ; 8                             ;
; 19                                           ; 9                             ;
; 20                                           ; 11                            ;
; 21                                           ; 5                             ;
; 22                                           ; 7                             ;
; 23                                           ; 6                             ;
; 24                                           ; 2                             ;
; 25                                           ; 2                             ;
; 26                                           ; 1                             ;
; 27                                           ; 2                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 84           ; 8            ; 84           ; 0            ; 0            ; 88        ; 84           ; 0            ; 88        ; 88        ; 0            ; 67           ; 0            ; 0            ; 34           ; 0            ; 67           ; 34           ; 0            ; 0            ; 0            ; 67           ; 0            ; 0            ; 0            ; 0            ; 0            ; 88        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 80           ; 4            ; 88           ; 88           ; 0         ; 4            ; 88           ; 0         ; 0         ; 88           ; 21           ; 88           ; 88           ; 54           ; 88           ; 21           ; 54           ; 88           ; 88           ; 88           ; 21           ; 88           ; 88           ; 88           ; 88           ; 88           ; 0         ; 88           ; 88           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; key_hmjld           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_ctrl[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_ctrl[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pwdn            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_scl             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_clk_p          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_clk_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[0]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[1]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_p[2]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[0]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[1]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tmds_data_n[2]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_hmbld1_uart_txd   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_bj_led1           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_sel[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_seg[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_sda             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_hmbld1_uart_rxd   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_pclk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_href            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_data[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cam_vsync           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.5               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[5]  ; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ram_block1a30~portb_address_reg0 ; 0.191             ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[4]  ; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ram_block1a30~portb_address_reg0 ; 0.191             ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[10] ; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ram_block1a30~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[9]  ; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ram_block1a30~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[8]  ; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ram_block1a30~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[7]  ; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ram_block1a30~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[6]  ; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ram_block1a30~portb_address_reg0 ; 0.190             ;
; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[11] ; sld_signaltap:auto_signaltap2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ram_block1a30~portb_address_reg0 ; 0.190             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "ov7725_hdmi"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -75 degrees (-2083 ps) for ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] port
Info (15535): Implemented PLL "ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 71, clock division of 50, and phase shift of 0 degrees (0 ps) for ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 71, clock division of 10, and phase shift of 0 degrees (0 ps) for ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (171122): Fitter is preserving placement for 66.55 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 and the PLL ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged
    Info (176120): The values of the parameter "M" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 12
        Info (176121): The value of the parameter "M" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 71
    Info (176120): The values of the parameter "M INITIAL" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "M INITIAL" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "N" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 5
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 6000
    Info (176120): The values of the parameter "VCO POST SCALE" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "Min VCO Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 1538
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 769
    Info (176120): The values of the parameter "Max VCO Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 3333
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 1666
    Info (176120): The values of the parameter "Center VCO Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 1538
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 769
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 18456
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 10919
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 39996
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 20408
    Info (176120): The values of the parameter "M_PH" do not match for the PLL atoms ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 and PLL ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M_PH" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "M_PH" for the PLL atom ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1 is 0
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ov7725_hdmi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: sys_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: cam_pclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: seg_show:seg_show|freq1:freq_dut|clk_1k was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ov5640_hdmi|pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: ov5640_hdmi|u_pll|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176352): Promoted node altera_internal_jtag~TCKUTAP 
    Info (176354): Promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock
Info (176352): Promoted node ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk 
    Info (176354): Promoted ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk~clkctrl to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ov5640_hdmi:ov5640_hdmi|i2c_dri:u_i2c_dr|dri_clk~0
Info (176352): Promoted node ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176352): Promoted node ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176352): Promoted node ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176352): Promoted node ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176352): Promoted node ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2)
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176352): Promoted node seg_show:seg_show|freq1:freq_dut|clk_1k 
    Info (176354): Promoted seg_show:seg_show|freq1:freq_dut|clk_1k~clkctrl to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|clk_1k~0
Info (176352): Promoted node sys_clk~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176354): Promoted sys_clk~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G1
Info (176352): Promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176354): Promoted sys_rst_n~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[0]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[1]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[2]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[3]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[4]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[5]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[6]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[7]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[8]
        Info (176357): Destination node seg_show:seg_show|freq1:freq_dut|cnt[9]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "ov5640_hdmi:ov5640_hdmi|pll_clk:u_pll|altpll:altpll_component|pll_clk_altpll:auto_generated|pll1" output port clk[1] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15055): PLL "ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "ov5640_hdmi:ov5640_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated|pll1" is driven by sys_clk~inputclkctrl which is OUTCLK output port of Clock control block type node sys_clk~inputclkctrl
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 65.77 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.02 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file C:/Users/a/Desktop/bishe/ov5640_hdmi_radar/par/output_files/ov7725_hdmi.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 5674 megabytes
    Info: Processing ended: Tue Apr 02 12:46:53 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/a/Desktop/bishe/ov5640_hdmi_radar/par/output_files/ov7725_hdmi.fit.smsg.


