\doxysubsubsubsection{PWR Low Power Mode Selection}
\hypertarget{group__PWR__Low__Power__Mode__Selection}{}\label{group__PWR__Low__Power__Mode__Selection}\index{PWR Low Power Mode Selection@{PWR Low Power Mode Selection}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_gae163dddadea03ea51d61e4d86c6efe86}{PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STOP0}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_ga6e436b19d68a17f664de329633049aa9}{PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STOP1}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_gaaf2adaf215178cc2462b4c1a7413502e}{PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STOP2}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606cc4cd7b7b88aff883479b84917a3c}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_ga2174d41ab7c2a94ce6d059aa739e388b}{PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STANDBY}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606cc4cd7b7b88aff883479b84917a3c}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group__PWR__Low__Power__Mode__Selection_ga08c9eb792f1e5e9c7f49ec936a5c39eb}{PWR\+\_\+\+LOWPOWERMODE\+\_\+\+SHUTDOWN}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c03dcac3c3875675552229e02b9840a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606cc4cd7b7b88aff883479b84917a3c}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__PWR__Low__Power__Mode__Selection_ga08c9eb792f1e5e9c7f49ec936a5c39eb}\label{group__PWR__Low__Power__Mode__Selection_ga08c9eb792f1e5e9c7f49ec936a5c39eb} 
\index{PWR Low Power Mode Selection@{PWR Low Power Mode Selection}!PWR\_LOWPOWERMODE\_SHUTDOWN@{PWR\_LOWPOWERMODE\_SHUTDOWN}}
\index{PWR\_LOWPOWERMODE\_SHUTDOWN@{PWR\_LOWPOWERMODE\_SHUTDOWN}!PWR Low Power Mode Selection@{PWR Low Power Mode Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_LOWPOWERMODE\_SHUTDOWN}{PWR\_LOWPOWERMODE\_SHUTDOWN}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+LOWPOWERMODE\+\_\+\+SHUTDOWN~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7c03dcac3c3875675552229e02b9840a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+2}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606cc4cd7b7b88aff883479b84917a3c}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}})}

Shutdown mode 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00112}{112}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Low__Power__Mode__Selection_ga2174d41ab7c2a94ce6d059aa739e388b}\label{group__PWR__Low__Power__Mode__Selection_ga2174d41ab7c2a94ce6d059aa739e388b} 
\index{PWR Low Power Mode Selection@{PWR Low Power Mode Selection}!PWR\_LOWPOWERMODE\_STANDBY@{PWR\_LOWPOWERMODE\_STANDBY}}
\index{PWR\_LOWPOWERMODE\_STANDBY@{PWR\_LOWPOWERMODE\_STANDBY}!PWR Low Power Mode Selection@{PWR Low Power Mode Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_LOWPOWERMODE\_STANDBY}{PWR\_LOWPOWERMODE\_STANDBY}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STANDBY~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606cc4cd7b7b88aff883479b84917a3c}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}})}

Standby mode 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00111}{111}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Low__Power__Mode__Selection_gae163dddadea03ea51d61e4d86c6efe86}\label{group__PWR__Low__Power__Mode__Selection_gae163dddadea03ea51d61e4d86c6efe86} 
\index{PWR Low Power Mode Selection@{PWR Low Power Mode Selection}!PWR\_LOWPOWERMODE\_STOP0@{PWR\_LOWPOWERMODE\_STOP0}}
\index{PWR\_LOWPOWERMODE\_STOP0@{PWR\_LOWPOWERMODE\_STOP0}!PWR Low Power Mode Selection@{PWR Low Power Mode Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_LOWPOWERMODE\_STOP0}{PWR\_LOWPOWERMODE\_STOP0}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STOP0~(0x00000000\+UL)}

Stop 0\+: Stop mode with main regulator 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00108}{108}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Low__Power__Mode__Selection_ga6e436b19d68a17f664de329633049aa9}\label{group__PWR__Low__Power__Mode__Selection_ga6e436b19d68a17f664de329633049aa9} 
\index{PWR Low Power Mode Selection@{PWR Low Power Mode Selection}!PWR\_LOWPOWERMODE\_STOP1@{PWR\_LOWPOWERMODE\_STOP1}}
\index{PWR\_LOWPOWERMODE\_STOP1@{PWR\_LOWPOWERMODE\_STOP1}!PWR Low Power Mode Selection@{PWR Low Power Mode Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_LOWPOWERMODE\_STOP1}{PWR\_LOWPOWERMODE\_STOP1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STOP1~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}})}

Stop 1\+: Stop mode with low power regulator 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00109}{109}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

\Hypertarget{group__PWR__Low__Power__Mode__Selection_gaaf2adaf215178cc2462b4c1a7413502e}\label{group__PWR__Low__Power__Mode__Selection_gaaf2adaf215178cc2462b4c1a7413502e} 
\index{PWR Low Power Mode Selection@{PWR Low Power Mode Selection}!PWR\_LOWPOWERMODE\_STOP2@{PWR\_LOWPOWERMODE\_STOP2}}
\index{PWR\_LOWPOWERMODE\_STOP2@{PWR\_LOWPOWERMODE\_STOP2}!PWR Low Power Mode Selection@{PWR Low Power Mode Selection}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_LOWPOWERMODE\_STOP2}{PWR\_LOWPOWERMODE\_STOP2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+LOWPOWERMODE\+\_\+\+STOP2~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga606cc4cd7b7b88aff883479b84917a3c}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}})}

Stop 2\+: Stop mode with low power regulator and VDD12I interruptible digital core domain supply OFF (less peripherals activated than low power mode stop 1 to reduce power consumption) 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source_l00110}{110}} of file \mbox{\hyperlink{stm32wlxx__hal__pwr_8h_source}{stm32wlxx\+\_\+hal\+\_\+pwr.\+h}}.

