//
//Written by GowinSynthesis
//Tool Version "V1.9.12"
//Sat Dec 27 14:02:36 2025

//Source file index table:
//file0 "\/Users/theilmann/Jahresarbeit/Praktischer\ Teil/Verilog/ROM/rom_test/src/main.v"
`timescale 100 ps/100 ps
module rom_module (
  addr_connect,
  out_d_0_88,
  out_d_0_90,
  out_d_0_92,
  out_d_0_94,
  out_d_0_96
)
;
input [3:0] addr_connect;
output out_d_0_88;
output out_d_0_90;
output out_d_0_92;
output out_d_0_94;
output out_d_0_96;
wire VCC;
wire GND;
  LUT4 out_d_0_s79 (
    .F(out_d_0_88),
    .I0(addr_connect[3]),
    .I1(addr_connect[2]),
    .I2(addr_connect[1]),
    .I3(addr_connect[0]) 
);
defparam out_d_0_s79.INIT=16'hFF00;
  LUT4 out_d_0_s80 (
    .F(out_d_0_90),
    .I0(addr_connect[3]),
    .I1(addr_connect[2]),
    .I2(addr_connect[1]),
    .I3(addr_connect[0]) 
);
defparam out_d_0_s80.INIT=16'hF0F0;
  LUT4 out_d_0_s81 (
    .F(out_d_0_92),
    .I0(addr_connect[3]),
    .I1(addr_connect[2]),
    .I2(addr_connect[1]),
    .I3(addr_connect[0]) 
);
defparam out_d_0_s81.INIT=16'hCCCC;
  LUT4 out_d_0_s82 (
    .F(out_d_0_94),
    .I0(addr_connect[3]),
    .I1(addr_connect[2]),
    .I2(addr_connect[1]),
    .I3(addr_connect[0]) 
);
defparam out_d_0_s82.INIT=16'hAAAA;
  LUT4 out_d_0_s83 (
    .F(out_d_0_96),
    .I0(addr_connect[3]),
    .I1(addr_connect[2]),
    .I2(addr_connect[1]),
    .I3(addr_connect[0]) 
);
defparam out_d_0_s83.INIT=16'h0001;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* rom_module */
module topmodule (
  sys_clk,
  sys_rst,
  out,
  clk_out
)
;
input sys_clk;
input sys_rst;
output [7:0] out;
output clk_out;
wire sys_clk_d;
wire sys_rst_d;
wire n38_4;
wire n37_4;
wire n36_4;
wire clk_out_d;
wire n5_7;
wire n39_6;
wire out_d_0_88;
wire out_d_0_90;
wire out_d_0_92;
wire out_d_0_94;
wire out_d_0_96;
wire [3:0] addr_connect;
wire [3:0] counter;
wire VCC;
wire GND;
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF sys_rst_ibuf (
    .O(sys_rst_d),
    .I(sys_rst) 
);
  OBUF out_0_obuf (
    .O(out[0]),
    .I(out_d_0_88) 
);
  OBUF out_1_obuf (
    .O(out[1]),
    .I(out_d_0_90) 
);
  OBUF out_2_obuf (
    .O(out[2]),
    .I(out_d_0_92) 
);
  OBUF out_3_obuf (
    .O(out[3]),
    .I(out_d_0_94) 
);
  OBUF out_4_obuf (
    .O(out[4]),
    .I(out_d_0_96) 
);
  OBUF out_5_obuf (
    .O(out[5]),
    .I(GND) 
);
  OBUF out_6_obuf (
    .O(out[6]),
    .I(GND) 
);
  OBUF out_7_obuf (
    .O(out[7]),
    .I(GND) 
);
  OBUF clk_out_obuf (
    .O(clk_out),
    .I(clk_out_d) 
);
  LUT2 n38_s0 (
    .F(n38_4),
    .I0(counter[0]),
    .I1(counter[1]) 
);
defparam n38_s0.INIT=4'h6;
  LUT3 n37_s0 (
    .F(n37_4),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]) 
);
defparam n37_s0.INIT=8'h78;
  LUT4 n36_s0 (
    .F(n36_4),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam n36_s0.INIT=16'h7F80;
  DFFRE addr_connect_3_s0 (
    .Q(addr_connect[3]),
    .D(counter[3]),
    .CLK(sys_clk_d),
    .RESET(sys_rst_d),
    .CE(VCC) 
);
  DFFRE addr_connect_2_s0 (
    .Q(addr_connect[2]),
    .D(counter[2]),
    .CLK(sys_clk_d),
    .RESET(sys_rst_d),
    .CE(VCC) 
);
  DFFRE addr_connect_1_s0 (
    .Q(addr_connect[1]),
    .D(counter[1]),
    .CLK(sys_clk_d),
    .RESET(sys_rst_d),
    .CE(VCC) 
);
  DFFRE addr_connect_0_s0 (
    .Q(addr_connect[0]),
    .D(counter[0]),
    .CLK(sys_clk_d),
    .RESET(sys_rst_d),
    .CE(VCC) 
);
  DFFRE counter_3_s0 (
    .Q(counter[3]),
    .D(n36_4),
    .CLK(sys_clk_d),
    .RESET(sys_rst_d),
    .CE(VCC) 
);
  DFFRE counter_2_s0 (
    .Q(counter[2]),
    .D(n37_4),
    .CLK(sys_clk_d),
    .RESET(sys_rst_d),
    .CE(VCC) 
);
  DFFRE counter_1_s0 (
    .Q(counter[1]),
    .D(n38_4),
    .CLK(sys_clk_d),
    .RESET(sys_rst_d),
    .CE(VCC) 
);
  DFFRE counter_0_s0 (
    .Q(counter[0]),
    .D(n39_6),
    .CLK(sys_clk_d),
    .RESET(sys_rst_d),
    .CE(VCC) 
);
  DFFRE clk_out_s2 (
    .Q(clk_out_d),
    .D(n5_7),
    .CLK(sys_clk_d),
    .RESET(GND),
    .CE(VCC) 
);
  INV n5_s2 (
    .O(n5_7),
    .I(clk_out_d) 
);
  INV n39_s2 (
    .O(n39_6),
    .I(counter[0]) 
);
  rom_module rom (
    .addr_connect(addr_connect[3:0]),
    .out_d_0_88(out_d_0_88),
    .out_d_0_90(out_d_0_90),
    .out_d_0_92(out_d_0_92),
    .out_d_0_94(out_d_0_94),
    .out_d_0_96(out_d_0_96)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* topmodule */
