#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Sep  4 21:36:30 2025
# Process ID: 21544
# Current directory: C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1
# Command line: vivado.exe -log lenet_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lenet_bd_wrapper.tcl -notrace
# Log file: C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper.vdi
# Journal file: C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1\vivado.jou
# Running On: DESKTOP-D2NNA1U, OS: Windows, CPU Frequency: 3700 MHz, CPU Physical cores: 16, Host memory: 17101 MB
#-----------------------------------------------------------
source lenet_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1469.566 ; gain = 161.062
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/lenet_p/lenet_p/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.cache/ip 
Command: link_design -top lenet_bd_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2063.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20426 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/lenet_bd_processing_system7_0_0.xdc] for cell 'lenet_bd_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.385710 which will be rounded to 0.386 to ensure it is an integer multiple of 1 picosecond [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/lenet_bd_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/lenet_bd_processing_system7_0_0.xdc] for cell 'lenet_bd_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/lenet_bd_proc_sys_reset_0_0_board.xdc] for cell 'lenet_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/lenet_bd_proc_sys_reset_0_0_board.xdc] for cell 'lenet_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/lenet_bd_proc_sys_reset_0_0.xdc] for cell 'lenet_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/lenet_bd_proc_sys_reset_0_0.xdc] for cell 'lenet_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0_board.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0_board.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/PYNQ-Z1_C.xdc]
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s00_regslice_0/lenet_bd_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s00_regslice_0/lenet_bd_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s00_regslice_0/lenet_bd_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_us_0/lenet_bd_auto_us_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_us_0/lenet_bd_auto_us_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s01_regslice_0/lenet_bd_s01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s01_regslice_0/lenet_bd_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s01_regslice_0/lenet_bd_s01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_us_1/lenet_bd_auto_us_1_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_us_1/lenet_bd_auto_us_1_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_m00_regslice_0/lenet_bd_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_m00_regslice_0/lenet_bd_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_m00_regslice_0/lenet_bd_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2280.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 545 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 512 instances

12 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2280.859 ; gain = 750.855
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2289.016 ; gain = 8.156

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 140d461a7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2861.715 ; gain = 572.699

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 218 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 21 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 102678c13

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3240.391 ; gain = 25.520
INFO: [Opt 31-389] Phase Retarget created 61 cells and removed 111 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 51442eac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3240.391 ; gain = 25.520
INFO: [Opt 31-389] Phase Constant propagation created 247 cells and removed 809 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: db95ee84

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3240.391 ; gain = 25.520
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 29 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: db95ee84

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3240.391 ; gain = 25.520
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a1fc99f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3240.391 ; gain = 25.520
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a1fc99f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3240.391 ; gain = 25.520
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              61  |             111  |                                             27  |
|  Constant propagation         |             247  |             809  |                                             27  |
|  Sweep                        |               0  |              29  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 3240.391 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a1fc99f2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3240.391 ; gain = 25.520

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 2 Total Ports: 18
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: f9d52054

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.337 . Memory (MB): peak = 3585.180 ; gain = 0.000
Ending Power Optimization Task | Checksum: f9d52054

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3585.180 ; gain = 344.789

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: dc074338

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3585.180 ; gain = 0.000
Ending Final Cleanup Task | Checksum: dc074338

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3585.180 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3585.180 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: dc074338

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3585.180 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 3585.180 ; gain = 1304.320
INFO: [runtcl-4] Executing : report_drc -file lenet_bd_wrapper_drc_opted.rpt -pb lenet_bd_wrapper_drc_opted.pb -rpx lenet_bd_wrapper_drc_opted.rpx
Command: report_drc -file lenet_bd_wrapper_drc_opted.rpt -pb lenet_bd_wrapper_drc_opted.pb -rpx lenet_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.191 . Memory (MB): peak = 3585.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3585.180 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3585.180 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 569f0492

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3585.180 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 80b750b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c8f73a85

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c8f73a85

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3585.180 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c8f73a85

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aa9c8d4f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14d8f2848

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14d8f2848

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 19ddf3b5f

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 690 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 292 nets or LUTs. Breaked 0 LUT, combined 292 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3585.180 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            292  |                   292  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            292  |                   292  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: c41a0509

Time (s): cpu = 00:01:44 ; elapsed = 00:01:12 . Memory (MB): peak = 3585.180 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 12b328317

Time (s): cpu = 00:01:49 ; elapsed = 00:01:16 . Memory (MB): peak = 3585.180 ; gain = 0.000
Phase 2 Global Placement | Checksum: 12b328317

Time (s): cpu = 00:01:50 ; elapsed = 00:01:16 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8c6f5de2

Time (s): cpu = 00:01:56 ; elapsed = 00:01:20 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19ab8942b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:28 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d07148e8

Time (s): cpu = 00:02:10 ; elapsed = 00:01:29 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b58bbbbb

Time (s): cpu = 00:02:10 ; elapsed = 00:01:29 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1518f29d5

Time (s): cpu = 00:02:40 ; elapsed = 00:02:00 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c425a0b2

Time (s): cpu = 00:02:44 ; elapsed = 00:02:03 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22bf0fe0a

Time (s): cpu = 00:02:44 ; elapsed = 00:02:04 . Memory (MB): peak = 3585.180 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22bf0fe0a

Time (s): cpu = 00:02:45 ; elapsed = 00:02:04 . Memory (MB): peak = 3585.180 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2324d70eb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.371 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f15ee0aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3673.355 ; gain = 41.566
INFO: [Place 46-33] Processed net lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f15ee0aa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3677.586 ; gain = 45.797
Phase 4.1.1.1 BUFG Insertion | Checksum: 2324d70eb

Time (s): cpu = 00:03:13 ; elapsed = 00:02:23 . Memory (MB): peak = 3677.586 ; gain = 92.406

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.706. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c2d9c703

Time (s): cpu = 00:03:14 ; elapsed = 00:02:25 . Memory (MB): peak = 3677.586 ; gain = 92.406

Time (s): cpu = 00:03:14 ; elapsed = 00:02:25 . Memory (MB): peak = 3677.586 ; gain = 92.406
Phase 4.1 Post Commit Optimization | Checksum: 1c2d9c703

Time (s): cpu = 00:03:15 ; elapsed = 00:02:25 . Memory (MB): peak = 3677.586 ; gain = 92.406

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c2d9c703

Time (s): cpu = 00:03:16 ; elapsed = 00:02:26 . Memory (MB): peak = 3677.586 ; gain = 92.406

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c2d9c703

Time (s): cpu = 00:03:16 ; elapsed = 00:02:26 . Memory (MB): peak = 3677.586 ; gain = 92.406
Phase 4.3 Placer Reporting | Checksum: 1c2d9c703

Time (s): cpu = 00:03:16 ; elapsed = 00:02:26 . Memory (MB): peak = 3677.586 ; gain = 92.406

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 3677.586 ; gain = 0.000

Time (s): cpu = 00:03:16 ; elapsed = 00:02:27 . Memory (MB): peak = 3677.586 ; gain = 92.406
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bdca7f13

Time (s): cpu = 00:03:17 ; elapsed = 00:02:27 . Memory (MB): peak = 3677.586 ; gain = 92.406
Ending Placer Task | Checksum: 11f6ad8f3

Time (s): cpu = 00:03:17 ; elapsed = 00:02:27 . Memory (MB): peak = 3677.586 ; gain = 92.406
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:21 ; elapsed = 00:02:30 . Memory (MB): peak = 3677.586 ; gain = 92.406
INFO: [runtcl-4] Executing : report_io -file lenet_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 3677.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lenet_bd_wrapper_utilization_placed.rpt -pb lenet_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file lenet_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 3677.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3679.211 ; gain = 1.625
report_design_analysis: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3679.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3679.211 ; gain = 1.625
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3846.918 ; gain = 167.707
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3846.918 ; gain = 167.707
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3895.199 ; gain = 47.910
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3895.199 ; gain = 48.281
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b43d1e25 ConstDB: 0 ShapeSum: 6b2dbace RouteDB: 0
Post Restoration Checksum: NetGraph: 89765b31 | NumContArr: bdcbba99 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1604c6b77

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 4023.637 ; gain = 84.352

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1604c6b77

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 4023.637 ; gain = 84.352

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1604c6b77

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 4023.637 ; gain = 84.352
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15d123ed2

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 4023.637 ; gain = 84.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.899  | TNS=0.000  | WHS=-0.207 | THS=-158.220|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33057
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 33057
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 10fd7ff10

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4063.867 ; gain = 124.582

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10fd7ff10

Time (s): cpu = 00:01:27 ; elapsed = 00:01:01 . Memory (MB): peak = 4063.867 ; gain = 124.582
Phase 3 Initial Routing | Checksum: 106b95ae4

Time (s): cpu = 00:02:51 ; elapsed = 00:01:47 . Memory (MB): peak = 4206.906 ; gain = 267.621

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 38877
 Number of Nodes with overlaps = 4498
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.263 | TNS=-0.263 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18899298c

Time (s): cpu = 00:08:14 ; elapsed = 00:06:32 . Memory (MB): peak = 4211.793 ; gain = 272.508

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1412
 Number of Nodes with overlaps = 558
 Number of Nodes with overlaps = 240
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.576  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2267a7339

Time (s): cpu = 00:10:01 ; elapsed = 00:08:07 . Memory (MB): peak = 4269.434 ; gain = 330.148
Phase 4 Rip-up And Reroute | Checksum: 2267a7339

Time (s): cpu = 00:10:01 ; elapsed = 00:08:07 . Memory (MB): peak = 4269.434 ; gain = 330.148

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2267a7339

Time (s): cpu = 00:10:02 ; elapsed = 00:08:08 . Memory (MB): peak = 4269.434 ; gain = 330.148

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2267a7339

Time (s): cpu = 00:10:02 ; elapsed = 00:08:08 . Memory (MB): peak = 4269.434 ; gain = 330.148
Phase 5 Delay and Skew Optimization | Checksum: 2267a7339

Time (s): cpu = 00:10:02 ; elapsed = 00:08:08 . Memory (MB): peak = 4269.434 ; gain = 330.148

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2007b2df2

Time (s): cpu = 00:10:08 ; elapsed = 00:08:12 . Memory (MB): peak = 4269.434 ; gain = 330.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.691  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2a50be713

Time (s): cpu = 00:10:08 ; elapsed = 00:08:12 . Memory (MB): peak = 4269.434 ; gain = 330.148
Phase 6 Post Hold Fix | Checksum: 2a50be713

Time (s): cpu = 00:10:08 ; elapsed = 00:08:12 . Memory (MB): peak = 4269.434 ; gain = 330.148

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.8624 %
  Global Horizontal Routing Utilization  = 22.9217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2a8e26514

Time (s): cpu = 00:10:09 ; elapsed = 00:08:12 . Memory (MB): peak = 4269.434 ; gain = 330.148

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2a8e26514

Time (s): cpu = 00:10:09 ; elapsed = 00:08:12 . Memory (MB): peak = 4269.434 ; gain = 330.148

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2be2377ed

Time (s): cpu = 00:10:15 ; elapsed = 00:08:18 . Memory (MB): peak = 4269.434 ; gain = 330.148

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.691  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2be2377ed

Time (s): cpu = 00:10:20 ; elapsed = 00:08:21 . Memory (MB): peak = 4269.434 ; gain = 330.148
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 12e387929

Time (s): cpu = 00:10:21 ; elapsed = 00:08:22 . Memory (MB): peak = 4269.434 ; gain = 330.148

Time (s): cpu = 00:10:21 ; elapsed = 00:08:22 . Memory (MB): peak = 4269.434 ; gain = 330.148

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:30 ; elapsed = 00:08:28 . Memory (MB): peak = 4269.434 ; gain = 374.234
INFO: [runtcl-4] Executing : report_drc -file lenet_bd_wrapper_drc_routed.rpt -pb lenet_bd_wrapper_drc_routed.pb -rpx lenet_bd_wrapper_drc_routed.rpx
Command: report_drc -file lenet_bd_wrapper_drc_routed.rpt -pb lenet_bd_wrapper_drc_routed.pb -rpx lenet_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4269.434 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file lenet_bd_wrapper_methodology_drc_routed.rpt -pb lenet_bd_wrapper_methodology_drc_routed.pb -rpx lenet_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lenet_bd_wrapper_methodology_drc_routed.rpt -pb lenet_bd_wrapper_methodology_drc_routed.pb -rpx lenet_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 4393.312 ; gain = 123.879
INFO: [runtcl-4] Executing : report_power -file lenet_bd_wrapper_power_routed.rpt -pb lenet_bd_wrapper_power_summary_routed.pb -rpx lenet_bd_wrapper_power_routed.rpx
Command: report_power -file lenet_bd_wrapper_power_routed.rpt -pb lenet_bd_wrapper_power_summary_routed.pb -rpx lenet_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
110 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 4413.750 ; gain = 20.438
INFO: [runtcl-4] Executing : report_route_status -file lenet_bd_wrapper_route_status.rpt -pb lenet_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file lenet_bd_wrapper_timing_summary_routed.rpt -pb lenet_bd_wrapper_timing_summary_routed.pb -rpx lenet_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lenet_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file lenet_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file lenet_bd_wrapper_bus_skew_routed.rpt -pb lenet_bd_wrapper_bus_skew_routed.pb -rpx lenet_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4439.547 ; gain = 25.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/impl_1/lenet_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 4439.547 ; gain = 25.797
Command: write_bitstream -force lenet_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg input lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg input lenet_bd_i/top_0/inst/grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP lenet_bd_i/top_0/inst/grp_m1_fu_482/mac_muladd_4ns_9ns_10s_14_4_1_U142/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg input lenet_bd_i/top_0/inst/grp_m1_fu_482/mac_muladd_4ns_9ns_10s_14_4_1_U142/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP lenet_bd_i/top_0/inst/grp_m1_fu_482/add_ln61_1_reg_1035_reg multiplier stage lenet_bd_i/top_0/inst/grp_m1_fu_482/add_ln61_1_reg_1035_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP lenet_bd_i/top_0/inst/grp_m1_fu_482/mul_ln59_reg_1030_reg multiplier stage lenet_bd_i/top_0/inst/grp_m1_fu_482/mul_ln59_reg_1030_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: lenet_bd_i/top_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U225/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: lenet_bd_i/top_0/inst/grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/fadd_32ns_32ns_32_5_full_dsp_1_U36/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 30 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lenet_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:40 . Memory (MB): peak = 5027.621 ; gain = 588.074
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 21:51:41 2025...
