v {xschem version=2.9.9 file_version=1.2 }
G {}
K {type=subcircuit
format="@name @pinlist @symname"
verilog_primitive=true
template="name=x1"
}
V {}
S {}
E {}
L 4 -130 -20 130 -20 {}
L 4 -130 20 130 20 {}
L 4 -130 -20 -130 20 {}
L 4 130 -20 130 20 {}
L 4 -150 -10 -130 -10 {}
L 7 130 -10 150 -10 {}
L 7 130 10 150 10 {}
B 5 147.5 -12.5 152.5 -7.5 {name=DRAIN dir=inout }
B 5 -152.5 -12.5 -147.5 -7.5 {name=GATE1N dir=in }
B 5 147.5 7.5 152.5 12.5 {name=SOURCE1N dir=inout }
T {nFETLarge} -38.5 -6 0 0 0.3 0.3 {}
T {@name} 135 -32 0 0 0.2 0.2 {}
T {DRAIN} 125 -14 0 1 0.2 0.2 {}
T {GATE1N} -125 -14 0 0 0.2 0.2 {}
T {SOURCE1N} 125 6 0 1 0.2 0.2 {}
