LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY Decoder_endereco IS
	PORT 
		ADDR         : IN std_logic_vector(7 downto 0);
		RD           : IN std_logic;
		WR           : IN std_logic;
		
		EnableSec    : OUT std_logic;
		EnableMin    : OUT std_logic;
		EnableHrs    : OUT std_logic;
		
		RD_BaseTempo : OUT std_logic;
		
		RD_ButMin    : OUT std_logic;
		WR_ButMin    : OUT std_logic;
		RD_ButHrs    : OUT std_logic;
		WR_ButHrs    : OUT std_logic;

	);

END Decoder_endereco;

ARCHITECTURE comportamento OF Decoder_endereco IS

	signal

BEGIN

	EnableSec <= AND()
	


END comportamento;