Analysis & Synthesis report for DE2_115
Mon Jul  3 13:02:10 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |DE2_115|movement
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |DE2_115
 15. Parameter Settings for User Entity Instance: VGAFrequency:VGAFreq|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: VGAController:VGAControl
 17. Parameter Settings for User Entity Instance: ScoreDecoder:p1
 18. Parameter Settings for User Entity Instance: ScoreDecoder:p2
 19. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 20. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 21. altpll Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "ScoreDecoder:p2"
 24. Port Connectivity Checks: "ScoreDecoder:p1"
 25. Port Connectivity Checks: "VGAFrequency:VGAFreq"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul  3 13:02:10 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; DE2_115                                        ;
; Top-level Entity Name              ; DE2_115                                        ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 741                                            ;
;     Total combinational functions  ; 741                                            ;
;     Dedicated logic registers      ; 101                                            ;
; Total registers                    ; 101                                            ;
; Total pins                         ; 137                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 4                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115            ; DE2_115            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; de2_115.v                        ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v                         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/vgafrequency_altpll.v         ; yes             ; Auto-Generated Megafunction  ; C:/Users/uchoa/Documents/projetoFinalEd2-/db/vgafrequency_altpll.v          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc   ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc      ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc      ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc      ;         ;
; db/mult_t5t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/uchoa/Documents/projetoFinalEd2-/db/mult_t5t.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 741         ;
;                                             ;             ;
; Total combinational functions               ; 741         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 183         ;
;     -- 3 input functions                    ; 264         ;
;     -- <=2 input functions                  ; 294         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 330         ;
;     -- arithmetic mode                      ; 411         ;
;                                             ;             ;
; Total registers                             ; 101         ;
;     -- Dedicated logic registers            ; 101         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 137         ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 4           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[0]~input ;
; Maximum fan-out                             ; 40          ;
; Total fan-out                               ; 2542        ;
; Average fan-out                             ; 2.27        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                      ; Entity Name         ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE2_115                                      ; 741 (655)           ; 101 (77)                  ; 0           ; 4            ; 0       ; 2         ; 137  ; 0            ; |DE2_115                                                                                 ; DE2_115             ; work         ;
;    |ScoreDecoder:p1|                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ScoreDecoder:p1                                                                 ; ScoreDecoder        ; work         ;
;    |ScoreDecoder:p2|                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ScoreDecoder:p2                                                                 ; ScoreDecoder        ; work         ;
;    |VGAController:VGAControl|                 ; 70 (70)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|VGAController:VGAControl                                                        ; VGAController       ; work         ;
;    |VGAFrequency:VGAFreq|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|VGAFrequency:VGAFreq                                                            ; VGAFrequency        ; work         ;
;       |altpll:altpll_component|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|VGAFrequency:VGAFreq|altpll:altpll_component                                    ; altpll              ; work         ;
;          |VGAFrequency_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|VGAFrequency:VGAFreq|altpll:altpll_component|VGAFrequency_altpll:auto_generated ; VGAFrequency_altpll ; work         ;
;    |lpm_mult:Mult0|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lpm_mult:Mult0                                                                  ; lpm_mult            ; work         ;
;       |mult_t5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lpm_mult:Mult0|mult_t5t:auto_generated                                          ; mult_t5t            ; work         ;
;    |lpm_mult:Mult1|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lpm_mult:Mult1                                                                  ; lpm_mult            ; work         ;
;       |mult_t5t:auto_generated|               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115|lpm_mult:Mult1|mult_t5t:auto_generated                                          ; mult_t5t            ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |DE2_115|movement                                   ;
+-------------+-------------+-------------+-------------+-------------+
; Name        ; movement.11 ; movement.10 ; movement.01 ; movement.00 ;
+-------------+-------------+-------------+-------------+-------------+
; movement.00 ; 0           ; 0           ; 0           ; 0           ;
; movement.01 ; 0           ; 0           ; 1           ; 1           ;
; movement.10 ; 0           ; 1           ; 0           ; 1           ;
; movement.11 ; 1           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+


+---------------------------------------------------------------------------+
; Registers Removed During Synthesis                                        ;
+----------------------------------------+----------------------------------+
; Register name                          ; Reason for Removal               ;
+----------------------------------------+----------------------------------+
; blueValue[0,2..7]                      ; Merged with blueValue[1]         ;
; greenValue[0..6]                       ; Merged with greenValue[7]        ;
; redValue[0..7]                         ; Merged with greenValue[7]        ;
; fastClockCounter[0]                    ; Merged with slowClockCounter[0]  ;
; slowClockCounter[1]                    ; Merged with fastClockCounter[1]  ;
; slowClockCounter[2]                    ; Merged with fastClockCounter[2]  ;
; slowClockCounter[3]                    ; Merged with fastClockCounter[3]  ;
; slowClockCounter[4]                    ; Merged with fastClockCounter[4]  ;
; slowClockCounter[5]                    ; Merged with fastClockCounter[5]  ;
; slowClockCounter[6]                    ; Merged with fastClockCounter[6]  ;
; slowClockCounter[7]                    ; Merged with fastClockCounter[7]  ;
; slowClockCounter[8]                    ; Merged with fastClockCounter[8]  ;
; slowClockCounter[9]                    ; Merged with fastClockCounter[9]  ;
; slowClockCounter[10]                   ; Merged with fastClockCounter[10] ;
; slowClockCounter[11]                   ; Merged with fastClockCounter[11] ;
; slowClockCounter[12]                   ; Merged with fastClockCounter[12] ;
; slowClockCounter[13]                   ; Merged with fastClockCounter[13] ;
; slowClockCounter[14]                   ; Merged with fastClockCounter[14] ;
; slowClockCounter[15]                   ; Merged with fastClockCounter[15] ;
; flag                                   ; Lost fanout                      ;
; movement~2                             ; Lost fanout                      ;
; movement~3                             ; Lost fanout                      ;
; slowClockCounter[17..20]               ; Lost fanout                      ;
; fastClockCounter[18..20]               ; Lost fanout                      ;
; Total Number of Removed Registers = 48 ;                                  ;
+----------------------------------------+----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 101   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; XDotPosition[2]                         ; 6       ;
; YDotPosition[2]                         ; 10      ;
; XDotPosition[4]                         ; 6       ;
; YDotPosition[4]                         ; 10      ;
; XDotPosition[5]                         ; 6       ;
; YDotPosition[5]                         ; 10      ;
; XDotPosition[6]                         ; 6       ;
; YDotPosition[6]                         ; 10      ;
; XDotPosition[7]                         ; 6       ;
; YDotPosition[7]                         ; 10      ;
; XDotPosition[8]                         ; 6       ;
; YDotPosition[8]                         ; 10      ;
; VGAController:VGAControl|HorSynch       ; 1       ;
; VGAController:VGAControl|VertSynch      ; 1       ;
; P1y[8]                                  ; 6       ;
; P1y[7]                                  ; 6       ;
; P1y[6]                                  ; 5       ;
; P1y[5]                                  ; 5       ;
; P1y[4]                                  ; 5       ;
; P1y[2]                                  ; 5       ;
; P2y[8]                                  ; 7       ;
; P2y[7]                                  ; 7       ;
; P2y[6]                                  ; 6       ;
; P2y[5]                                  ; 6       ;
; P2y[4]                                  ; 6       ;
; P2y[2]                                  ; 6       ;
; Total number of inverted registers = 26 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|P1Score[0]                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_115|VGAController:VGAControl|YTiming[7] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|YDotPosition[1]                     ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|P2y[10]                             ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|P1y[10]                             ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |DE2_115|YDotPosition[7]                     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE2_115|P2y[8]                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE2_115|P1y[4]                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115|movement                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2_115 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; r              ; 15    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGAFrequency:VGAFreq|altpll:altpll_component ;
+-------------------------------+--------------------------------+--------------------------+
; Parameter Name                ; Value                          ; Type                     ;
+-------------------------------+--------------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                  ;
; PLL_TYPE                      ; AUTO                           ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGAFrequency ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                  ;
; LOCK_HIGH                     ; 1                              ; Untyped                  ;
; LOCK_LOW                      ; 1                              ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                  ;
; SKIP_VCO                      ; OFF                            ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                  ;
; BANDWIDTH                     ; 0                              ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                  ;
; DOWN_SPREAD                   ; 0                              ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                              ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 54                             ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                              ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 25                             ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                             ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                  ;
; DPA_DIVIDER                   ; 0                              ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                  ;
; VCO_MIN                       ; 0                              ; Untyped                  ;
; VCO_MAX                       ; 0                              ; Untyped                  ;
; VCO_CENTER                    ; 0                              ; Untyped                  ;
; PFD_MIN                       ; 0                              ; Untyped                  ;
; PFD_MAX                       ; 0                              ; Untyped                  ;
; M_INITIAL                     ; 0                              ; Untyped                  ;
; M                             ; 0                              ; Untyped                  ;
; N                             ; 1                              ; Untyped                  ;
; M2                            ; 1                              ; Untyped                  ;
; N2                            ; 1                              ; Untyped                  ;
; SS                            ; 1                              ; Untyped                  ;
; C0_HIGH                       ; 0                              ; Untyped                  ;
; C1_HIGH                       ; 0                              ; Untyped                  ;
; C2_HIGH                       ; 0                              ; Untyped                  ;
; C3_HIGH                       ; 0                              ; Untyped                  ;
; C4_HIGH                       ; 0                              ; Untyped                  ;
; C5_HIGH                       ; 0                              ; Untyped                  ;
; C6_HIGH                       ; 0                              ; Untyped                  ;
; C7_HIGH                       ; 0                              ; Untyped                  ;
; C8_HIGH                       ; 0                              ; Untyped                  ;
; C9_HIGH                       ; 0                              ; Untyped                  ;
; C0_LOW                        ; 0                              ; Untyped                  ;
; C1_LOW                        ; 0                              ; Untyped                  ;
; C2_LOW                        ; 0                              ; Untyped                  ;
; C3_LOW                        ; 0                              ; Untyped                  ;
; C4_LOW                        ; 0                              ; Untyped                  ;
; C5_LOW                        ; 0                              ; Untyped                  ;
; C6_LOW                        ; 0                              ; Untyped                  ;
; C7_LOW                        ; 0                              ; Untyped                  ;
; C8_LOW                        ; 0                              ; Untyped                  ;
; C9_LOW                        ; 0                              ; Untyped                  ;
; C0_INITIAL                    ; 0                              ; Untyped                  ;
; C1_INITIAL                    ; 0                              ; Untyped                  ;
; C2_INITIAL                    ; 0                              ; Untyped                  ;
; C3_INITIAL                    ; 0                              ; Untyped                  ;
; C4_INITIAL                    ; 0                              ; Untyped                  ;
; C5_INITIAL                    ; 0                              ; Untyped                  ;
; C6_INITIAL                    ; 0                              ; Untyped                  ;
; C7_INITIAL                    ; 0                              ; Untyped                  ;
; C8_INITIAL                    ; 0                              ; Untyped                  ;
; C9_INITIAL                    ; 0                              ; Untyped                  ;
; C0_MODE                       ; BYPASS                         ; Untyped                  ;
; C1_MODE                       ; BYPASS                         ; Untyped                  ;
; C2_MODE                       ; BYPASS                         ; Untyped                  ;
; C3_MODE                       ; BYPASS                         ; Untyped                  ;
; C4_MODE                       ; BYPASS                         ; Untyped                  ;
; C5_MODE                       ; BYPASS                         ; Untyped                  ;
; C6_MODE                       ; BYPASS                         ; Untyped                  ;
; C7_MODE                       ; BYPASS                         ; Untyped                  ;
; C8_MODE                       ; BYPASS                         ; Untyped                  ;
; C9_MODE                       ; BYPASS                         ; Untyped                  ;
; C0_PH                         ; 0                              ; Untyped                  ;
; C1_PH                         ; 0                              ; Untyped                  ;
; C2_PH                         ; 0                              ; Untyped                  ;
; C3_PH                         ; 0                              ; Untyped                  ;
; C4_PH                         ; 0                              ; Untyped                  ;
; C5_PH                         ; 0                              ; Untyped                  ;
; C6_PH                         ; 0                              ; Untyped                  ;
; C7_PH                         ; 0                              ; Untyped                  ;
; C8_PH                         ; 0                              ; Untyped                  ;
; C9_PH                         ; 0                              ; Untyped                  ;
; L0_HIGH                       ; 1                              ; Untyped                  ;
; L1_HIGH                       ; 1                              ; Untyped                  ;
; G0_HIGH                       ; 1                              ; Untyped                  ;
; G1_HIGH                       ; 1                              ; Untyped                  ;
; G2_HIGH                       ; 1                              ; Untyped                  ;
; G3_HIGH                       ; 1                              ; Untyped                  ;
; E0_HIGH                       ; 1                              ; Untyped                  ;
; E1_HIGH                       ; 1                              ; Untyped                  ;
; E2_HIGH                       ; 1                              ; Untyped                  ;
; E3_HIGH                       ; 1                              ; Untyped                  ;
; L0_LOW                        ; 1                              ; Untyped                  ;
; L1_LOW                        ; 1                              ; Untyped                  ;
; G0_LOW                        ; 1                              ; Untyped                  ;
; G1_LOW                        ; 1                              ; Untyped                  ;
; G2_LOW                        ; 1                              ; Untyped                  ;
; G3_LOW                        ; 1                              ; Untyped                  ;
; E0_LOW                        ; 1                              ; Untyped                  ;
; E1_LOW                        ; 1                              ; Untyped                  ;
; E2_LOW                        ; 1                              ; Untyped                  ;
; E3_LOW                        ; 1                              ; Untyped                  ;
; L0_INITIAL                    ; 1                              ; Untyped                  ;
; L1_INITIAL                    ; 1                              ; Untyped                  ;
; G0_INITIAL                    ; 1                              ; Untyped                  ;
; G1_INITIAL                    ; 1                              ; Untyped                  ;
; G2_INITIAL                    ; 1                              ; Untyped                  ;
; G3_INITIAL                    ; 1                              ; Untyped                  ;
; E0_INITIAL                    ; 1                              ; Untyped                  ;
; E1_INITIAL                    ; 1                              ; Untyped                  ;
; E2_INITIAL                    ; 1                              ; Untyped                  ;
; E3_INITIAL                    ; 1                              ; Untyped                  ;
; L0_MODE                       ; BYPASS                         ; Untyped                  ;
; L1_MODE                       ; BYPASS                         ; Untyped                  ;
; G0_MODE                       ; BYPASS                         ; Untyped                  ;
; G1_MODE                       ; BYPASS                         ; Untyped                  ;
; G2_MODE                       ; BYPASS                         ; Untyped                  ;
; G3_MODE                       ; BYPASS                         ; Untyped                  ;
; E0_MODE                       ; BYPASS                         ; Untyped                  ;
; E1_MODE                       ; BYPASS                         ; Untyped                  ;
; E2_MODE                       ; BYPASS                         ; Untyped                  ;
; E3_MODE                       ; BYPASS                         ; Untyped                  ;
; L0_PH                         ; 0                              ; Untyped                  ;
; L1_PH                         ; 0                              ; Untyped                  ;
; G0_PH                         ; 0                              ; Untyped                  ;
; G1_PH                         ; 0                              ; Untyped                  ;
; G2_PH                         ; 0                              ; Untyped                  ;
; G3_PH                         ; 0                              ; Untyped                  ;
; E0_PH                         ; 0                              ; Untyped                  ;
; E1_PH                         ; 0                              ; Untyped                  ;
; E2_PH                         ; 0                              ; Untyped                  ;
; E3_PH                         ; 0                              ; Untyped                  ;
; M_PH                          ; 0                              ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                  ;
; CLK0_COUNTER                  ; G0                             ; Untyped                  ;
; CLK1_COUNTER                  ; G0                             ; Untyped                  ;
; CLK2_COUNTER                  ; G0                             ; Untyped                  ;
; CLK3_COUNTER                  ; G0                             ; Untyped                  ;
; CLK4_COUNTER                  ; G0                             ; Untyped                  ;
; CLK5_COUNTER                  ; G0                             ; Untyped                  ;
; CLK6_COUNTER                  ; E0                             ; Untyped                  ;
; CLK7_COUNTER                  ; E1                             ; Untyped                  ;
; CLK8_COUNTER                  ; E2                             ; Untyped                  ;
; CLK9_COUNTER                  ; E3                             ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                  ;
; M_TIME_DELAY                  ; 0                              ; Untyped                  ;
; N_TIME_DELAY                  ; 0                              ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                  ;
; VCO_POST_SCALE                ; 0                              ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED                      ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                  ;
; CBXI_PARAMETER                ; VGAFrequency_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE           ;
+-------------------------------+--------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGAController:VGAControl ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; XLimit         ; 1688  ; Signed Integer                               ;
; XVisible       ; 1280  ; Signed Integer                               ;
; XSynchPulse    ; 112   ; Signed Integer                               ;
; XBackPorch     ; 248   ; Signed Integer                               ;
; YLimit         ; 1066  ; Signed Integer                               ;
; YVisible       ; 1024  ; Signed Integer                               ;
; YSynchPulse    ; 3     ; Signed Integer                               ;
; YBackPorch     ; 38    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ScoreDecoder:p1 ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; zero           ; 1000000 ; Unsigned Binary                   ;
; one            ; 1111001 ; Unsigned Binary                   ;
; two            ; 0100100 ; Unsigned Binary                   ;
; three          ; 0110000 ; Unsigned Binary                   ;
; four           ; 0011001 ; Unsigned Binary                   ;
; five           ; 0010010 ; Unsigned Binary                   ;
; six            ; 0000010 ; Unsigned Binary                   ;
; seven          ; 1111000 ; Unsigned Binary                   ;
; eight          ; 0000000 ; Unsigned Binary                   ;
; nine           ; 0011000 ; Unsigned Binary                   ;
; blank          ; 1111111 ; Unsigned Binary                   ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ScoreDecoder:p2 ;
+----------------+---------+-----------------------------------+
; Parameter Name ; Value   ; Type                              ;
+----------------+---------+-----------------------------------+
; zero           ; 1000000 ; Unsigned Binary                   ;
; one            ; 1111001 ; Unsigned Binary                   ;
; two            ; 0100100 ; Unsigned Binary                   ;
; three          ; 0110000 ; Unsigned Binary                   ;
; four           ; 0011001 ; Unsigned Binary                   ;
; five           ; 0010010 ; Unsigned Binary                   ;
; six            ; 0000010 ; Unsigned Binary                   ;
; seven          ; 1111000 ; Unsigned Binary                   ;
; eight          ; 0000000 ; Unsigned Binary                   ;
; nine           ; 0011000 ; Unsigned Binary                   ;
; blank          ; 1111111 ; Unsigned Binary                   ;
+----------------+---------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; VGAFrequency:VGAFreq|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 24             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 24             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+---------------------------------------------+
; Port Connectivity Checks: "ScoreDecoder:p2" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; in[4] ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+---------------------------------------------+
; Port Connectivity Checks: "ScoreDecoder:p1" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; in[4] ; Input ; Info     ; Stuck at GND     ;
+-------+-------+----------+------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "VGAFrequency:VGAFreq" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; areset ; Input ; Info     ; Stuck at GND         ;
+--------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 137                         ;
; cycloneiii_ff         ; 101                         ;
;     ENA               ; 34                          ;
;     SCLR              ; 11                          ;
;     plain             ; 56                          ;
; cycloneiii_lcell_comb ; 747                         ;
;     arith             ; 411                         ;
;         2 data inputs ; 232                         ;
;         3 data inputs ; 179                         ;
;     normal            ; 336                         ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 183                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 6.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Mon Jul  3 13:02:03 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Warning (10229): Verilog HDL Expression warning at de2_115.v(595): truncated literal to match 8 bits File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 595
Warning (12125): Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: ScoreDecoder File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 1
    Info (12023): Found entity 2: VGAController File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 92
    Info (12023): Found entity 3: DE2_115 File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 214
    Info (12023): Found entity 4: VGAFrequency File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 630
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de2_115.v(347): truncated value with size 32 to match size of target (21) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 347
Warning (10230): Verilog HDL assignment warning at de2_115.v(354): truncated value with size 32 to match size of target (21) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 354
Warning (10230): Verilog HDL assignment warning at de2_115.v(367): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 367
Warning (10230): Verilog HDL assignment warning at de2_115.v(373): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 373
Warning (10230): Verilog HDL assignment warning at de2_115.v(391): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 391
Warning (10230): Verilog HDL assignment warning at de2_115.v(397): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 397
Warning (10230): Verilog HDL assignment warning at de2_115.v(410): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 410
Warning (10230): Verilog HDL assignment warning at de2_115.v(411): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 411
Warning (10230): Verilog HDL assignment warning at de2_115.v(414): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 414
Warning (10230): Verilog HDL assignment warning at de2_115.v(415): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 415
Warning (10230): Verilog HDL assignment warning at de2_115.v(418): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 418
Warning (10230): Verilog HDL assignment warning at de2_115.v(419): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 419
Warning (10230): Verilog HDL assignment warning at de2_115.v(422): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 422
Warning (10230): Verilog HDL assignment warning at de2_115.v(423): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 423
Warning (10230): Verilog HDL assignment warning at de2_115.v(444): truncated value with size 32 to match size of target (4) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 444
Warning (10230): Verilog HDL assignment warning at de2_115.v(450): truncated value with size 32 to match size of target (4) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 450
Warning (10034): Output port "LEDG" at de2_115.v(258) has no driver File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
Warning (10034): Output port "LEDR[17..11]" at de2_115.v(259) has no driver File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 259
Warning (10034): Output port "HEX0" at de2_115.v(268) has no driver File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 268
Warning (10034): Output port "HEX1" at de2_115.v(269) has no driver File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 269
Warning (10034): Output port "HEX2" at de2_115.v(270) has no driver File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 270
Warning (10034): Output port "HEX3" at de2_115.v(271) has no driver File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 271
Info (12128): Elaborating entity "VGAFrequency" for hierarchy "VGAFrequency:VGAFreq" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 474
Info (12128): Elaborating entity "altpll" for hierarchy "VGAFrequency:VGAFreq|altpll:altpll_component" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 690
Info (12130): Elaborated megafunction instantiation "VGAFrequency:VGAFreq|altpll:altpll_component" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 690
Info (12133): Instantiated megafunction "VGAFrequency:VGAFreq|altpll:altpll_component" with the following parameter: File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 690
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "54"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGAFrequency"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vgafrequency_altpll.v
    Info (12023): Found entity 1: VGAFrequency_altpll File: C:/Users/uchoa/Documents/projetoFinalEd2-/db/vgafrequency_altpll.v Line: 30
Info (12128): Elaborating entity "VGAFrequency_altpll" for hierarchy "VGAFrequency:VGAFreq|altpll:altpll_component|VGAFrequency_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VGAController" for hierarchy "VGAController:VGAControl" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 477
Warning (10230): Verilog HDL assignment warning at de2_115.v(145): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 145
Warning (10230): Verilog HDL assignment warning at de2_115.v(146): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 146
Warning (10230): Verilog HDL assignment warning at de2_115.v(154): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 154
Warning (10230): Verilog HDL assignment warning at de2_115.v(162): truncated value with size 32 to match size of target (11) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 162
Info (12128): Elaborating entity "ScoreDecoder" for hierarchy "ScoreDecoder:p1" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 624
Warning (10270): Verilog HDL Case Statement warning at de2_115.v(19): incomplete case statement has no default case item File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at de2_115.v(19): inferring latch(es) for variable "Hex1", which holds its previous value in one or more paths through the always construct File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at de2_115.v(19): inferring latch(es) for variable "Hex2", which holds its previous value in one or more paths through the always construct File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex2[0]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex2[1]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex2[2]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex2[3]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex2[4]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex2[5]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex2[6]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex1[0]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex1[1]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex1[2]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex1[3]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex1[4]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex1[5]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (10041): Inferred latch for "Hex1[6]" at de2_115.v(19) File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex2[1]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex2[2]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex2[1]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex2[2]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[0]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[1]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[2]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[3]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[4]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[5]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[6]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[0]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[1]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[2]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[3]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[4]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[5]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[6]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[0]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[1]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[2]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[3]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[4]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[5]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p2|Hex1[6]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[0]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[1]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[2]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[3]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[4]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[5]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Warning (14026): LATCH primitive "ScoreDecoder:p1|Hex1[6]" is permanently enabled File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 19
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 606
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 607
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 606
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 606
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf
    Info (12023): Found entity 1: mult_t5t File: C:/Users/uchoa/Documents/projetoFinalEd2-/db/mult_t5t.tdf Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 258
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 259
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 259
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 259
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 259
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 259
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 259
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 259
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 268
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 268
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 268
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 268
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 268
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 268
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 268
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 269
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 269
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 269
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 269
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 269
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 269
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 269
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 270
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 270
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 270
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 270
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 270
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 270
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 270
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 271
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 271
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 271
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 271
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 271
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 271
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 271
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 273
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 273
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 273
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 273
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 273
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 275
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 275
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 275
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 275
    Warning (13410): Pin "HEX7[6]" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 275
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 279
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 284
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/uchoa/Documents/projetoFinalEd2-/DE2_115.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 254
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 255
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v Line: 265
Info (21057): Implemented 883 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 112 output pins
    Info (21061): Implemented 741 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Mon Jul  3 13:02:10 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/uchoa/Documents/projetoFinalEd2-/DE2_115.map.smsg.


