# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 65
attribute \top 1
attribute \src "dut.sv:1.1-38.10"
module \gen_test1
  attribute \src "dut.sv:1.18-1.21"
  wire input 1 \clk
  attribute \src "dut.sv:1.23-1.24"
  wire width 8 input 2 \a
  attribute \src "dut.sv:1.26-1.27"
  wire width 8 input 3 \b
  attribute \src "dut.sv:1.29-1.30"
  wire width 8 output 4 \y
  attribute \src "dut.sv:8.13-8.17"
  wire width 16 \tmp1
  wire \gen1[0].and_wire
  wire \gen1[0].or_wire
  wire \gen3[7].gen4[4].tmpbuf
  wire \gen3[7].gen4[3].tmpbuf
  wire \gen1[1].and_wire
  wire \gen1[1].or_wire
  wire \gen3[7].gen4[2].tmpbuf
  wire \gen3[7].gen4[1].tmpbuf
  wire \gen1[2].and_wire
  wire \gen1[2].or_wire
  wire \gen3[7].gen4[0].tmpbuf
  wire $auto$rtlil.cc:3344:ReduceXor$56
  wire \gen1[3].and_wire
  wire \gen1[3].or_wire
  wire width 5 \gen3[7].tmp2
  wire \gen3[6].gen4[4].tmpbuf
  wire \gen1[4].and_wire
  wire \gen1[4].or_wire
  wire \gen3[6].gen4[3].tmpbuf
  wire \gen3[6].gen4[2].tmpbuf
  wire \gen1[5].and_wire
  wire \gen1[5].or_wire
  wire \gen3[6].gen4[1].tmpbuf
  wire \gen3[6].gen4[0].tmpbuf
  wire \gen1[6].and_wire
  wire \gen1[6].or_wire
  wire $auto$rtlil.cc:3344:ReduceXor$53
  wire width 5 \gen3[6].tmp2
  wire \gen1[7].and_wire
  wire \gen1[7].or_wire
  wire \gen3[5].gen4[4].tmpbuf
  wire \gen3[5].gen4[3].tmpbuf
  wire width 5 \gen3[0].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$35
  wire \gen3[0].gen4[0].tmpbuf
  wire \gen3[0].gen4[1].tmpbuf
  wire \gen3[0].gen4[2].tmpbuf
  wire \gen3[0].gen4[3].tmpbuf
  wire \gen3[0].gen4[4].tmpbuf
  wire width 5 \gen3[1].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$38
  wire \gen3[1].gen4[0].tmpbuf
  wire \gen3[1].gen4[1].tmpbuf
  wire \gen3[1].gen4[2].tmpbuf
  wire \gen3[1].gen4[3].tmpbuf
  wire \gen3[1].gen4[4].tmpbuf
  wire width 5 \gen3[2].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$41
  wire \gen3[2].gen4[0].tmpbuf
  wire \gen3[2].gen4[1].tmpbuf
  wire \gen3[2].gen4[2].tmpbuf
  wire \gen3[2].gen4[3].tmpbuf
  wire \gen3[2].gen4[4].tmpbuf
  wire width 5 \gen3[3].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$44
  wire \gen3[3].gen4[0].tmpbuf
  wire \gen3[3].gen4[1].tmpbuf
  wire \gen3[3].gen4[2].tmpbuf
  wire \gen3[3].gen4[3].tmpbuf
  wire \gen3[3].gen4[4].tmpbuf
  wire width 5 \gen3[4].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$47
  wire \gen3[4].gen4[0].tmpbuf
  wire \gen3[4].gen4[1].tmpbuf
  wire \gen3[4].gen4[2].tmpbuf
  wire \gen3[4].gen4[3].tmpbuf
  wire \gen3[4].gen4[4].tmpbuf
  wire width 5 \gen3[5].tmp2
  wire $auto$rtlil.cc:3344:ReduceXor$50
  wire \gen3[5].gen4[0].tmpbuf
  wire \gen3[5].gen4[1].tmpbuf
  wire \gen3[5].gen4[2].tmpbuf
  cell $and $and$dut.sv:14$1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y \gen1[0].and_wire
  end
  cell $or $or$dut.sv:15$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \b [0]
    connect \Y \gen1[0].or_wire
  end
  cell $and $and$dut.sv:14$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y \gen1[1].and_wire
  end
  cell $or $or$dut.sv:15$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [1]
    connect \B \b [1]
    connect \Y \gen1[1].or_wire
  end
  cell $and $and$dut.sv:14$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y \gen1[2].and_wire
  end
  cell $or $or$dut.sv:15$11
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [2]
    connect \B \b [2]
    connect \Y \gen1[2].or_wire
  end
  cell $and $and$dut.sv:14$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y \gen1[3].and_wire
  end
  cell $or $or$dut.sv:15$15
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [3]
    connect \B \b [3]
    connect \Y \gen1[3].or_wire
  end
  cell $and $and$dut.sv:14$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y \gen1[4].and_wire
  end
  cell $or $or$dut.sv:15$19
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [4]
    connect \B \b [4]
    connect \Y \gen1[4].or_wire
  end
  cell $and $and$dut.sv:14$21
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y \gen1[5].and_wire
  end
  cell $or $or$dut.sv:15$23
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [5]
    connect \B \b [5]
    connect \Y \gen1[5].or_wire
  end
  cell $and $and$dut.sv:14$25
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y \gen1[6].and_wire
  end
  cell $or $or$dut.sv:15$27
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [6]
    connect \B \b [6]
    connect \Y \gen1[6].or_wire
  end
  cell $and $and$dut.sv:14$29
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y \gen1[7].and_wire
  end
  cell $or $or$dut.sv:15$31
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [7]
    connect \B \b [7]
    connect \Y \gen1[7].or_wire
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire \gen1[0].and_wire }
    connect \Y $auto$rtlil.cc:3344:ReduceXor$35
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire \gen1[1].or_wire }
    connect \Y $auto$rtlil.cc:3344:ReduceXor$38
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire }
    connect \Y $auto$rtlil.cc:3344:ReduceXor$41
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire }
    connect \Y $auto$rtlil.cc:3344:ReduceXor$44
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire }
    connect \Y $auto$rtlil.cc:3344:ReduceXor$47
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire }
    connect \Y $auto$rtlil.cc:3344:ReduceXor$50
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[6].or_wire \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire }
    connect \Y $auto$rtlil.cc:3344:ReduceXor$53
  end
  cell $reduce_xor $reduce_xor$dut.sv:33$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { \gen1[7].and_wire \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire }
    connect \Y $auto$rtlil.cc:3344:ReduceXor$56
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  cell $dff $procdff$57
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3344:ReduceXor$56
    connect \Q \y [7]
    connect \CLK \clk
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  cell $dff $procdff$58
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3344:ReduceXor$53
    connect \Q \y [6]
    connect \CLK \clk
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  cell $dff $procdff$59
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3344:ReduceXor$50
    connect \Q \y [5]
    connect \CLK \clk
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  cell $dff $procdff$60
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3344:ReduceXor$47
    connect \Q \y [4]
    connect \CLK \clk
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  cell $dff $procdff$61
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3344:ReduceXor$44
    connect \Q \y [3]
    connect \CLK \clk
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  cell $dff $procdff$62
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3344:ReduceXor$41
    connect \Q \y [2]
    connect \CLK \clk
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  cell $dff $procdff$63
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3344:ReduceXor$38
    connect \Q \y [1]
    connect \CLK \clk
  end
  attribute \src "dut.sv:32.3-33.18"
  attribute \always_ff 1
  cell $dff $procdff$64
    parameter \WIDTH 1
    parameter \CLK_POLARITY 1'1
    connect \D $auto$rtlil.cc:3344:ReduceXor$35
    connect \Q \y [0]
    connect \CLK \clk
  end
  connect \gen3[5].gen4[2].tmpbuf \gen1[1].and_wire
  connect \gen3[5].gen4[1].tmpbuf \gen1[7].or_wire
  connect \gen3[5].gen4[0].tmpbuf \gen1[5].or_wire
  connect \gen3[5].tmp2 { \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire }
  connect \gen3[4].gen4[4].tmpbuf \gen1[4].or_wire
  connect \gen3[4].gen4[3].tmpbuf \gen1[2].or_wire
  connect \gen3[4].gen4[2].tmpbuf \gen1[0].or_wire
  connect \gen3[4].gen4[1].tmpbuf \gen1[6].and_wire
  connect \gen3[4].gen4[0].tmpbuf \gen1[4].and_wire
  connect \gen3[4].tmp2 { \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire }
  connect \gen3[3].gen4[4].tmpbuf \gen1[3].and_wire
  connect \gen3[3].gen4[3].tmpbuf \gen1[1].and_wire
  connect \gen3[3].gen4[2].tmpbuf \gen1[7].or_wire
  connect \gen3[3].gen4[1].tmpbuf \gen1[5].or_wire
  connect \gen3[3].gen4[0].tmpbuf \gen1[3].or_wire
  connect \gen3[3].tmp2 { \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire }
  connect \gen3[2].gen4[4].tmpbuf \gen1[2].or_wire
  connect \gen3[2].gen4[3].tmpbuf \gen1[0].or_wire
  connect \gen3[2].gen4[2].tmpbuf \gen1[6].and_wire
  connect \gen3[2].gen4[1].tmpbuf \gen1[4].and_wire
  connect \gen3[2].gen4[0].tmpbuf \gen1[2].and_wire
  connect \gen3[2].tmp2 { \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire }
  connect \gen3[1].gen4[4].tmpbuf \gen1[1].and_wire
  connect \gen3[1].gen4[3].tmpbuf \gen1[7].or_wire
  connect \gen3[1].gen4[2].tmpbuf \gen1[5].or_wire
  connect \gen3[1].gen4[1].tmpbuf \gen1[3].or_wire
  connect \gen3[1].gen4[0].tmpbuf \gen1[1].or_wire
  connect \gen3[1].tmp2 { \gen1[1].and_wire \gen1[7].or_wire \gen1[5].or_wire \gen1[3].or_wire \gen1[1].or_wire }
  connect \gen3[0].gen4[4].tmpbuf \gen1[0].or_wire
  connect \gen3[0].gen4[3].tmpbuf \gen1[6].and_wire
  connect \gen3[0].gen4[2].tmpbuf \gen1[4].and_wire
  connect \gen3[0].gen4[1].tmpbuf \gen1[2].and_wire
  connect \gen3[0].gen4[0].tmpbuf \gen1[0].and_wire
  connect \gen3[0].tmp2 { \gen1[0].or_wire \gen1[6].and_wire \gen1[4].and_wire \gen1[2].and_wire \gen1[0].and_wire }
  connect \gen3[5].gen4[3].tmpbuf \gen1[3].and_wire
  connect \gen3[5].gen4[4].tmpbuf \gen1[5].and_wire
  connect \gen3[6].tmp2 { \gen1[6].or_wire \gen1[4].or_wire \gen1[2].or_wire \gen1[0].or_wire \gen1[6].and_wire }
  connect \gen3[6].gen4[0].tmpbuf \gen1[6].and_wire
  connect \gen3[6].gen4[1].tmpbuf \gen1[0].or_wire
  connect \gen3[6].gen4[2].tmpbuf \gen1[2].or_wire
  connect \gen3[6].gen4[3].tmpbuf \gen1[4].or_wire
  connect \gen3[6].gen4[4].tmpbuf \gen1[6].or_wire
  connect \gen3[7].tmp2 { \gen1[7].and_wire \gen1[5].and_wire \gen1[3].and_wire \gen1[1].and_wire \gen1[7].or_wire }
  connect \gen3[7].gen4[0].tmpbuf \gen1[7].or_wire
  connect \gen3[7].gen4[1].tmpbuf \gen1[1].and_wire
  connect \gen3[7].gen4[2].tmpbuf \gen1[3].and_wire
  connect \gen3[7].gen4[3].tmpbuf \gen1[5].and_wire
  connect \gen3[7].gen4[4].tmpbuf \gen1[7].and_wire
  connect \tmp1 { \gen1[7].and_wire \gen1[6].or_wire \gen1[5].and_wire \gen1[4].or_wire \gen1[3].and_wire \gen1[2].or_wire \gen1[1].and_wire \gen1[0].or_wire \gen1[7].or_wire \gen1[6].and_wire \gen1[5].or_wire \gen1[4].and_wire \gen1[3].or_wire \gen1[2].and_wire \gen1[1].or_wire \gen1[0].and_wire }
end
