Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Thu May 10 21:41:24 2018
| Host             : NaifMehanna-Laptop running 64-bit major release  (build 9200)
| Command          : 
| Design           : topmodule
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.519 |
| Dynamic (W)              | 0.446 |
| Device Static (W)        | 0.073 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 82.4  |
| Junction Temperature (C) | 27.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.183 |      517 |       --- |             --- |
|   LUT as Logic           |     0.144 |      221 |     20800 |            1.06 |
|   CARRY4                 |     0.018 |       23 |      8150 |            0.28 |
|   Register               |     0.016 |      147 |     41600 |            0.35 |
|   BUFG                   |     0.006 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       13 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        4 |     32600 |            0.01 |
|   LUT as Distributed RAM |     0.000 |       40 |      9600 |            0.42 |
| Signals                  |     0.247 |      438 |       --- |             --- |
| I/O                      |     0.016 |       21 |       106 |           19.81 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.519 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.456 |       0.446 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| topmodule                 |     0.446 |
|   dec                     |    <0.001 |
|   uut_alu                 |     0.007 |
|   uut_clockingmodule      |     0.273 |
|   uut_controlunit         |     0.135 |
|   uut_pc                  |     0.002 |
|   uut_ram                 |     0.000 |
|     regs_reg_r1_0_7_0_5   |     0.000 |
|     regs_reg_r1_0_7_12_15 |     0.000 |
|     regs_reg_r1_0_7_6_11  |     0.000 |
|     regs_reg_r2_0_7_0_5   |     0.000 |
|     regs_reg_r2_0_7_12_15 |     0.000 |
|     regs_reg_r2_0_7_6_11  |     0.000 |
|   uut_ram16               |     0.000 |
|     ram_16_reg_0_7_0_0    |     0.000 |
|     ram_16_reg_0_7_10_10  |     0.000 |
|     ram_16_reg_0_7_11_11  |     0.000 |
|     ram_16_reg_0_7_12_12  |     0.000 |
|     ram_16_reg_0_7_13_13  |     0.000 |
|     ram_16_reg_0_7_14_14  |     0.000 |
|     ram_16_reg_0_7_15_15  |     0.000 |
|     ram_16_reg_0_7_1_1    |     0.000 |
|     ram_16_reg_0_7_2_2    |     0.000 |
|     ram_16_reg_0_7_3_3    |     0.000 |
|     ram_16_reg_0_7_4_4    |     0.000 |
|     ram_16_reg_0_7_5_5    |     0.000 |
|     ram_16_reg_0_7_6_6    |     0.000 |
|     ram_16_reg_0_7_7_7    |     0.000 |
|     ram_16_reg_0_7_8_8    |     0.000 |
|     ram_16_reg_0_7_9_9    |     0.000 |
+---------------------------+-----------+


