// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="runge_kutta_45_runge_kutta_45,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=50.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=36.500000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=94,HLS_SYN_DSP=0,HLS_SYN_FF=15059,HLS_SYN_LUT=38589,HLS_VERSION=2022_1}" *)

module runge_kutta_45 (
        ap_clk,
        ap_rst_n,
        m_axi_X_BUS_AWVALID,
        m_axi_X_BUS_AWREADY,
        m_axi_X_BUS_AWADDR,
        m_axi_X_BUS_AWID,
        m_axi_X_BUS_AWLEN,
        m_axi_X_BUS_AWSIZE,
        m_axi_X_BUS_AWBURST,
        m_axi_X_BUS_AWLOCK,
        m_axi_X_BUS_AWCACHE,
        m_axi_X_BUS_AWPROT,
        m_axi_X_BUS_AWQOS,
        m_axi_X_BUS_AWREGION,
        m_axi_X_BUS_AWUSER,
        m_axi_X_BUS_WVALID,
        m_axi_X_BUS_WREADY,
        m_axi_X_BUS_WDATA,
        m_axi_X_BUS_WSTRB,
        m_axi_X_BUS_WLAST,
        m_axi_X_BUS_WID,
        m_axi_X_BUS_WUSER,
        m_axi_X_BUS_ARVALID,
        m_axi_X_BUS_ARREADY,
        m_axi_X_BUS_ARADDR,
        m_axi_X_BUS_ARID,
        m_axi_X_BUS_ARLEN,
        m_axi_X_BUS_ARSIZE,
        m_axi_X_BUS_ARBURST,
        m_axi_X_BUS_ARLOCK,
        m_axi_X_BUS_ARCACHE,
        m_axi_X_BUS_ARPROT,
        m_axi_X_BUS_ARQOS,
        m_axi_X_BUS_ARREGION,
        m_axi_X_BUS_ARUSER,
        m_axi_X_BUS_RVALID,
        m_axi_X_BUS_RREADY,
        m_axi_X_BUS_RDATA,
        m_axi_X_BUS_RLAST,
        m_axi_X_BUS_RID,
        m_axi_X_BUS_RUSER,
        m_axi_X_BUS_RRESP,
        m_axi_X_BUS_BVALID,
        m_axi_X_BUS_BREADY,
        m_axi_X_BUS_BRESP,
        m_axi_X_BUS_BID,
        m_axi_X_BUS_BUSER,
        m_axi_T_BUS_AWVALID,
        m_axi_T_BUS_AWREADY,
        m_axi_T_BUS_AWADDR,
        m_axi_T_BUS_AWID,
        m_axi_T_BUS_AWLEN,
        m_axi_T_BUS_AWSIZE,
        m_axi_T_BUS_AWBURST,
        m_axi_T_BUS_AWLOCK,
        m_axi_T_BUS_AWCACHE,
        m_axi_T_BUS_AWPROT,
        m_axi_T_BUS_AWQOS,
        m_axi_T_BUS_AWREGION,
        m_axi_T_BUS_AWUSER,
        m_axi_T_BUS_WVALID,
        m_axi_T_BUS_WREADY,
        m_axi_T_BUS_WDATA,
        m_axi_T_BUS_WSTRB,
        m_axi_T_BUS_WLAST,
        m_axi_T_BUS_WID,
        m_axi_T_BUS_WUSER,
        m_axi_T_BUS_ARVALID,
        m_axi_T_BUS_ARREADY,
        m_axi_T_BUS_ARADDR,
        m_axi_T_BUS_ARID,
        m_axi_T_BUS_ARLEN,
        m_axi_T_BUS_ARSIZE,
        m_axi_T_BUS_ARBURST,
        m_axi_T_BUS_ARLOCK,
        m_axi_T_BUS_ARCACHE,
        m_axi_T_BUS_ARPROT,
        m_axi_T_BUS_ARQOS,
        m_axi_T_BUS_ARREGION,
        m_axi_T_BUS_ARUSER,
        m_axi_T_BUS_RVALID,
        m_axi_T_BUS_RREADY,
        m_axi_T_BUS_RDATA,
        m_axi_T_BUS_RLAST,
        m_axi_T_BUS_RID,
        m_axi_T_BUS_RUSER,
        m_axi_T_BUS_RRESP,
        m_axi_T_BUS_BVALID,
        m_axi_T_BUS_BREADY,
        m_axi_T_BUS_BRESP,
        m_axi_T_BUS_BID,
        m_axi_T_BUS_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 46'd1;
parameter    ap_ST_fsm_state2 = 46'd2;
parameter    ap_ST_fsm_state3 = 46'd4;
parameter    ap_ST_fsm_state4 = 46'd8;
parameter    ap_ST_fsm_state5 = 46'd16;
parameter    ap_ST_fsm_state6 = 46'd32;
parameter    ap_ST_fsm_state7 = 46'd64;
parameter    ap_ST_fsm_state8 = 46'd128;
parameter    ap_ST_fsm_state9 = 46'd256;
parameter    ap_ST_fsm_state10 = 46'd512;
parameter    ap_ST_fsm_state11 = 46'd1024;
parameter    ap_ST_fsm_state12 = 46'd2048;
parameter    ap_ST_fsm_state13 = 46'd4096;
parameter    ap_ST_fsm_state14 = 46'd8192;
parameter    ap_ST_fsm_state15 = 46'd16384;
parameter    ap_ST_fsm_state16 = 46'd32768;
parameter    ap_ST_fsm_state17 = 46'd65536;
parameter    ap_ST_fsm_state18 = 46'd131072;
parameter    ap_ST_fsm_state19 = 46'd262144;
parameter    ap_ST_fsm_state20 = 46'd524288;
parameter    ap_ST_fsm_state21 = 46'd1048576;
parameter    ap_ST_fsm_state22 = 46'd2097152;
parameter    ap_ST_fsm_state23 = 46'd4194304;
parameter    ap_ST_fsm_state24 = 46'd8388608;
parameter    ap_ST_fsm_state25 = 46'd16777216;
parameter    ap_ST_fsm_pp0_stage0 = 46'd33554432;
parameter    ap_ST_fsm_state28 = 46'd67108864;
parameter    ap_ST_fsm_state29 = 46'd134217728;
parameter    ap_ST_fsm_state30 = 46'd268435456;
parameter    ap_ST_fsm_state31 = 46'd536870912;
parameter    ap_ST_fsm_pp1_stage0 = 46'd1073741824;
parameter    ap_ST_fsm_state34 = 46'd2147483648;
parameter    ap_ST_fsm_state35 = 46'd4294967296;
parameter    ap_ST_fsm_state36 = 46'd8589934592;
parameter    ap_ST_fsm_state37 = 46'd17179869184;
parameter    ap_ST_fsm_pp2_stage0 = 46'd34359738368;
parameter    ap_ST_fsm_state40 = 46'd68719476736;
parameter    ap_ST_fsm_state41 = 46'd137438953472;
parameter    ap_ST_fsm_state42 = 46'd274877906944;
parameter    ap_ST_fsm_state43 = 46'd549755813888;
parameter    ap_ST_fsm_state44 = 46'd1099511627776;
parameter    ap_ST_fsm_state45 = 46'd2199023255552;
parameter    ap_ST_fsm_state46 = 46'd4398046511104;
parameter    ap_ST_fsm_state47 = 46'd8796093022208;
parameter    ap_ST_fsm_state48 = 46'd17592186044416;
parameter    ap_ST_fsm_state49 = 46'd35184372088832;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_T_BUS_ID_WIDTH = 1;
parameter    C_M_AXI_T_BUS_ADDR_WIDTH = 64;
parameter    C_M_AXI_T_BUS_DATA_WIDTH = 512;
parameter    C_M_AXI_T_BUS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_WUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_RUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_BUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_USER_VALUE = 0;
parameter    C_M_AXI_T_BUS_PROT_VALUE = 0;
parameter    C_M_AXI_T_BUS_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_X_BUS_ID_WIDTH = 1;
parameter    C_M_AXI_X_BUS_ADDR_WIDTH = 64;
parameter    C_M_AXI_X_BUS_DATA_WIDTH = 512;
parameter    C_M_AXI_X_BUS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_WUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_RUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_BUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_USER_VALUE = 0;
parameter    C_M_AXI_X_BUS_PROT_VALUE = 0;
parameter    C_M_AXI_X_BUS_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_T_BUS_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_X_BUS_WSTRB_WIDTH = (512 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_X_BUS_AWVALID;
input   m_axi_X_BUS_AWREADY;
output  [C_M_AXI_X_BUS_ADDR_WIDTH - 1:0] m_axi_X_BUS_AWADDR;
output  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_AWID;
output  [7:0] m_axi_X_BUS_AWLEN;
output  [2:0] m_axi_X_BUS_AWSIZE;
output  [1:0] m_axi_X_BUS_AWBURST;
output  [1:0] m_axi_X_BUS_AWLOCK;
output  [3:0] m_axi_X_BUS_AWCACHE;
output  [2:0] m_axi_X_BUS_AWPROT;
output  [3:0] m_axi_X_BUS_AWQOS;
output  [3:0] m_axi_X_BUS_AWREGION;
output  [C_M_AXI_X_BUS_AWUSER_WIDTH - 1:0] m_axi_X_BUS_AWUSER;
output   m_axi_X_BUS_WVALID;
input   m_axi_X_BUS_WREADY;
output  [C_M_AXI_X_BUS_DATA_WIDTH - 1:0] m_axi_X_BUS_WDATA;
output  [C_M_AXI_X_BUS_WSTRB_WIDTH - 1:0] m_axi_X_BUS_WSTRB;
output   m_axi_X_BUS_WLAST;
output  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_WID;
output  [C_M_AXI_X_BUS_WUSER_WIDTH - 1:0] m_axi_X_BUS_WUSER;
output   m_axi_X_BUS_ARVALID;
input   m_axi_X_BUS_ARREADY;
output  [C_M_AXI_X_BUS_ADDR_WIDTH - 1:0] m_axi_X_BUS_ARADDR;
output  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_ARID;
output  [7:0] m_axi_X_BUS_ARLEN;
output  [2:0] m_axi_X_BUS_ARSIZE;
output  [1:0] m_axi_X_BUS_ARBURST;
output  [1:0] m_axi_X_BUS_ARLOCK;
output  [3:0] m_axi_X_BUS_ARCACHE;
output  [2:0] m_axi_X_BUS_ARPROT;
output  [3:0] m_axi_X_BUS_ARQOS;
output  [3:0] m_axi_X_BUS_ARREGION;
output  [C_M_AXI_X_BUS_ARUSER_WIDTH - 1:0] m_axi_X_BUS_ARUSER;
input   m_axi_X_BUS_RVALID;
output   m_axi_X_BUS_RREADY;
input  [C_M_AXI_X_BUS_DATA_WIDTH - 1:0] m_axi_X_BUS_RDATA;
input   m_axi_X_BUS_RLAST;
input  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_RID;
input  [C_M_AXI_X_BUS_RUSER_WIDTH - 1:0] m_axi_X_BUS_RUSER;
input  [1:0] m_axi_X_BUS_RRESP;
input   m_axi_X_BUS_BVALID;
output   m_axi_X_BUS_BREADY;
input  [1:0] m_axi_X_BUS_BRESP;
input  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_BID;
input  [C_M_AXI_X_BUS_BUSER_WIDTH - 1:0] m_axi_X_BUS_BUSER;
output   m_axi_T_BUS_AWVALID;
input   m_axi_T_BUS_AWREADY;
output  [C_M_AXI_T_BUS_ADDR_WIDTH - 1:0] m_axi_T_BUS_AWADDR;
output  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_AWID;
output  [7:0] m_axi_T_BUS_AWLEN;
output  [2:0] m_axi_T_BUS_AWSIZE;
output  [1:0] m_axi_T_BUS_AWBURST;
output  [1:0] m_axi_T_BUS_AWLOCK;
output  [3:0] m_axi_T_BUS_AWCACHE;
output  [2:0] m_axi_T_BUS_AWPROT;
output  [3:0] m_axi_T_BUS_AWQOS;
output  [3:0] m_axi_T_BUS_AWREGION;
output  [C_M_AXI_T_BUS_AWUSER_WIDTH - 1:0] m_axi_T_BUS_AWUSER;
output   m_axi_T_BUS_WVALID;
input   m_axi_T_BUS_WREADY;
output  [C_M_AXI_T_BUS_DATA_WIDTH - 1:0] m_axi_T_BUS_WDATA;
output  [C_M_AXI_T_BUS_WSTRB_WIDTH - 1:0] m_axi_T_BUS_WSTRB;
output   m_axi_T_BUS_WLAST;
output  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_WID;
output  [C_M_AXI_T_BUS_WUSER_WIDTH - 1:0] m_axi_T_BUS_WUSER;
output   m_axi_T_BUS_ARVALID;
input   m_axi_T_BUS_ARREADY;
output  [C_M_AXI_T_BUS_ADDR_WIDTH - 1:0] m_axi_T_BUS_ARADDR;
output  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_ARID;
output  [7:0] m_axi_T_BUS_ARLEN;
output  [2:0] m_axi_T_BUS_ARSIZE;
output  [1:0] m_axi_T_BUS_ARBURST;
output  [1:0] m_axi_T_BUS_ARLOCK;
output  [3:0] m_axi_T_BUS_ARCACHE;
output  [2:0] m_axi_T_BUS_ARPROT;
output  [3:0] m_axi_T_BUS_ARQOS;
output  [3:0] m_axi_T_BUS_ARREGION;
output  [C_M_AXI_T_BUS_ARUSER_WIDTH - 1:0] m_axi_T_BUS_ARUSER;
input   m_axi_T_BUS_RVALID;
output   m_axi_T_BUS_RREADY;
input  [C_M_AXI_T_BUS_DATA_WIDTH - 1:0] m_axi_T_BUS_RDATA;
input   m_axi_T_BUS_RLAST;
input  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_RID;
input  [C_M_AXI_T_BUS_RUSER_WIDTH - 1:0] m_axi_T_BUS_RUSER;
input  [1:0] m_axi_T_BUS_RRESP;
input   m_axi_T_BUS_BVALID;
output   m_axi_T_BUS_BREADY;
input  [1:0] m_axi_T_BUS_BRESP;
input  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_BID;
input  [C_M_AXI_T_BUS_BUSER_WIDTH - 1:0] m_axi_T_BUS_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [45:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] yy;
wire   [63:0] tt;
wire   [63:0] tf;
wire   [63:0] h0;
wire   [63:0] atol;
wire   [63:0] h_max;
wire   [63:0] h_min;
wire   [63:0] mu;
wire   [31:0] size;
reg    size_ap_vld;
wire   [4:0] A_address0;
reg    A_ce0;
wire   [64:0] A_q0;
wire   [2:0] B_address0;
reg    B_ce0;
wire   [60:0] B_q0;
wire   [2:0] E1_address0;
reg    E1_ce0;
wire   [56:0] E1_q0;
reg    X_BUS_blk_n_AW;
wire    ap_CS_fsm_state12;
reg    X_BUS_blk_n_B;
wire    ap_CS_fsm_state19;
reg   [0:0] and_ln172_reg_2920;
reg    T_BUS_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    T_BUS_blk_n_R;
wire    ap_CS_fsm_state9;
reg    T_BUS_blk_n_AW;
reg    T_BUS_blk_n_B;
reg   [2:0] j23_reg_729;
reg   [79:0] sum_V_1_022_reg_740;
reg   [2:0] j_118_reg_774;
reg   [79:0] sum_V_017_reg_785;
reg   [2:0] j_214_reg_808;
wire   [79:0] grp_macply_fu_900_ap_return;
reg   [79:0] macply_ret_reg_889;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_state38_pp2_stage0_iter0;
wire    ap_block_state39_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
reg   [79:0] sum_V_1_reg_892;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state26_pp0_stage0_iter0;
wire    ap_block_state27_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [79:0] sum_V_reg_897;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_state32_pp1_stage0_iter0;
wire    ap_block_state33_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
reg   [63:0] mu_read_reg_2723;
reg   [63:0] h_min_read_reg_2728;
reg   [63:0] h_max_read_reg_2733;
reg   [63:0] atol_read_reg_2738;
reg   [63:0] h0_read_reg_2743;
reg   [63:0] tf_read_reg_2748;
reg   [63:0] tt_read_reg_2753;
reg   [63:0] yy_read_reg_2760;
wire   [5:0] trunc_ln161_fu_1086_p1;
reg   [5:0] trunc_ln161_reg_2779;
reg   [57:0] trunc_ln163_1_reg_2785;
wire   [79:0] grp_ap_fixed_base_fu_989_ap_return;
reg   [79:0] mu_loc_V_reg_2796;
wire    ap_CS_fsm_state7;
wire   [79:0] atol_loc_V_ap_fixed_base_fu_994_ap_return;
reg   [79:0] atol_loc_V_reg_2801;
wire   [79:0] tf_loc_V_ap_fixed_base_fu_999_ap_return;
reg  signed [79:0] tf_loc_V_reg_2806;
wire   [63:0] trunc_ln163_fu_1110_p1;
reg   [63:0] trunc_ln163_reg_2814;
wire   [79:0] h_max_loc_7_fu_1379_p3;
reg   [79:0] h_max_loc_7_reg_2819;
wire    ap_CS_fsm_state10;
wire   [79:0] h_min_loc_7_fu_1652_p3;
reg   [79:0] h_min_loc_7_reg_2825;
wire   [79:0] h_loc_5_fu_1943_p3;
wire  signed [80:0] lhs_V_1_fu_1955_p1;
reg  signed [80:0] lhs_V_1_reg_2841;
wire  signed [80:0] conv_i_fu_1958_p1;
reg  signed [80:0] conv_i_reg_2906;
wire   [0:0] icmp_ln1696_2_fu_1961_p2;
reg   [0:0] icmp_ln1696_2_reg_2911;
wire   [63:0] zext_ln157_fu_1966_p1;
reg   [63:0] zext_ln157_reg_2915;
wire    ap_CS_fsm_state11;
wire   [0:0] and_ln172_fu_1982_p2;
wire   [31:0] tk_next_1_fu_2000_p3;
reg   [57:0] trunc_ln4_reg_2929;
reg   [57:0] trunc_ln9_reg_2935;
wire   [31:0] cycles_1_fu_2104_p2;
wire  signed [79:0] h_loc_9_fu_2134_p3;
reg   [79:0] h_loc_9_reg_2956;
wire   [20:0] trunc_ln166_fu_2142_p1;
reg   [20:0] trunc_ln166_reg_2963;
wire    ap_CS_fsm_state20;
wire   [12:0] trunc_ln166_1_fu_2146_p1;
reg   [12:0] trunc_ln166_1_reg_2968;
wire    ap_CS_fsm_state23;
wire   [10:0] trunc_ln166_2_fu_2150_p1;
reg   [10:0] trunc_ln166_2_reg_2973;
wire   [63:0] zext_ln200_fu_2154_p1;
reg   [63:0] zext_ln200_reg_2978;
wire    ap_CS_fsm_state24;
wire   [4:0] add_ln209_fu_2170_p2;
reg   [4:0] add_ln209_reg_2983;
wire   [0:0] icmp_ln205_1_fu_2176_p2;
reg   [0:0] icmp_ln205_1_reg_2988;
wire    ap_CS_fsm_state25;
wire   [2:0] n_fu_2182_p2;
reg   [2:0] n_reg_2992;
wire   [2:0] j_fu_2243_p2;
reg   [2:0] j_reg_3007;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln205_fu_2249_p2;
reg   [0:0] icmp_ln205_reg_3012;
wire   [2:0] i_fu_2271_p2;
reg   [2:0] i_reg_3019;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln202_fu_2265_p2;
wire   [0:0] icmp_ln200_fu_2277_p2;
reg   [0:0] icmp_ln200_reg_3024;
wire   [2:0] n_2_fu_2283_p2;
reg   [2:0] n_2_reg_3028;
wire    ap_CS_fsm_state31;
wire   [2:0] j_1_fu_2335_p2;
reg   [2:0] j_1_reg_3043;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln222_fu_2341_p2;
reg   [0:0] icmp_ln222_reg_3048;
wire   [63:0] zext_ln219_fu_2347_p1;
reg   [63:0] zext_ln219_reg_3052;
wire   [63:0] zext_ln233_fu_2362_p1;
reg   [63:0] zext_ln233_reg_3060;
wire    ap_CS_fsm_state37;
wire   [5:0] zext_ln233_1_fu_2367_p1;
reg   [5:0] zext_ln233_1_reg_3066;
reg   [2:0] e_V_addr_reg_3071;
wire   [2:0] n_3_fu_2371_p2;
reg   [2:0] n_3_reg_3077;
wire   [0:0] addr_cmp_fu_2431_p2;
reg   [0:0] addr_cmp_reg_3092;
wire   [2:0] j_2_fu_2440_p2;
reg   [2:0] j_2_reg_3097;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] icmp_ln234_fu_2446_p2;
reg   [0:0] icmp_ln234_reg_3102;
wire   [0:0] icmp_ln1698_fu_2486_p2;
reg   [0:0] icmp_ln1698_reg_3112;
wire    ap_CS_fsm_state45;
wire   [13:0] sub_ln254_fu_2510_p2;
reg   [13:0] sub_ln254_reg_3116;
wire   [13:0] sub_ln859_fu_2552_p2;
reg   [13:0] sub_ln859_reg_3121;
wire    ap_CS_fsm_state46;
wire   [79:0] h_loc_8_fu_2598_p3;
wire    ap_CS_fsm_state47;
wire   [79:0] tt_loc_V_q0;
wire   [31:0] mul366_fu_2666_p2;
reg   [31:0] mul366_reg_3144;
wire    ap_CS_fsm_state48;
wire   [34:0] shl_ln1_fu_2673_p3;
reg   [34:0] shl_ln1_reg_3149;
wire   [31:0] add382_fu_2682_p2;
reg   [31:0] add382_reg_3154;
wire   [34:0] shl_ln4_fu_2689_p3;
reg   [34:0] shl_ln4_reg_3159;
wire   [5:0] trunc_ln279_fu_2698_p1;
reg   [5:0] trunc_ln279_reg_3164;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_flush_enable;
reg   [5:0] k_V_address0;
reg    k_V_ce0;
reg    k_V_we0;
wire   [79:0] k_V_q0;
reg   [13:0] yy_loc_V_address0;
reg    yy_loc_V_ce0;
reg    yy_loc_V_we0;
reg   [79:0] yy_loc_V_d0;
wire   [79:0] yy_loc_V_q0;
reg    yy_loc_V_ce1;
wire   [79:0] yy_loc_V_q1;
reg   [10:0] tt_loc_V_address0;
reg    tt_loc_V_ce0;
reg    tt_loc_V_we0;
reg   [79:0] tt_loc_V_d0;
reg   [2:0] c_V_address0;
reg    c_V_ce0;
reg    c_V_we0;
reg   [79:0] c_V_d0;
wire   [79:0] c_V_q0;
reg   [2:0] c_V_address1;
reg    c_V_ce1;
reg    c_V_we1;
reg   [79:0] c_V_d1;
reg   [2:0] e_V_address0;
reg    e_V_ce0;
reg    e_V_we0;
reg   [79:0] e_V_d0;
wire   [79:0] e_V_q0;
reg   [2:0] e_V_address1;
reg    e_V_ce1;
reg    e_V_we1;
wire   [79:0] e_V_q1;
wire    grp_ode_fpga_fu_868_ap_start;
wire    grp_ode_fpga_fu_868_ap_done;
wire    grp_ode_fpga_fu_868_ap_idle;
wire    grp_ode_fpga_fu_868_ap_ready;
wire   [5:0] grp_ode_fpga_fu_868_out_r_address0;
wire    grp_ode_fpga_fu_868_out_r_ce0;
wire    grp_ode_fpga_fu_868_out_r_we0;
wire   [79:0] grp_ode_fpga_fu_868_out_r_d0;
reg   [63:0] grp_ode_fpga_fu_868_out_offset;
wire   [13:0] grp_ode_fpga_fu_868_in_r_address0;
wire    grp_ode_fpga_fu_868_in_r_ce0;
wire   [2:0] grp_ode_fpga_fu_868_c_address0;
wire    grp_ode_fpga_fu_868_c_ce0;
wire    grp_macply_fu_900_ap_ready;
reg   [79:0] grp_macply_fu_900_result_V_read;
reg   [79:0] grp_macply_fu_900_x;
wire    grp_multiply_fu_962_ap_ready;
reg   [79:0] grp_multiply_fu_962_y;
wire   [159:0] grp_multiply_fu_962_ap_return;
wire    grp_ap_fixed_base_fu_989_ap_ready;
reg   [63:0] grp_ap_fixed_base_fu_989_d;
wire    atol_loc_V_ap_fixed_base_fu_994_ap_ready;
reg   [63:0] atol_loc_V_ap_fixed_base_fu_994_d;
wire    tf_loc_V_ap_fixed_base_fu_999_ap_ready;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_done;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_idle;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_ready;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WVALID;
wire   [511:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WDATA;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_BREADY;
wire   [13:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_we0;
wire   [79:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_d0;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_atol_loc_V_ap_fixed_base_fu_994_p_din1;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_done;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_idle;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_ready;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WVALID;
wire   [511:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WDATA;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_BREADY;
wire   [13:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_yy_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_yy_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_done;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_idle;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_ready;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WVALID;
wire   [511:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WDATA;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_BREADY;
wire   [10:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_tt_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_tt_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_done;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_idle;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_ready;
wire   [2:0] grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_e_V_address0;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_e_V_ce0;
wire   [161:0] grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_X_V_7_out;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_X_V_7_out_ap_vld;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_done;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_idle;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_ready;
wire   [80:0] grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_Q_V_5_out;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_Q_V_5_out_ap_vld;
wire    grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start;
wire    grp_runge_kutta_45_Pipeline_update_fu_1042_ap_done;
wire    grp_runge_kutta_45_Pipeline_update_fu_1042_ap_idle;
wire    grp_runge_kutta_45_Pipeline_update_fu_1042_ap_ready;
wire   [13:0] grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_we0;
wire   [79:0] grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_d0;
wire   [13:0] grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_address1;
wire    grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_ce1;
wire   [2:0] grp_runge_kutta_45_Pipeline_update_fu_1042_c_V_address0;
wire    grp_runge_kutta_45_Pipeline_update_fu_1042_c_V_ce0;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_done;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_idle;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_ready;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WVALID;
wire   [511:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WDATA;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_BREADY;
wire   [13:0] grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_yy_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_yy_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_done;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_idle;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_ready;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WVALID;
wire   [511:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WDATA;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_BREADY;
wire   [10:0] grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_tt_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_tt_loc_V_ce0;
reg    T_BUS_AWVALID;
wire    T_BUS_AWREADY;
reg   [63:0] T_BUS_AWADDR;
reg   [31:0] T_BUS_AWLEN;
reg    T_BUS_WVALID;
wire    T_BUS_WREADY;
reg   [511:0] T_BUS_WDATA;
reg   [63:0] T_BUS_WSTRB;
reg    T_BUS_ARVALID;
wire    T_BUS_ARREADY;
wire    T_BUS_RVALID;
reg    T_BUS_RREADY;
wire   [511:0] T_BUS_RDATA;
wire   [8:0] T_BUS_RFIFONUM;
wire    T_BUS_BVALID;
reg    T_BUS_BREADY;
reg    X_BUS_AWVALID;
wire    X_BUS_AWREADY;
reg   [63:0] X_BUS_AWADDR;
reg   [31:0] X_BUS_AWLEN;
reg    X_BUS_WVALID;
wire    X_BUS_WREADY;
reg   [511:0] X_BUS_WDATA;
reg   [63:0] X_BUS_WSTRB;
reg    X_BUS_ARVALID;
wire    X_BUS_ARREADY;
wire    X_BUS_RVALID;
reg    X_BUS_RREADY;
wire   [511:0] X_BUS_RDATA;
wire   [8:0] X_BUS_RFIFONUM;
wire    X_BUS_BVALID;
reg    X_BUS_BREADY;
reg  signed [79:0] lhs_V42_reg_613;
wire   [0:0] icmp_ln1696_fu_2605_p2;
reg   [13:0] sub_ln85941_reg_623;
reg   [31:0] tk_prev_reg_819;
reg   [31:0] zext_ln16940_reg_635;
reg   [31:0] tk_next_reg_692;
reg   [31:0] tk_next38_reg_647;
reg   [31:0] cycles_reg_680;
reg   [31:0] cycles36_reg_658;
reg  signed [79:0] h_loc_1434_reg_670;
reg    ap_block_state19;
reg   [2:0] i_925_reg_705;
wire    ap_CS_fsm_state30;
reg   [2:0] n_124_reg_717;
reg   [2:0] ap_phi_mux_j23_phi_fu_733_p4;
wire    ap_block_pp0_stage0;
reg   [79:0] ap_phi_mux_sum_V_1_021_phi_fu_755_p4;
reg   [79:0] sum_V_1_021_reg_751;
reg   [2:0] n19_reg_762;
wire    ap_CS_fsm_state34;
wire   [0:0] icmp_ln219_fu_2356_p2;
reg   [2:0] ap_phi_mux_j_118_phi_fu_778_p4;
wire    ap_block_pp1_stage0;
reg   [2:0] n_215_reg_796;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state40;
wire   [0:0] icmp_ln233_fu_2473_p2;
reg   [2:0] ap_phi_mux_j_214_phi_fu_812_p4;
wire    ap_block_pp2_stage0;
reg   [31:0] ap_phi_mux_tk_prev_phi_fu_823_p4;
reg    ap_block_state46_on_subcall_done;
reg   [60:0] scale_V_reg_832;
reg   [31:0] tk_next37_reg_845;
reg   [20:0] cycles35_reg_857;
reg    grp_ode_fpga_fu_868_ap_start_reg;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state35;
wire   [79:0] reuse_select_fu_2460_p3;
wire  signed [79:0] sext_ln209_fu_2255_p1;
wire  signed [79:0] sext_ln225_fu_2351_p1;
wire  signed [79:0] sext_ln237_fu_2452_p1;
wire   [63:0] bitcast_ln163_fu_1951_p1;
reg    grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start_reg;
reg    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start_reg;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
reg    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start_reg;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
reg    grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start_reg;
reg    grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start_reg;
wire    ap_CS_fsm_state49;
reg    grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start_reg;
wire   [63:0] zext_ln209_2_fu_2197_p1;
wire   [63:0] zext_ln209_5_fu_2238_p1;
wire   [63:0] zext_ln202_fu_2260_p1;
wire   [63:0] zext_ln225_2_fu_2330_p1;
wire   [63:0] zext_ln222_fu_2289_p1;
wire   [63:0] zext_ln237_1_fu_2423_p1;
wire   [63:0] zext_ln234_fu_2387_p1;
wire   [63:0] idxprom329_fu_2491_p1;
wire   [63:0] zext_ln169_fu_2531_p1;
wire   [63:0] sext_ln163_fu_1100_p1;
wire  signed [63:0] sext_ln177_fu_2084_p1;
wire  signed [63:0] sext_ln180_fu_2094_p1;
reg    ap_block_state12_io;
reg   [63:0] reuse_addr_reg_fu_276;
reg   [79:0] reuse_reg_fu_280;
wire   [79:0] add_ln859_fu_2517_p2;
wire    ap_CS_fsm_state21;
wire   [63:0] ireg_fu_1114_p1;
wire   [10:0] exp_tmp_fu_1129_p4;
wire   [51:0] trunc_ln600_fu_1143_p1;
wire   [52:0] p_Result_31_fu_1147_p3;
wire   [53:0] zext_ln604_fu_1155_p1;
wire   [0:0] p_Result_s_fu_1121_p3;
wire   [53:0] man_V_2_fu_1159_p2;
wire   [62:0] trunc_ln590_fu_1117_p1;
wire   [11:0] zext_ln501_fu_1139_p1;
wire   [11:0] F2_fu_1179_p2;
wire   [0:0] icmp_ln616_fu_1185_p2;
wire   [11:0] add_ln616_fu_1191_p2;
wire   [11:0] sub_ln616_fu_1197_p2;
wire  signed [53:0] man_V_9_fu_1165_p3;
wire  signed [11:0] sh_amt_fu_1203_p3;
wire  signed [31:0] sext_ln621_fu_1233_p1;
wire   [53:0] zext_ln621_fu_1237_p1;
wire   [0:0] h_max_loc_2_fu_1247_p3;
wire  signed [79:0] sext_ln618_fu_1217_p1;
wire   [79:0] zext_ln639_fu_1263_p1;
wire   [0:0] icmp_ln606_fu_1173_p2;
wire   [0:0] icmp_ln617_fu_1211_p2;
wire   [0:0] xor_ln606_fu_1273_p2;
wire   [0:0] and_ln617_fu_1279_p2;
wire   [53:0] select_ln155_fu_1255_p3;
wire   [0:0] or_ln617_fu_1293_p2;
wire   [0:0] icmp_ln620_fu_1221_p2;
wire   [0:0] xor_ln617_fu_1299_p2;
wire   [0:0] and_ln620_fu_1305_p2;
wire   [0:0] and_ln620_1_fu_1311_p2;
wire   [53:0] h_max_loc_1_fu_1241_p2;
wire   [53:0] h_max_loc_4_fu_1285_p3;
wire   [53:0] h_max_loc_5_fu_1317_p3;
wire   [0:0] or_ln616_fu_1329_p2;
wire   [0:0] icmp_ln638_fu_1227_p2;
wire   [0:0] xor_ln616_fu_1335_p2;
wire   [0:0] and_ln638_fu_1341_p2;
wire   [79:0] h_max_loc_3_fu_1267_p2;
wire  signed [79:0] sext_ln155_fu_1325_p1;
wire   [0:0] icmp_ln616_3_fu_1355_p2;
wire   [0:0] xor_ln638_fu_1361_p2;
wire   [0:0] and_ln638_1_fu_1367_p2;
wire   [0:0] or_ln638_fu_1373_p2;
wire   [79:0] h_max_loc_6_fu_1347_p3;
wire   [63:0] ireg_1_fu_1387_p1;
wire   [10:0] exp_tmp_1_fu_1402_p4;
wire   [51:0] trunc_ln600_1_fu_1416_p1;
wire   [52:0] p_Result_33_fu_1420_p3;
wire   [53:0] zext_ln604_1_fu_1428_p1;
wire   [0:0] p_Result_32_fu_1394_p3;
wire   [53:0] man_V_6_fu_1432_p2;
wire   [62:0] trunc_ln590_1_fu_1390_p1;
wire   [11:0] zext_ln501_1_fu_1412_p1;
wire   [11:0] F2_1_fu_1452_p2;
wire   [0:0] icmp_ln616_1_fu_1458_p2;
wire   [11:0] add_ln616_1_fu_1464_p2;
wire   [11:0] sub_ln616_1_fu_1470_p2;
wire  signed [53:0] man_V_10_fu_1438_p3;
wire  signed [11:0] sh_amt_1_fu_1476_p3;
wire  signed [31:0] sext_ln621_1_fu_1506_p1;
wire   [53:0] zext_ln621_1_fu_1510_p1;
wire   [0:0] h_min_loc_2_fu_1520_p3;
wire  signed [79:0] sext_ln618_1_fu_1490_p1;
wire   [79:0] zext_ln639_1_fu_1536_p1;
wire   [0:0] icmp_ln606_1_fu_1446_p2;
wire   [0:0] icmp_ln617_1_fu_1484_p2;
wire   [0:0] xor_ln606_1_fu_1546_p2;
wire   [0:0] and_ln617_1_fu_1552_p2;
wire   [53:0] select_ln155_1_fu_1528_p3;
wire   [0:0] or_ln617_1_fu_1566_p2;
wire   [0:0] icmp_ln620_1_fu_1494_p2;
wire   [0:0] xor_ln617_1_fu_1572_p2;
wire   [0:0] and_ln620_2_fu_1578_p2;
wire   [0:0] and_ln620_3_fu_1584_p2;
wire   [53:0] h_min_loc_1_fu_1514_p2;
wire   [53:0] h_min_loc_4_fu_1558_p3;
wire   [53:0] h_min_loc_5_fu_1590_p3;
wire   [0:0] or_ln616_1_fu_1602_p2;
wire   [0:0] icmp_ln638_1_fu_1500_p2;
wire   [0:0] xor_ln616_1_fu_1608_p2;
wire   [0:0] and_ln638_2_fu_1614_p2;
wire   [79:0] h_min_loc_3_fu_1540_p2;
wire  signed [79:0] sext_ln155_1_fu_1598_p1;
wire   [0:0] icmp_ln616_4_fu_1628_p2;
wire   [0:0] xor_ln638_1_fu_1634_p2;
wire   [0:0] and_ln638_3_fu_1640_p2;
wire   [0:0] or_ln638_1_fu_1646_p2;
wire   [79:0] h_min_loc_6_fu_1620_p3;
wire   [63:0] ireg_2_fu_1660_p1;
wire   [10:0] exp_tmp_2_fu_1675_p4;
wire   [51:0] trunc_ln600_2_fu_1689_p1;
wire   [52:0] p_Result_35_fu_1693_p3;
wire   [53:0] zext_ln604_2_fu_1701_p1;
wire   [0:0] p_Result_34_fu_1667_p3;
wire   [53:0] man_V_7_fu_1705_p2;
wire   [62:0] trunc_ln590_2_fu_1663_p1;
wire   [11:0] zext_ln501_2_fu_1685_p1;
wire   [11:0] F2_2_fu_1725_p2;
wire   [0:0] icmp_ln616_2_fu_1731_p2;
wire   [11:0] add_ln616_2_fu_1737_p2;
wire   [11:0] sub_ln616_2_fu_1743_p2;
wire  signed [53:0] man_V_fu_1711_p3;
wire  signed [11:0] sh_amt_2_fu_1749_p3;
wire  signed [31:0] sext_ln621_2_fu_1779_p1;
wire   [53:0] zext_ln621_2_fu_1783_p1;
wire   [0:0] h_loc_3_fu_1793_p3;
wire  signed [79:0] sext_ln618_2_fu_1763_p1;
wire   [79:0] zext_ln639_2_fu_1809_p1;
wire   [0:0] icmp_ln606_2_fu_1719_p2;
wire   [0:0] icmp_ln617_2_fu_1757_p2;
wire   [0:0] xor_ln606_2_fu_1819_p2;
wire   [0:0] or_ln617_2_fu_1831_p2;
wire   [0:0] icmp_ln620_2_fu_1767_p2;
wire   [0:0] xor_ln617_2_fu_1837_p2;
wire   [0:0] and_ln620_4_fu_1843_p2;
wire   [0:0] or_ln616_2_fu_1855_p2;
wire   [0:0] icmp_ln638_2_fu_1773_p2;
wire   [0:0] xor_ln616_2_fu_1861_p2;
wire   [0:0] icmp_ln616_5_fu_1873_p2;
wire   [0:0] xor_ln638_2_fu_1879_p2;
wire   [0:0] and_ln638_5_fu_1885_p2;
wire   [0:0] or_ln638_2_fu_1891_p2;
wire   [79:0] h_loc_4_fu_1813_p2;
wire   [0:0] and_ln638_4_fu_1867_p2;
wire   [0:0] and_ln620_5_fu_1849_p2;
wire   [53:0] h_loc_2_fu_1787_p2;
wire   [53:0] select_ln638_1_fu_1911_p3;
wire   [0:0] and_ln617_2_fu_1825_p2;
wire   [0:0] or_ln638_3_fu_1905_p2;
wire   [79:0] select_ln638_fu_1897_p3;
wire  signed [79:0] sext_ln638_fu_1919_p1;
wire   [0:0] or_ln638_4_fu_1923_p2;
wire   [0:0] or_ln638_5_fu_1937_p2;
wire   [79:0] select_ln638_2_fu_1929_p3;
wire   [79:0] select_ln623_fu_1801_p3;
wire   [0:0] icmp_ln172_fu_1970_p2;
wire   [0:0] icmp_ln172_1_fu_1976_p2;
wire   [0:0] icmp_ln188_fu_1988_p2;
wire   [31:0] add_ln189_fu_1994_p2;
wire   [31:0] shl_ln175_fu_2012_p2;
wire   [31:0] shl_ln175_1_fu_2018_p2;
wire   [31:0] y_gap_1_fu_2024_p2;
wire   [34:0] shl_ln3_fu_2030_p3;
wire   [63:0] zext_ln177_fu_2038_p1;
wire   [63:0] add_ln177_fu_2042_p2;
wire   [20:0] trunc_ln174_fu_2008_p1;
wire   [34:0] shl_ln5_fu_2057_p3;
wire   [63:0] zext_ln180_fu_2065_p1;
wire   [63:0] add_ln180_fu_2069_p2;
wire  signed [80:0] sext_ln859_fu_2110_p1;
wire  signed [80:0] sext_ln859_1_fu_2114_p1;
wire   [80:0] ret_V_fu_2118_p2;
wire   [0:0] icmp_ln1695_fu_2124_p2;
wire   [79:0] h_loc_fu_2129_p2;
wire   [4:0] tmp_s_fu_2162_p3;
wire   [4:0] zext_ln209_fu_2158_p1;
wire   [4:0] zext_ln209_1_fu_2188_p1;
wire   [4:0] add_ln209_1_fu_2192_p2;
wire   [3:0] tmp_14_fu_2210_p3;
wire   [5:0] tmp_13_fu_2202_p3;
wire   [5:0] zext_ln209_3_fu_2218_p1;
wire   [5:0] sub_ln209_fu_2222_p2;
wire   [5:0] zext_ln209_4_fu_2228_p1;
wire   [5:0] add_ln209_2_fu_2232_p2;
wire   [3:0] tmp_16_fu_2302_p3;
wire   [5:0] tmp_15_fu_2294_p3;
wire   [5:0] zext_ln225_fu_2310_p1;
wire   [5:0] sub_ln225_fu_2314_p2;
wire   [5:0] zext_ln225_1_fu_2320_p1;
wire   [5:0] add_ln225_fu_2324_p2;
wire   [3:0] tmp_18_fu_2400_p3;
wire   [5:0] tmp_17_fu_2392_p3;
wire   [5:0] zext_ln237_fu_2408_p1;
wire   [5:0] sub_ln237_fu_2412_p2;
wire   [5:0] add_ln237_fu_2418_p2;
wire   [13:0] tmp_21_fu_2496_p3;
wire   [13:0] tmp_22_fu_2503_p3;
wire   [10:0] trunc_ln260_1_fu_2527_p1;
wire   [12:0] trunc_ln260_fu_2523_p1;
wire   [13:0] tmp_19_fu_2536_p3;
wire   [13:0] tmp_20_fu_2544_p3;
wire   [60:0] r_V_5_fu_2565_p0;
wire   [139:0] r_V_5_fu_2565_p2;
wire   [79:0] trunc_ln864_3_fu_2571_p4;
wire   [0:0] icmp_ln1696_1_fu_2581_p2;
wire   [79:0] select_ln269_fu_2586_p3;
wire   [0:0] icmp_ln1695_1_fu_2593_p2;
wire   [17:0] trunc_ln274_fu_2618_p1;
wire   [19:0] trunc_ln274_1_fu_2630_p1;
wire   [31:0] shl_ln_fu_2622_p3;
wire   [31:0] shl_ln274_1_fu_2634_p3;
wire   [31:0] empty_68_fu_2648_p2;
wire   [31:0] empty_69_fu_2654_p2;
wire   [31:0] empty_70_fu_2660_p2;
wire   [31:0] y_gap_fu_2642_p2;
wire   [31:0] t_gap_fu_2610_p3;
reg    ap_block_state49_on_subcall_done;
reg   [45:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_block_state14_on_subcall_done;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire   [139:0] r_V_5_fu_2565_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 46'd1;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 grp_ode_fpga_fu_868_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start_reg = 1'b0;
end

runge_kutta_45_A_ROM_AUTO_1R #(
    .DataWidth( 65 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_address0),
    .ce0(A_ce0),
    .q0(A_q0)
);

runge_kutta_45_B_ROM_AUTO_1R #(
    .DataWidth( 61 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
B_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_address0),
    .ce0(B_ce0),
    .q0(B_q0)
);

runge_kutta_45_E1_ROM_AUTO_1R #(
    .DataWidth( 57 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
E1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(E1_address0),
    .ce0(E1_ce0),
    .q0(E1_q0)
);

runge_kutta_45_k_V_RAM_AUTO_1R1W #(
    .DataWidth( 80 ),
    .AddressRange( 42 ),
    .AddressWidth( 6 ))
k_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(k_V_address0),
    .ce0(k_V_ce0),
    .we0(k_V_we0),
    .d0(grp_ode_fpga_fu_868_out_r_d0),
    .q0(k_V_q0)
);

runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W #(
    .DataWidth( 80 ),
    .AddressRange( 12288 ),
    .AddressWidth( 14 ))
yy_loc_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(yy_loc_V_address0),
    .ce0(yy_loc_V_ce0),
    .we0(yy_loc_V_we0),
    .d0(yy_loc_V_d0),
    .q0(yy_loc_V_q0),
    .address1(grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_address1),
    .ce1(yy_loc_V_ce1),
    .q1(yy_loc_V_q1)
);

runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W #(
    .DataWidth( 80 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tt_loc_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tt_loc_V_address0),
    .ce0(tt_loc_V_ce0),
    .we0(tt_loc_V_we0),
    .d0(tt_loc_V_d0),
    .q0(tt_loc_V_q0)
);

runge_kutta_45_c_V_RAM_AUTO_1R1W #(
    .DataWidth( 80 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
c_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(c_V_address0),
    .ce0(c_V_ce0),
    .we0(c_V_we0),
    .d0(c_V_d0),
    .q0(c_V_q0),
    .address1(c_V_address1),
    .ce1(c_V_ce1),
    .we1(c_V_we1),
    .d1(c_V_d1)
);

runge_kutta_45_e_V_RAM_AUTO_1R1W #(
    .DataWidth( 80 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
e_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(e_V_address0),
    .ce0(e_V_ce0),
    .we0(e_V_we0),
    .d0(e_V_d0),
    .q0(e_V_q0),
    .address1(e_V_address1),
    .ce1(e_V_ce1),
    .we1(e_V_we1),
    .d1(80'd0),
    .q1(e_V_q1)
);

runge_kutta_45_ode_fpga grp_ode_fpga_fu_868(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_ode_fpga_fu_868_ap_start),
    .ap_done(grp_ode_fpga_fu_868_ap_done),
    .ap_idle(grp_ode_fpga_fu_868_ap_idle),
    .ap_ready(grp_ode_fpga_fu_868_ap_ready),
    .out_r_address0(grp_ode_fpga_fu_868_out_r_address0),
    .out_r_ce0(grp_ode_fpga_fu_868_out_r_ce0),
    .out_r_we0(grp_ode_fpga_fu_868_out_r_we0),
    .out_r_d0(grp_ode_fpga_fu_868_out_r_d0),
    .out_offset(grp_ode_fpga_fu_868_out_offset),
    .in_r_address0(grp_ode_fpga_fu_868_in_r_address0),
    .in_r_ce0(grp_ode_fpga_fu_868_in_r_ce0),
    .in_r_q0(yy_loc_V_q0),
    .in_offset(zext_ln157_reg_2915),
    .c_address0(grp_ode_fpga_fu_868_c_address0),
    .c_ce0(grp_ode_fpga_fu_868_c_ce0),
    .c_q0(c_V_q0),
    .mu(mu_loc_V_reg_2796)
);

runge_kutta_45_macply grp_macply_fu_900(
    .ap_ready(grp_macply_fu_900_ap_ready),
    .result_V_read(grp_macply_fu_900_result_V_read),
    .x(grp_macply_fu_900_x),
    .y(k_V_q0),
    .ap_return(grp_macply_fu_900_ap_return)
);

runge_kutta_45_multiply grp_multiply_fu_962(
    .ap_ready(grp_multiply_fu_962_ap_ready),
    .x(h_loc_9_reg_2956),
    .y(grp_multiply_fu_962_y),
    .ap_return(grp_multiply_fu_962_ap_return)
);

runge_kutta_45_ap_fixed_base grp_ap_fixed_base_fu_989(
    .ap_ready(grp_ap_fixed_base_fu_989_ap_ready),
    .d(grp_ap_fixed_base_fu_989_d),
    .ap_return(grp_ap_fixed_base_fu_989_ap_return)
);

runge_kutta_45_ap_fixed_base atol_loc_V_ap_fixed_base_fu_994(
    .ap_ready(atol_loc_V_ap_fixed_base_fu_994_ap_ready),
    .d(atol_loc_V_ap_fixed_base_fu_994_d),
    .ap_return(atol_loc_V_ap_fixed_base_fu_994_ap_return)
);

runge_kutta_45_ap_fixed_base tf_loc_V_ap_fixed_base_fu_999(
    .ap_ready(tf_loc_V_ap_fixed_base_fu_999_ap_ready),
    .d(tf_read_reg_2748),
    .ap_return(tf_loc_V_ap_fixed_base_fu_999_ap_return)
);

runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1 grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_ready),
    .m_axi_X_BUS_AWVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWVALID),
    .m_axi_X_BUS_AWREADY(1'b0),
    .m_axi_X_BUS_AWADDR(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWADDR),
    .m_axi_X_BUS_AWID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWID),
    .m_axi_X_BUS_AWLEN(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWLEN),
    .m_axi_X_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWSIZE),
    .m_axi_X_BUS_AWBURST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWBURST),
    .m_axi_X_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWLOCK),
    .m_axi_X_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWCACHE),
    .m_axi_X_BUS_AWPROT(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWPROT),
    .m_axi_X_BUS_AWQOS(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWQOS),
    .m_axi_X_BUS_AWREGION(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWREGION),
    .m_axi_X_BUS_AWUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_AWUSER),
    .m_axi_X_BUS_WVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WVALID),
    .m_axi_X_BUS_WREADY(1'b0),
    .m_axi_X_BUS_WDATA(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WDATA),
    .m_axi_X_BUS_WSTRB(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WSTRB),
    .m_axi_X_BUS_WLAST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WLAST),
    .m_axi_X_BUS_WID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WID),
    .m_axi_X_BUS_WUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_WUSER),
    .m_axi_X_BUS_ARVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARVALID),
    .m_axi_X_BUS_ARREADY(X_BUS_ARREADY),
    .m_axi_X_BUS_ARADDR(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARADDR),
    .m_axi_X_BUS_ARID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARID),
    .m_axi_X_BUS_ARLEN(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARLEN),
    .m_axi_X_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARSIZE),
    .m_axi_X_BUS_ARBURST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARBURST),
    .m_axi_X_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARLOCK),
    .m_axi_X_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARCACHE),
    .m_axi_X_BUS_ARPROT(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARPROT),
    .m_axi_X_BUS_ARQOS(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARQOS),
    .m_axi_X_BUS_ARREGION(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARREGION),
    .m_axi_X_BUS_ARUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARUSER),
    .m_axi_X_BUS_RVALID(X_BUS_RVALID),
    .m_axi_X_BUS_RREADY(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_RREADY),
    .m_axi_X_BUS_RDATA(X_BUS_RDATA),
    .m_axi_X_BUS_RLAST(1'b0),
    .m_axi_X_BUS_RID(1'd0),
    .m_axi_X_BUS_RFIFONUM(X_BUS_RFIFONUM),
    .m_axi_X_BUS_RUSER(1'd0),
    .m_axi_X_BUS_RRESP(2'd0),
    .m_axi_X_BUS_BVALID(1'b0),
    .m_axi_X_BUS_BREADY(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_BREADY),
    .m_axi_X_BUS_BRESP(2'd0),
    .m_axi_X_BUS_BID(1'd0),
    .m_axi_X_BUS_BUSER(1'd0),
    .yy_loc_V_address0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_address0),
    .yy_loc_V_ce0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_ce0),
    .yy_loc_V_we0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_we0),
    .yy_loc_V_d0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_d0),
    .yy(yy_read_reg_2760),
    .trunc_ln1(trunc_ln161_reg_2779),
    .atol_loc_V_ap_fixed_base_fu_994_p_din1(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_atol_loc_V_ap_fixed_base_fu_994_p_din1),
    .atol_loc_V_ap_fixed_base_fu_994_p_dout0(atol_loc_V_ap_fixed_base_fu_994_ap_return),
    .atol_loc_V_ap_fixed_base_fu_994_p_ready(atol_loc_V_ap_fixed_base_fu_994_ap_ready)
);

runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_177_2 grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_ready),
    .m_axi_X_BUS_AWVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWVALID),
    .m_axi_X_BUS_AWREADY(X_BUS_AWREADY),
    .m_axi_X_BUS_AWADDR(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWADDR),
    .m_axi_X_BUS_AWID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWID),
    .m_axi_X_BUS_AWLEN(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWLEN),
    .m_axi_X_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWSIZE),
    .m_axi_X_BUS_AWBURST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWBURST),
    .m_axi_X_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWLOCK),
    .m_axi_X_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWCACHE),
    .m_axi_X_BUS_AWPROT(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWPROT),
    .m_axi_X_BUS_AWQOS(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWQOS),
    .m_axi_X_BUS_AWREGION(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWREGION),
    .m_axi_X_BUS_AWUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWUSER),
    .m_axi_X_BUS_WVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WVALID),
    .m_axi_X_BUS_WREADY(X_BUS_WREADY),
    .m_axi_X_BUS_WDATA(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WDATA),
    .m_axi_X_BUS_WSTRB(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WSTRB),
    .m_axi_X_BUS_WLAST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WLAST),
    .m_axi_X_BUS_WID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WID),
    .m_axi_X_BUS_WUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WUSER),
    .m_axi_X_BUS_ARVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARVALID),
    .m_axi_X_BUS_ARREADY(1'b0),
    .m_axi_X_BUS_ARADDR(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARADDR),
    .m_axi_X_BUS_ARID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARID),
    .m_axi_X_BUS_ARLEN(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARLEN),
    .m_axi_X_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARSIZE),
    .m_axi_X_BUS_ARBURST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARBURST),
    .m_axi_X_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARLOCK),
    .m_axi_X_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARCACHE),
    .m_axi_X_BUS_ARPROT(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARPROT),
    .m_axi_X_BUS_ARQOS(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARQOS),
    .m_axi_X_BUS_ARREGION(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARREGION),
    .m_axi_X_BUS_ARUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_ARUSER),
    .m_axi_X_BUS_RVALID(1'b0),
    .m_axi_X_BUS_RREADY(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_RREADY),
    .m_axi_X_BUS_RDATA(512'd0),
    .m_axi_X_BUS_RLAST(1'b0),
    .m_axi_X_BUS_RID(1'd0),
    .m_axi_X_BUS_RFIFONUM(9'd0),
    .m_axi_X_BUS_RUSER(1'd0),
    .m_axi_X_BUS_RRESP(2'd0),
    .m_axi_X_BUS_BVALID(X_BUS_BVALID),
    .m_axi_X_BUS_BREADY(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_BREADY),
    .m_axi_X_BUS_BRESP(2'd0),
    .m_axi_X_BUS_BID(1'd0),
    .m_axi_X_BUS_BUSER(1'd0),
    .sext_ln177(trunc_ln4_reg_2929),
    .yy_loc_V_address0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_yy_loc_V_address0),
    .yy_loc_V_ce0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_yy_loc_V_ce0),
    .yy_loc_V_q0(yy_loc_V_q0)
);

runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_180_3 grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_ready),
    .m_axi_T_BUS_AWVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWVALID),
    .m_axi_T_BUS_AWREADY(T_BUS_AWREADY),
    .m_axi_T_BUS_AWADDR(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWADDR),
    .m_axi_T_BUS_AWID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWID),
    .m_axi_T_BUS_AWLEN(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWLEN),
    .m_axi_T_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWSIZE),
    .m_axi_T_BUS_AWBURST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWBURST),
    .m_axi_T_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWLOCK),
    .m_axi_T_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWCACHE),
    .m_axi_T_BUS_AWPROT(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWPROT),
    .m_axi_T_BUS_AWQOS(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWQOS),
    .m_axi_T_BUS_AWREGION(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWREGION),
    .m_axi_T_BUS_AWUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWUSER),
    .m_axi_T_BUS_WVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WVALID),
    .m_axi_T_BUS_WREADY(T_BUS_WREADY),
    .m_axi_T_BUS_WDATA(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WDATA),
    .m_axi_T_BUS_WSTRB(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WSTRB),
    .m_axi_T_BUS_WLAST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WLAST),
    .m_axi_T_BUS_WID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WID),
    .m_axi_T_BUS_WUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WUSER),
    .m_axi_T_BUS_ARVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARVALID),
    .m_axi_T_BUS_ARREADY(1'b0),
    .m_axi_T_BUS_ARADDR(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARADDR),
    .m_axi_T_BUS_ARID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARID),
    .m_axi_T_BUS_ARLEN(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARLEN),
    .m_axi_T_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARSIZE),
    .m_axi_T_BUS_ARBURST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARBURST),
    .m_axi_T_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARLOCK),
    .m_axi_T_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARCACHE),
    .m_axi_T_BUS_ARPROT(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARPROT),
    .m_axi_T_BUS_ARQOS(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARQOS),
    .m_axi_T_BUS_ARREGION(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARREGION),
    .m_axi_T_BUS_ARUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_ARUSER),
    .m_axi_T_BUS_RVALID(1'b0),
    .m_axi_T_BUS_RREADY(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_RREADY),
    .m_axi_T_BUS_RDATA(512'd0),
    .m_axi_T_BUS_RLAST(1'b0),
    .m_axi_T_BUS_RID(1'd0),
    .m_axi_T_BUS_RFIFONUM(9'd0),
    .m_axi_T_BUS_RUSER(1'd0),
    .m_axi_T_BUS_RRESP(2'd0),
    .m_axi_T_BUS_BVALID(T_BUS_BVALID),
    .m_axi_T_BUS_BREADY(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_BREADY),
    .m_axi_T_BUS_BRESP(2'd0),
    .m_axi_T_BUS_BID(1'd0),
    .m_axi_T_BUS_BUSER(1'd0),
    .sext_ln180(trunc_ln9_reg_2935),
    .tt_loc_V_address0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_tt_loc_V_address0),
    .tt_loc_V_ce0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_tt_loc_V_ce0),
    .tt_loc_V_q0(tt_loc_V_q0)
);

runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_ready),
    .e_V_address0(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_e_V_address0),
    .e_V_ce0(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_e_V_ce0),
    .e_V_q0(e_V_q0),
    .X_V_7_out(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_X_V_7_out),
    .X_V_7_out_ap_vld(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_X_V_7_out_ap_vld)
);

runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_ready),
    .X_V_7_reload(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_X_V_7_out),
    .Q_V_5_out(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_Q_V_5_out),
    .Q_V_5_out_ap_vld(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_Q_V_5_out_ap_vld)
);

runge_kutta_45_runge_kutta_45_Pipeline_update grp_runge_kutta_45_Pipeline_update_fu_1042(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_update_fu_1042_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_update_fu_1042_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_update_fu_1042_ap_ready),
    .sub_ln85941(sub_ln85941_reg_623),
    .yy_loc_V_address0(grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_address0),
    .yy_loc_V_ce0(grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_ce0),
    .yy_loc_V_we0(grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_we0),
    .yy_loc_V_d0(grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_d0),
    .yy_loc_V_address1(grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_address1),
    .yy_loc_V_ce1(grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_ce1),
    .yy_loc_V_q1(yy_loc_V_q1),
    .sub_ln254(sub_ln254_reg_3116),
    .c_V_address0(grp_runge_kutta_45_Pipeline_update_fu_1042_c_V_address0),
    .c_V_ce0(grp_runge_kutta_45_Pipeline_update_fu_1042_c_V_ce0),
    .c_V_q0(c_V_q0)
);

runge_kutta_45_runge_kutta_45_Pipeline_last_copy_y grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_ready),
    .m_axi_X_BUS_AWVALID(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWVALID),
    .m_axi_X_BUS_AWREADY(X_BUS_AWREADY),
    .m_axi_X_BUS_AWADDR(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWADDR),
    .m_axi_X_BUS_AWID(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWID),
    .m_axi_X_BUS_AWLEN(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWLEN),
    .m_axi_X_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWSIZE),
    .m_axi_X_BUS_AWBURST(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWBURST),
    .m_axi_X_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWLOCK),
    .m_axi_X_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWCACHE),
    .m_axi_X_BUS_AWPROT(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWPROT),
    .m_axi_X_BUS_AWQOS(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWQOS),
    .m_axi_X_BUS_AWREGION(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWREGION),
    .m_axi_X_BUS_AWUSER(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWUSER),
    .m_axi_X_BUS_WVALID(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WVALID),
    .m_axi_X_BUS_WREADY(X_BUS_WREADY),
    .m_axi_X_BUS_WDATA(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WDATA),
    .m_axi_X_BUS_WSTRB(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WSTRB),
    .m_axi_X_BUS_WLAST(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WLAST),
    .m_axi_X_BUS_WID(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WID),
    .m_axi_X_BUS_WUSER(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WUSER),
    .m_axi_X_BUS_ARVALID(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARVALID),
    .m_axi_X_BUS_ARREADY(1'b0),
    .m_axi_X_BUS_ARADDR(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARADDR),
    .m_axi_X_BUS_ARID(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARID),
    .m_axi_X_BUS_ARLEN(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARLEN),
    .m_axi_X_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARSIZE),
    .m_axi_X_BUS_ARBURST(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARBURST),
    .m_axi_X_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARLOCK),
    .m_axi_X_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARCACHE),
    .m_axi_X_BUS_ARPROT(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARPROT),
    .m_axi_X_BUS_ARQOS(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARQOS),
    .m_axi_X_BUS_ARREGION(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARREGION),
    .m_axi_X_BUS_ARUSER(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_ARUSER),
    .m_axi_X_BUS_RVALID(1'b0),
    .m_axi_X_BUS_RREADY(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_RREADY),
    .m_axi_X_BUS_RDATA(512'd0),
    .m_axi_X_BUS_RLAST(1'b0),
    .m_axi_X_BUS_RID(1'd0),
    .m_axi_X_BUS_RFIFONUM(9'd0),
    .m_axi_X_BUS_RUSER(1'd0),
    .m_axi_X_BUS_RRESP(2'd0),
    .m_axi_X_BUS_BVALID(X_BUS_BVALID),
    .m_axi_X_BUS_BREADY(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_BREADY),
    .m_axi_X_BUS_BRESP(2'd0),
    .m_axi_X_BUS_BID(1'd0),
    .m_axi_X_BUS_BUSER(1'd0),
    .mul366(mul366_reg_3144),
    .yy_loc_V_address0(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_yy_loc_V_address0),
    .yy_loc_V_ce0(grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_yy_loc_V_ce0),
    .yy_loc_V_q0(yy_loc_V_q0),
    .yy(yy_read_reg_2760),
    .zext_ln276(shl_ln1_reg_3149),
    .trunc_ln1(trunc_ln161_reg_2779)
);

runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_ready),
    .m_axi_T_BUS_AWVALID(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWVALID),
    .m_axi_T_BUS_AWREADY(T_BUS_AWREADY),
    .m_axi_T_BUS_AWADDR(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWADDR),
    .m_axi_T_BUS_AWID(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWID),
    .m_axi_T_BUS_AWLEN(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWLEN),
    .m_axi_T_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWSIZE),
    .m_axi_T_BUS_AWBURST(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWBURST),
    .m_axi_T_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWLOCK),
    .m_axi_T_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWCACHE),
    .m_axi_T_BUS_AWPROT(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWPROT),
    .m_axi_T_BUS_AWQOS(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWQOS),
    .m_axi_T_BUS_AWREGION(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWREGION),
    .m_axi_T_BUS_AWUSER(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWUSER),
    .m_axi_T_BUS_WVALID(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WVALID),
    .m_axi_T_BUS_WREADY(T_BUS_WREADY),
    .m_axi_T_BUS_WDATA(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WDATA),
    .m_axi_T_BUS_WSTRB(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WSTRB),
    .m_axi_T_BUS_WLAST(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WLAST),
    .m_axi_T_BUS_WID(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WID),
    .m_axi_T_BUS_WUSER(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WUSER),
    .m_axi_T_BUS_ARVALID(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARVALID),
    .m_axi_T_BUS_ARREADY(1'b0),
    .m_axi_T_BUS_ARADDR(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARADDR),
    .m_axi_T_BUS_ARID(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARID),
    .m_axi_T_BUS_ARLEN(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARLEN),
    .m_axi_T_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARSIZE),
    .m_axi_T_BUS_ARBURST(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARBURST),
    .m_axi_T_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARLOCK),
    .m_axi_T_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARCACHE),
    .m_axi_T_BUS_ARPROT(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARPROT),
    .m_axi_T_BUS_ARQOS(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARQOS),
    .m_axi_T_BUS_ARREGION(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARREGION),
    .m_axi_T_BUS_ARUSER(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_ARUSER),
    .m_axi_T_BUS_RVALID(1'b0),
    .m_axi_T_BUS_RREADY(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_RREADY),
    .m_axi_T_BUS_RDATA(512'd0),
    .m_axi_T_BUS_RLAST(1'b0),
    .m_axi_T_BUS_RID(1'd0),
    .m_axi_T_BUS_RFIFONUM(9'd0),
    .m_axi_T_BUS_RUSER(1'd0),
    .m_axi_T_BUS_RRESP(2'd0),
    .m_axi_T_BUS_BVALID(T_BUS_BVALID),
    .m_axi_T_BUS_BREADY(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_BREADY),
    .m_axi_T_BUS_BRESP(2'd0),
    .m_axi_T_BUS_BID(1'd0),
    .m_axi_T_BUS_BUSER(1'd0),
    .add382(add382_reg_3154),
    .tt_loc_V_address0(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_tt_loc_V_address0),
    .tt_loc_V_ce0(grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_tt_loc_V_ce0),
    .tt_loc_V_q0(tt_loc_V_q0),
    .tt(tt_read_reg_2753),
    .zext_ln279(shl_ln4_reg_3159),
    .trunc_ln5(trunc_ln279_reg_3164)
);

runge_kutta_45_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .yy(yy),
    .tt(tt),
    .tf(tf),
    .h0(h0),
    .atol(atol),
    .h_max(h_max),
    .h_min(h_min),
    .mu(mu),
    .size(size),
    .size_ap_vld(size_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

runge_kutta_45_T_BUS_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_T_BUS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_T_BUS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_T_BUS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_T_BUS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_T_BUS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_T_BUS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_T_BUS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_T_BUS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_T_BUS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_T_BUS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_T_BUS_CACHE_VALUE ),
    .USER_DW( 512 ),
    .USER_AW( 64 ))
T_BUS_m_axi_U(
    .AWVALID(m_axi_T_BUS_AWVALID),
    .AWREADY(m_axi_T_BUS_AWREADY),
    .AWADDR(m_axi_T_BUS_AWADDR),
    .AWID(m_axi_T_BUS_AWID),
    .AWLEN(m_axi_T_BUS_AWLEN),
    .AWSIZE(m_axi_T_BUS_AWSIZE),
    .AWBURST(m_axi_T_BUS_AWBURST),
    .AWLOCK(m_axi_T_BUS_AWLOCK),
    .AWCACHE(m_axi_T_BUS_AWCACHE),
    .AWPROT(m_axi_T_BUS_AWPROT),
    .AWQOS(m_axi_T_BUS_AWQOS),
    .AWREGION(m_axi_T_BUS_AWREGION),
    .AWUSER(m_axi_T_BUS_AWUSER),
    .WVALID(m_axi_T_BUS_WVALID),
    .WREADY(m_axi_T_BUS_WREADY),
    .WDATA(m_axi_T_BUS_WDATA),
    .WSTRB(m_axi_T_BUS_WSTRB),
    .WLAST(m_axi_T_BUS_WLAST),
    .WID(m_axi_T_BUS_WID),
    .WUSER(m_axi_T_BUS_WUSER),
    .ARVALID(m_axi_T_BUS_ARVALID),
    .ARREADY(m_axi_T_BUS_ARREADY),
    .ARADDR(m_axi_T_BUS_ARADDR),
    .ARID(m_axi_T_BUS_ARID),
    .ARLEN(m_axi_T_BUS_ARLEN),
    .ARSIZE(m_axi_T_BUS_ARSIZE),
    .ARBURST(m_axi_T_BUS_ARBURST),
    .ARLOCK(m_axi_T_BUS_ARLOCK),
    .ARCACHE(m_axi_T_BUS_ARCACHE),
    .ARPROT(m_axi_T_BUS_ARPROT),
    .ARQOS(m_axi_T_BUS_ARQOS),
    .ARREGION(m_axi_T_BUS_ARREGION),
    .ARUSER(m_axi_T_BUS_ARUSER),
    .RVALID(m_axi_T_BUS_RVALID),
    .RREADY(m_axi_T_BUS_RREADY),
    .RDATA(m_axi_T_BUS_RDATA),
    .RLAST(m_axi_T_BUS_RLAST),
    .RID(m_axi_T_BUS_RID),
    .RUSER(m_axi_T_BUS_RUSER),
    .RRESP(m_axi_T_BUS_RRESP),
    .BVALID(m_axi_T_BUS_BVALID),
    .BREADY(m_axi_T_BUS_BREADY),
    .BRESP(m_axi_T_BUS_BRESP),
    .BID(m_axi_T_BUS_BID),
    .BUSER(m_axi_T_BUS_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(T_BUS_ARVALID),
    .I_ARREADY(T_BUS_ARREADY),
    .I_ARADDR(sext_ln163_fu_1100_p1),
    .I_ARLEN(32'd1),
    .I_RVALID(T_BUS_RVALID),
    .I_RREADY(T_BUS_RREADY),
    .I_RDATA(T_BUS_RDATA),
    .I_RFIFONUM(T_BUS_RFIFONUM),
    .I_AWVALID(T_BUS_AWVALID),
    .I_AWREADY(T_BUS_AWREADY),
    .I_AWADDR(T_BUS_AWADDR),
    .I_AWLEN(T_BUS_AWLEN),
    .I_WVALID(T_BUS_WVALID),
    .I_WREADY(T_BUS_WREADY),
    .I_WDATA(T_BUS_WDATA),
    .I_WSTRB(T_BUS_WSTRB),
    .I_BVALID(T_BUS_BVALID),
    .I_BREADY(T_BUS_BREADY)
);

runge_kutta_45_X_BUS_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_X_BUS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_X_BUS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_X_BUS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_X_BUS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_X_BUS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_X_BUS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_X_BUS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_X_BUS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_X_BUS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_X_BUS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_X_BUS_CACHE_VALUE ),
    .USER_DW( 512 ),
    .USER_AW( 64 ))
X_BUS_m_axi_U(
    .AWVALID(m_axi_X_BUS_AWVALID),
    .AWREADY(m_axi_X_BUS_AWREADY),
    .AWADDR(m_axi_X_BUS_AWADDR),
    .AWID(m_axi_X_BUS_AWID),
    .AWLEN(m_axi_X_BUS_AWLEN),
    .AWSIZE(m_axi_X_BUS_AWSIZE),
    .AWBURST(m_axi_X_BUS_AWBURST),
    .AWLOCK(m_axi_X_BUS_AWLOCK),
    .AWCACHE(m_axi_X_BUS_AWCACHE),
    .AWPROT(m_axi_X_BUS_AWPROT),
    .AWQOS(m_axi_X_BUS_AWQOS),
    .AWREGION(m_axi_X_BUS_AWREGION),
    .AWUSER(m_axi_X_BUS_AWUSER),
    .WVALID(m_axi_X_BUS_WVALID),
    .WREADY(m_axi_X_BUS_WREADY),
    .WDATA(m_axi_X_BUS_WDATA),
    .WSTRB(m_axi_X_BUS_WSTRB),
    .WLAST(m_axi_X_BUS_WLAST),
    .WID(m_axi_X_BUS_WID),
    .WUSER(m_axi_X_BUS_WUSER),
    .ARVALID(m_axi_X_BUS_ARVALID),
    .ARREADY(m_axi_X_BUS_ARREADY),
    .ARADDR(m_axi_X_BUS_ARADDR),
    .ARID(m_axi_X_BUS_ARID),
    .ARLEN(m_axi_X_BUS_ARLEN),
    .ARSIZE(m_axi_X_BUS_ARSIZE),
    .ARBURST(m_axi_X_BUS_ARBURST),
    .ARLOCK(m_axi_X_BUS_ARLOCK),
    .ARCACHE(m_axi_X_BUS_ARCACHE),
    .ARPROT(m_axi_X_BUS_ARPROT),
    .ARQOS(m_axi_X_BUS_ARQOS),
    .ARREGION(m_axi_X_BUS_ARREGION),
    .ARUSER(m_axi_X_BUS_ARUSER),
    .RVALID(m_axi_X_BUS_RVALID),
    .RREADY(m_axi_X_BUS_RREADY),
    .RDATA(m_axi_X_BUS_RDATA),
    .RLAST(m_axi_X_BUS_RLAST),
    .RID(m_axi_X_BUS_RID),
    .RUSER(m_axi_X_BUS_RUSER),
    .RRESP(m_axi_X_BUS_RRESP),
    .BVALID(m_axi_X_BUS_BVALID),
    .BREADY(m_axi_X_BUS_BREADY),
    .BRESP(m_axi_X_BUS_BRESP),
    .BID(m_axi_X_BUS_BID),
    .BUSER(m_axi_X_BUS_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(X_BUS_ARVALID),
    .I_ARREADY(X_BUS_ARREADY),
    .I_ARADDR(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARADDR),
    .I_ARLEN(grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARLEN),
    .I_RVALID(X_BUS_RVALID),
    .I_RREADY(X_BUS_RREADY),
    .I_RDATA(X_BUS_RDATA),
    .I_RFIFONUM(X_BUS_RFIFONUM),
    .I_AWVALID(X_BUS_AWVALID),
    .I_AWREADY(X_BUS_AWREADY),
    .I_AWADDR(X_BUS_AWADDR),
    .I_AWLEN(X_BUS_AWLEN),
    .I_WVALID(X_BUS_WVALID),
    .I_WREADY(X_BUS_WREADY),
    .I_WDATA(X_BUS_WDATA),
    .I_WSTRB(X_BUS_WSTRB),
    .I_BVALID(X_BUS_BVALID),
    .I_BREADY(X_BUS_BREADY)
);

runge_kutta_45_mul_61ns_80s_140_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 61 ),
    .din1_WIDTH( 80 ),
    .dout_WIDTH( 140 ))
mul_61ns_80s_140_1_1_U97(
    .din0(r_V_5_fu_2565_p0),
    .din1(h_loc_9_reg_2956),
    .dout(r_V_5_fu_2565_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln205_1_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln205_1_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state31)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state31)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp2_flush_enable)) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state37)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state37)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_ode_fpga_fu_868_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state22))) begin
            grp_ode_fpga_fu_868_ap_start_reg <= 1'b1;
        end else if ((grp_ode_fpga_fu_868_ap_ready == 1'b1)) begin
            grp_ode_fpga_fu_868_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state41)) begin
            grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state43)) begin
            grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1698_fu_2486_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
            grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_update_fu_1042_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_reg_2911 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln1696_fu_2605_p2 == 1'd0))) begin
        cycles35_reg_857 <= trunc_ln166_reg_2963;
    end else if (((icmp_ln1696_2_fu_1961_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        cycles35_reg_857 <= 21'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_1961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        cycles36_reg_658 <= 32'd0;
    end else if (((icmp_ln1696_2_reg_2911 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln1696_fu_2605_p2 == 1'd1))) begin
        cycles36_reg_658 <= cycles_reg_680;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_fu_1982_p2) & (1'b1 == ap_CS_fsm_state11))) begin
        cycles_reg_680 <= cycles36_reg_658;
    end else if ((~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920))) & (1'd1 == and_ln172_reg_2920) & (1'b1 == ap_CS_fsm_state19))) begin
        cycles_reg_680 <= cycles_1_fu_2104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_1961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        h_loc_1434_reg_670 <= h_loc_5_fu_1943_p3;
    end else if (((icmp_ln1696_2_reg_2911 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln1696_fu_2605_p2 == 1'd1))) begin
        h_loc_1434_reg_670 <= h_loc_8_fu_2598_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_ode_fpga_fu_868_ap_done == 1'b1)) begin
        if (((icmp_ln200_reg_3024 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
            i_925_reg_705 <= i_reg_3019;
        end else if ((1'b1 == ap_CS_fsm_state23)) begin
            i_925_reg_705 <= 3'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln205_1_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        j23_reg_729 <= 3'd0;
    end else if (((icmp_ln205_reg_3012 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j23_reg_729 <= j_reg_3007;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_reg_3048 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_118_reg_774 <= j_1_reg_3043;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        j_118_reg_774 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln234_reg_3102 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j_214_reg_808 <= j_2_reg_3097;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        j_214_reg_808 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_1961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        lhs_V42_reg_613 <= grp_ap_fixed_base_fu_989_ap_return;
    end else if (((icmp_ln1696_2_reg_2911 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln1696_fu_2605_p2 == 1'd1))) begin
        lhs_V42_reg_613 <= tt_loc_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ode_fpga_fu_868_ap_done == 1'b1) & (icmp_ln200_reg_3024 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        n19_reg_762 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state34) & (icmp_ln219_fu_2356_p2 == 1'd0))) begin
        n19_reg_762 <= n_2_reg_3028;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln202_fu_2265_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        n_124_reg_717 <= n_reg_2992;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        n_124_reg_717 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln233_fu_2473_p2 == 1'd0))) begin
        n_215_reg_796 <= n_3_reg_3077;
    end else if (((grp_ode_fpga_fu_868_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        n_215_reg_796 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        reuse_addr_reg_fu_276 <= 64'd18446744073709551615;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        reuse_addr_reg_fu_276 <= zext_ln233_reg_3060;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        reuse_reg_fu_280 <= 80'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        reuse_reg_fu_280 <= grp_macply_fu_900_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1698_fu_2486_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                scale_V_reg_832[10] <= 1'b1;
        scale_V_reg_832[12] <= 1'b1;
        scale_V_reg_832[17] <= 1'b1;
        scale_V_reg_832[18] <= 1'b0;
        scale_V_reg_832[20] <= 1'b0;
        scale_V_reg_832[22] <= 1'b0;
        scale_V_reg_832[27] <= 1'b0;
        scale_V_reg_832[28] <= 1'b1;
        scale_V_reg_832[30] <= 1'b1;
        scale_V_reg_832[32] <= 1'b1;
        scale_V_reg_832[37] <= 1'b1;
        scale_V_reg_832[38] <= 1'b0;
        scale_V_reg_832[40] <= 1'b0;
        scale_V_reg_832[42] <= 1'b0;
        scale_V_reg_832[47] <= 1'b0;
        scale_V_reg_832[48] <= 1'b1;
        scale_V_reg_832[50] <= 1'b1;
        scale_V_reg_832[52] <= 1'b1;
        scale_V_reg_832[57] <= 1'b1;
        scale_V_reg_832[58] <= 1'b1;
        scale_V_reg_832[59] <= 1'b1;
        scale_V_reg_832[60] <= 1'b0;
    end else if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
                scale_V_reg_832[10] <= 1'b0;
        scale_V_reg_832[12] <= 1'b0;
        scale_V_reg_832[17] <= 1'b0;
        scale_V_reg_832[18] <= 1'b1;
        scale_V_reg_832[20] <= 1'b1;
        scale_V_reg_832[22] <= 1'b1;
        scale_V_reg_832[27] <= 1'b1;
        scale_V_reg_832[28] <= 1'b0;
        scale_V_reg_832[30] <= 1'b0;
        scale_V_reg_832[32] <= 1'b0;
        scale_V_reg_832[37] <= 1'b0;
        scale_V_reg_832[38] <= 1'b1;
        scale_V_reg_832[40] <= 1'b1;
        scale_V_reg_832[42] <= 1'b1;
        scale_V_reg_832[47] <= 1'b1;
        scale_V_reg_832[48] <= 1'b0;
        scale_V_reg_832[50] <= 1'b0;
        scale_V_reg_832[52] <= 1'b0;
        scale_V_reg_832[57] <= 1'b0;
        scale_V_reg_832[58] <= 1'b0;
        scale_V_reg_832[59] <= 1'b0;
        scale_V_reg_832[60] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_1961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                sub_ln85941_reg_623[1] <= 1'b0;
        sub_ln85941_reg_623[2] <= 1'b0;
        sub_ln85941_reg_623[3] <= 1'b0;
        sub_ln85941_reg_623[4] <= 1'b0;
        sub_ln85941_reg_623[5] <= 1'b0;
        sub_ln85941_reg_623[6] <= 1'b0;
        sub_ln85941_reg_623[7] <= 1'b0;
        sub_ln85941_reg_623[8] <= 1'b0;
        sub_ln85941_reg_623[9] <= 1'b0;
        sub_ln85941_reg_623[10] <= 1'b0;
        sub_ln85941_reg_623[11] <= 1'b0;
        sub_ln85941_reg_623[12] <= 1'b0;
        sub_ln85941_reg_623[13] <= 1'b0;
    end else if (((icmp_ln1696_2_reg_2911 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln1696_fu_2605_p2 == 1'd1))) begin
                sub_ln85941_reg_623[13 : 1] <= sub_ln859_reg_3121[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln222_reg_3048 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        sum_V_017_reg_785 <= grp_macply_fu_900_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        sum_V_017_reg_785 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln205_1_reg_2988 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        sum_V_1_021_reg_751 <= sum_V_1_reg_892;
    end else if (((icmp_ln205_1_fu_2176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        sum_V_1_021_reg_751 <= 80'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln205_1_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        sum_V_1_022_reg_740 <= 80'd0;
    end else if (((icmp_ln205_reg_3012 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_V_1_022_reg_740 <= grp_macply_fu_900_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_reg_2911 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln1696_fu_2605_p2 == 1'd0))) begin
        tk_next37_reg_845 <= tk_next_reg_692;
    end else if (((icmp_ln1696_2_fu_1961_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        tk_next37_reg_845 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_1961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        tk_next38_reg_647 <= 32'd0;
    end else if (((icmp_ln1696_2_reg_2911 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln1696_fu_2605_p2 == 1'd1))) begin
        tk_next38_reg_647 <= tk_next_reg_692;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln172_fu_1982_p2) & (1'b1 == ap_CS_fsm_state11))) begin
        tk_next_reg_692 <= tk_next_1_fu_2000_p3;
    end else if ((~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920))) & (1'd1 == and_ln172_reg_2920) & (1'b1 == ap_CS_fsm_state19))) begin
        tk_next_reg_692 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1698_fu_2486_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
        tk_prev_reg_819 <= zext_ln16940_reg_635;
    end else if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
        tk_prev_reg_819 <= tk_next_reg_692;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_1961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        zext_ln16940_reg_635 <= 32'd0;
    end else if (((icmp_ln1696_2_reg_2911 == 1'd1) & (1'b1 == ap_CS_fsm_state47) & (icmp_ln1696_fu_2605_p2 == 1'd1))) begin
        zext_ln16940_reg_635 <= tk_prev_reg_819;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add382_reg_3154 <= add382_fu_2682_p2;
        mul366_reg_3144[31 : 1] <= mul366_fu_2666_p2[31 : 1];
        shl_ln1_reg_3149[34 : 15] <= shl_ln1_fu_2673_p3[34 : 15];
        shl_ln4_reg_3159[34 : 14] <= shl_ln4_fu_2689_p3[34 : 14];
        trunc_ln279_reg_3164 <= trunc_ln279_fu_2698_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln209_reg_2983 <= add_ln209_fu_2170_p2;
        zext_ln200_reg_2978[2 : 0] <= zext_ln200_fu_2154_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        addr_cmp_reg_3092 <= addr_cmp_fu_2431_p2;
        icmp_ln234_reg_3102 <= icmp_ln234_fu_2446_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        and_ln172_reg_2920 <= and_ln172_fu_1982_p2;
        zext_ln157_reg_2915[31 : 0] <= zext_ln157_fu_1966_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        atol_loc_V_reg_2801 <= atol_loc_V_ap_fixed_base_fu_994_ap_return;
        mu_loc_V_reg_2796 <= grp_ap_fixed_base_fu_989_ap_return;
        tf_loc_V_reg_2806 <= tf_loc_V_ap_fixed_base_fu_999_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        atol_read_reg_2738 <= atol;
        h0_read_reg_2743 <= h0;
        h_max_read_reg_2733 <= h_max;
        h_min_read_reg_2728 <= h_min;
        mu_read_reg_2723 <= mu;
        tf_read_reg_2748 <= tf;
        trunc_ln161_reg_2779 <= trunc_ln161_fu_1086_p1;
        trunc_ln163_1_reg_2785 <= {{tt[63:6]}};
        tt_read_reg_2753 <= tt;
        yy_read_reg_2760 <= yy;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_i_reg_2906 <= conv_i_fu_1958_p1;
        h_max_loc_7_reg_2819 <= h_max_loc_7_fu_1379_p3;
        h_min_loc_7_reg_2825 <= h_min_loc_7_fu_1652_p3;
        icmp_ln1696_2_reg_2911 <= icmp_ln1696_2_fu_1961_p2;
        lhs_V_1_reg_2841 <= lhs_V_1_fu_1955_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        e_V_addr_reg_3071 <= zext_ln233_fu_2362_p1;
        n_3_reg_3077 <= n_3_fu_2371_p2;
        zext_ln233_1_reg_3066[2 : 0] <= zext_ln233_1_fu_2367_p1[2 : 0];
        zext_ln233_reg_3060[2 : 0] <= zext_ln233_fu_2362_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        h_loc_9_reg_2956 <= h_loc_9_fu_2134_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln202_fu_2265_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        i_reg_3019 <= i_fu_2271_p2;
        icmp_ln200_reg_3024 <= icmp_ln200_fu_2277_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        icmp_ln1698_reg_3112 <= icmp_ln1698_fu_2486_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        icmp_ln205_1_reg_2988 <= icmp_ln205_1_fu_2176_p2;
        n_reg_2992 <= n_fu_2182_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln205_reg_3012 <= icmp_ln205_fu_2249_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln222_reg_3048 <= icmp_ln222_fu_2341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_1_reg_3043 <= j_1_fu_2335_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j_2_reg_3097 <= j_2_fu_2440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_3007 <= j_fu_2243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        macply_ret_reg_889 <= grp_macply_fu_900_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        n_2_reg_3028 <= n_2_fu_2283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1698_fu_2486_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        sub_ln254_reg_3116[13 : 1] <= sub_ln254_fu_2510_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        sub_ln859_reg_3121[13 : 1] <= sub_ln859_fu_2552_p2[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_V_1_reg_892 <= grp_macply_fu_900_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        sum_V_reg_897 <= grp_macply_fu_900_ap_return;
        zext_ln219_reg_3052[2 : 0] <= zext_ln219_fu_2347_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln163_reg_2814 <= trunc_ln163_fu_1110_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        trunc_ln166_1_reg_2968 <= trunc_ln166_1_fu_2146_p1;
        trunc_ln166_2_reg_2973 <= trunc_ln166_2_fu_2150_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        trunc_ln166_reg_2963 <= trunc_ln166_fu_2142_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln172_fu_1982_p2) & (1'b1 == ap_CS_fsm_state11))) begin
        trunc_ln4_reg_2929 <= {{add_ln177_fu_2042_p2[63:6]}};
        trunc_ln9_reg_2935 <= {{add_ln180_fu_2069_p2[63:6]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        B_ce0 = 1'b1;
    end else begin
        B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        E1_ce0 = 1'b1;
    end else begin
        E1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == T_BUS_ARREADY))) begin
        T_BUS_ARVALID = 1'b1;
    end else begin
        T_BUS_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        T_BUS_AWADDR = sext_ln180_fu_2094_p1;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        T_BUS_AWADDR = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_AWADDR = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWADDR;
    end else begin
        T_BUS_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        T_BUS_AWLEN = 32'd256;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        T_BUS_AWLEN = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_AWLEN = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWLEN;
    end else begin
        T_BUS_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        T_BUS_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        T_BUS_AWVALID = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_AWVALID = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_AWVALID;
    end else begin
        T_BUS_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920))) & (1'd1 == and_ln172_reg_2920) & (1'b1 == ap_CS_fsm_state19))) begin
        T_BUS_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        T_BUS_BREADY = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_BREADY = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_BREADY;
    end else begin
        T_BUS_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_done == 1'b0) | (1'b0 == T_BUS_RVALID)) & (1'b1 == ap_CS_fsm_state9))) begin
        T_BUS_RREADY = 1'b1;
    end else begin
        T_BUS_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        T_BUS_WDATA = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_WDATA = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WDATA;
    end else begin
        T_BUS_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        T_BUS_WSTRB = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_WSTRB = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WSTRB;
    end else begin
        T_BUS_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        T_BUS_WVALID = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_m_axi_T_BUS_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_WVALID = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_m_axi_T_BUS_WVALID;
    end else begin
        T_BUS_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        T_BUS_blk_n_AR = m_axi_T_BUS_ARREADY;
    end else begin
        T_BUS_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        T_BUS_blk_n_AW = m_axi_T_BUS_AWREADY;
    end else begin
        T_BUS_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln172_reg_2920) & (1'b1 == ap_CS_fsm_state19))) begin
        T_BUS_blk_n_B = m_axi_T_BUS_BVALID;
    end else begin
        T_BUS_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        T_BUS_blk_n_R = m_axi_T_BUS_RVALID;
    end else begin
        T_BUS_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        X_BUS_ARVALID = grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_ARVALID;
    end else begin
        X_BUS_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        X_BUS_AWADDR = sext_ln177_fu_2084_p1;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        X_BUS_AWADDR = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_AWADDR = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWADDR;
    end else begin
        X_BUS_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        X_BUS_AWLEN = 32'd1536;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        X_BUS_AWLEN = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_AWLEN = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWLEN;
    end else begin
        X_BUS_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
        X_BUS_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        X_BUS_AWVALID = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_AWVALID = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_AWVALID;
    end else begin
        X_BUS_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920))) & (1'd1 == and_ln172_reg_2920) & (1'b1 == ap_CS_fsm_state19))) begin
        X_BUS_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        X_BUS_BREADY = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_BREADY = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_BREADY;
    end else begin
        X_BUS_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        X_BUS_RREADY = grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_m_axi_X_BUS_RREADY;
    end else begin
        X_BUS_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        X_BUS_WDATA = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_WDATA = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WDATA;
    end else begin
        X_BUS_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        X_BUS_WSTRB = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_WSTRB = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WSTRB;
    end else begin
        X_BUS_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state49))) begin
        X_BUS_WVALID = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_m_axi_X_BUS_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_WVALID = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_m_axi_X_BUS_WVALID;
    end else begin
        X_BUS_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        X_BUS_blk_n_AW = m_axi_X_BUS_AWREADY;
    end else begin
        X_BUS_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln172_reg_2920) & (1'b1 == ap_CS_fsm_state19))) begin
        X_BUS_blk_n_B = m_axi_X_BUS_BVALID;
    end else begin
        X_BUS_blk_n_B = 1'b1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state12_io)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state14_on_subcall_done)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)))) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_ode_fpga_fu_868_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == T_BUS_ARREADY)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ode_fpga_fu_868_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_ode_fpga_fu_868_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

always @ (*) begin
    if ((grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_done == 1'b0)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

assign ap_ST_fsm_state45_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state46_on_subcall_done)) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state49_on_subcall_done)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if (((grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_done == 1'b0) | (1'b0 == T_BUS_RVALID))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln205_fu_2249_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln222_fu_2341_p2 == 1'd1) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln234_fu_2446_p2 == 1'd1) & (1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_condition_pp2_flush_enable = 1'b1;
    end else begin
        ap_condition_pp2_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state49_on_subcall_done) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln205_reg_3012 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j23_phi_fu_733_p4 = j_reg_3007;
    end else begin
        ap_phi_mux_j23_phi_fu_733_p4 = j23_reg_729;
    end
end

always @ (*) begin
    if (((icmp_ln222_reg_3048 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_j_118_phi_fu_778_p4 = j_1_reg_3043;
    end else begin
        ap_phi_mux_j_118_phi_fu_778_p4 = j_118_reg_774;
    end
end

always @ (*) begin
    if (((icmp_ln234_reg_3102 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_j_214_phi_fu_812_p4 = j_2_reg_3097;
    end else begin
        ap_phi_mux_j_214_phi_fu_812_p4 = j_214_reg_808;
    end
end

always @ (*) begin
    if (((icmp_ln205_1_reg_2988 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_phi_mux_sum_V_1_021_phi_fu_755_p4 = sum_V_1_reg_892;
    end else begin
        ap_phi_mux_sum_V_1_021_phi_fu_755_p4 = sum_V_1_021_reg_751;
    end
end

always @ (*) begin
    if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        ap_phi_mux_tk_prev_phi_fu_823_p4 = tk_next_reg_692;
    end else begin
        ap_phi_mux_tk_prev_phi_fu_823_p4 = tk_prev_reg_819;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state49_on_subcall_done) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        atol_loc_V_ap_fixed_base_fu_994_d = grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_atol_loc_V_ap_fixed_base_fu_994_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        atol_loc_V_ap_fixed_base_fu_994_d = atol_read_reg_2738;
    end else begin
        atol_loc_V_ap_fixed_base_fu_994_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        c_V_address0 = zext_ln202_fu_2260_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        c_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        c_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        c_V_address0 = 64'd1;
    end else if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        c_V_address0 = grp_runge_kutta_45_Pipeline_update_fu_1042_c_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state30))) begin
        c_V_address0 = grp_ode_fpga_fu_868_c_address0;
    end else begin
        c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        c_V_address1 = zext_ln219_reg_3052;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        c_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        c_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        c_V_address1 = 64'd0;
    end else begin
        c_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920))) & (1'b1 == ap_CS_fsm_state19)))) begin
        c_V_ce0 = 1'b1;
    end else if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        c_V_ce0 = grp_runge_kutta_45_Pipeline_update_fu_1042_c_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state30))) begin
        c_V_ce0 = grp_ode_fpga_fu_868_c_ce0;
    end else begin
        c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state34) | (~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920))) & (1'b1 == ap_CS_fsm_state19)))) begin
        c_V_ce1 = 1'b1;
    end else begin
        c_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        c_V_d0 = {{grp_multiply_fu_962_ap_return[139:60]}};
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state21))) begin
        c_V_d0 = 80'd0;
    end else begin
        c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        c_V_d1 = {{grp_multiply_fu_962_ap_return[139:60]}};
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state21))) begin
        c_V_d1 = 80'd0;
    end else begin
        c_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920))) & (1'b1 == ap_CS_fsm_state19)))) begin
        c_V_we0 = 1'b1;
    end else begin
        c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state34) | (~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920))) & (1'b1 == ap_CS_fsm_state19)))) begin
        c_V_we1 = 1'b1;
    end else begin
        c_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        e_V_address0 = e_V_addr_reg_3071;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        e_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        e_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        e_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        e_V_address0 = grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_e_V_address0;
    end else begin
        e_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        e_V_address1 = e_V_addr_reg_3071;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        e_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        e_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        e_V_address1 = 64'd0;
    end else begin
        e_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state34) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((grp_ode_fpga_fu_868_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36)))) begin
        e_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        e_V_ce0 = grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_e_V_ce0;
    end else begin
        e_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((grp_ode_fpga_fu_868_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36)))) begin
        e_V_ce1 = 1'b1;
    end else begin
        e_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        e_V_d0 = {{grp_multiply_fu_962_ap_return[139:60]}};
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        e_V_d0 = grp_macply_fu_900_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34))) begin
        e_V_d0 = 80'd0;
    end else begin
        e_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state40) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_state34) & (icmp_ln219_fu_2356_p2 == 1'd1)) | ((grp_ode_fpga_fu_868_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36)))) begin
        e_V_we0 = 1'b1;
    end else begin
        e_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_state34) & (icmp_ln219_fu_2356_p2 == 1'd1)) | ((grp_ode_fpga_fu_868_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36)))) begin
        e_V_we1 = 1'b1;
    end else begin
        e_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_ap_fixed_base_fu_989_d = bitcast_ln163_fu_1951_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_ap_fixed_base_fu_989_d = mu_read_reg_2723;
    end else begin
        grp_ap_fixed_base_fu_989_d = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_macply_fu_900_result_V_read = reuse_select_fu_2460_p3;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_macply_fu_900_result_V_read = sum_V_017_reg_785;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_macply_fu_900_result_V_read = sum_V_1_022_reg_740;
    end else begin
        grp_macply_fu_900_result_V_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_macply_fu_900_x = sext_ln237_fu_2452_p1;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_macply_fu_900_x = sext_ln225_fu_2351_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_macply_fu_900_x = sext_ln209_fu_2255_p1;
    end else begin
        grp_macply_fu_900_x = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_multiply_fu_962_y = macply_ret_reg_889;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_multiply_fu_962_y = sum_V_reg_897;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_multiply_fu_962_y = ap_phi_mux_sum_V_1_021_phi_fu_755_p4;
    end else begin
        grp_multiply_fu_962_y = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_ode_fpga_fu_868_out_offset = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_ode_fpga_fu_868_out_offset = zext_ln200_reg_2978;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_ode_fpga_fu_868_out_offset = 64'd0;
    end else begin
        grp_ode_fpga_fu_868_out_offset = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        k_V_address0 = zext_ln237_1_fu_2423_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        k_V_address0 = zext_ln225_2_fu_2330_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_V_address0 = zext_ln209_5_fu_2238_p1;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state30))) begin
        k_V_address0 = grp_ode_fpga_fu_868_out_r_address0;
    end else begin
        k_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        k_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state30))) begin
        k_V_ce0 = grp_ode_fpga_fu_868_out_r_ce0;
    end else begin
        k_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state30))) begin
        k_V_we0 = grp_ode_fpga_fu_868_out_r_we0;
    end else begin
        k_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        size_ap_vld = 1'b1;
    end else begin
        size_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        tt_loc_V_address0 = zext_ln169_fu_2531_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        tt_loc_V_address0 = idxprom329_fu_2491_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        tt_loc_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        tt_loc_V_address0 = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_tt_loc_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        tt_loc_V_address0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_tt_loc_V_address0;
    end else begin
        tt_loc_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state10) | ((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46)))) begin
        tt_loc_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        tt_loc_V_ce0 = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_tt_loc_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        tt_loc_V_ce0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_tt_loc_V_ce0;
    end else begin
        tt_loc_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        tt_loc_V_d0 = add_ln859_fu_2517_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        tt_loc_V_d0 = grp_ap_fixed_base_fu_989_ap_return;
    end else begin
        tt_loc_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((icmp_ln1698_fu_2486_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45)))) begin
        tt_loc_V_we0 = 1'b1;
    end else begin
        tt_loc_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        yy_loc_V_address0 = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_yy_loc_V_address0;
    end else if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        yy_loc_V_address0 = grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        yy_loc_V_address0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_yy_loc_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        yy_loc_V_address0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state30))) begin
        yy_loc_V_address0 = grp_ode_fpga_fu_868_in_r_address0;
    end else begin
        yy_loc_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        yy_loc_V_ce0 = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_yy_loc_V_ce0;
    end else if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        yy_loc_V_ce0 = grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        yy_loc_V_ce0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_yy_loc_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        yy_loc_V_ce0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state30))) begin
        yy_loc_V_ce0 = grp_ode_fpga_fu_868_in_r_ce0;
    end else begin
        yy_loc_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        yy_loc_V_ce1 = grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_ce1;
    end else begin
        yy_loc_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        yy_loc_V_d0 = grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        yy_loc_V_d0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_d0;
    end else begin
        yy_loc_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1698_reg_3112 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        yy_loc_V_we0 = grp_runge_kutta_45_Pipeline_update_fu_1042_yy_loc_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        yy_loc_V_we0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_yy_loc_V_we0;
    end else begin
        yy_loc_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == T_BUS_ARREADY))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if ((~((grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_done == 1'b0) | (1'b0 == T_BUS_RVALID)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln1696_2_fu_1961_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'd0 == and_ln172_fu_1982_p2) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b0 == ap_block_state12_io) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if ((~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920))) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_ode_fpga_fu_868_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln205_1_fu_2176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln202_fu_2265_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_ode_fpga_fu_868_ap_done == 1'b1) & (icmp_ln200_reg_3024 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else if (((grp_ode_fpga_fu_868_ap_done == 1'b1) & (icmp_ln200_reg_3024 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((1'b1 == ap_CS_fsm_state34) & (icmp_ln219_fu_2356_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_ode_fpga_fu_868_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln233_fu_2473_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b0 == ap_block_state46_on_subcall_done) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & ((icmp_ln1696_2_reg_2911 == 1'd0) | (icmp_ln1696_fu_2605_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b0 == ap_block_state49_on_subcall_done) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = zext_ln209_2_fu_2197_p1;

assign B_address0 = zext_ln222_fu_2289_p1;

assign E1_address0 = zext_ln234_fu_2387_p1;

assign F2_1_fu_1452_p2 = (12'd1075 - zext_ln501_1_fu_1412_p1);

assign F2_2_fu_1725_p2 = (12'd1075 - zext_ln501_2_fu_1685_p1);

assign F2_fu_1179_p2 = (12'd1075 - zext_ln501_fu_1139_p1);

assign add382_fu_2682_p2 = (tk_next37_reg_845 + 32'd1);

assign add_ln177_fu_2042_p2 = (zext_ln177_fu_2038_p1 + yy_read_reg_2760);

assign add_ln180_fu_2069_p2 = (zext_ln180_fu_2065_p1 + tt_read_reg_2753);

assign add_ln189_fu_1994_p2 = (zext_ln16940_reg_635 + 32'd1);

assign add_ln209_1_fu_2192_p2 = (add_ln209_reg_2983 + zext_ln209_1_fu_2188_p1);

assign add_ln209_2_fu_2232_p2 = (sub_ln209_fu_2222_p2 + zext_ln209_4_fu_2228_p1);

assign add_ln209_fu_2170_p2 = (tmp_s_fu_2162_p3 + zext_ln209_fu_2158_p1);

assign add_ln225_fu_2324_p2 = (sub_ln225_fu_2314_p2 + zext_ln225_1_fu_2320_p1);

assign add_ln237_fu_2418_p2 = (sub_ln237_fu_2412_p2 + zext_ln233_1_reg_3066);

assign add_ln616_1_fu_1464_p2 = ($signed(F2_1_fu_1452_p2) + $signed(12'd4036));

assign add_ln616_2_fu_1737_p2 = ($signed(F2_2_fu_1725_p2) + $signed(12'd4036));

assign add_ln616_fu_1191_p2 = ($signed(F2_fu_1179_p2) + $signed(12'd4036));

assign add_ln859_fu_2517_p2 = ($signed(lhs_V42_reg_613) + $signed(h_loc_9_reg_2956));

assign addr_cmp_fu_2431_p2 = ((reuse_addr_reg_fu_276 == zext_ln233_reg_3060) ? 1'b1 : 1'b0);

assign and_ln172_fu_1982_p2 = (icmp_ln172_fu_1970_p2 & icmp_ln172_1_fu_1976_p2);

assign and_ln617_1_fu_1552_p2 = (xor_ln606_1_fu_1546_p2 & icmp_ln617_1_fu_1484_p2);

assign and_ln617_2_fu_1825_p2 = (xor_ln606_2_fu_1819_p2 & icmp_ln617_2_fu_1757_p2);

assign and_ln617_fu_1279_p2 = (xor_ln606_fu_1273_p2 & icmp_ln617_fu_1211_p2);

assign and_ln620_1_fu_1311_p2 = (icmp_ln616_fu_1185_p2 & and_ln620_fu_1305_p2);

assign and_ln620_2_fu_1578_p2 = (xor_ln617_1_fu_1572_p2 & icmp_ln620_1_fu_1494_p2);

assign and_ln620_3_fu_1584_p2 = (icmp_ln616_1_fu_1458_p2 & and_ln620_2_fu_1578_p2);

assign and_ln620_4_fu_1843_p2 = (xor_ln617_2_fu_1837_p2 & icmp_ln620_2_fu_1767_p2);

assign and_ln620_5_fu_1849_p2 = (icmp_ln616_2_fu_1731_p2 & and_ln620_4_fu_1843_p2);

assign and_ln620_fu_1305_p2 = (xor_ln617_fu_1299_p2 & icmp_ln620_fu_1221_p2);

assign and_ln638_1_fu_1367_p2 = (xor_ln638_fu_1361_p2 & icmp_ln616_3_fu_1355_p2);

assign and_ln638_2_fu_1614_p2 = (xor_ln616_1_fu_1608_p2 & icmp_ln638_1_fu_1500_p2);

assign and_ln638_3_fu_1640_p2 = (xor_ln638_1_fu_1634_p2 & icmp_ln616_4_fu_1628_p2);

assign and_ln638_4_fu_1867_p2 = (xor_ln616_2_fu_1861_p2 & icmp_ln638_2_fu_1773_p2);

assign and_ln638_5_fu_1885_p2 = (xor_ln638_2_fu_1879_p2 & icmp_ln616_5_fu_1873_p2);

assign and_ln638_fu_1341_p2 = (xor_ln616_fu_1335_p2 & icmp_ln638_fu_1227_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((1'b0 == X_BUS_AWREADY) | (1'b0 == T_BUS_AWREADY));
end

always @ (*) begin
    ap_block_state14_on_subcall_done = ((grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_done == 1'b0) | (grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state19 = (((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln172_reg_2920)));
end

assign ap_block_state26_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state46_on_subcall_done = ((grp_runge_kutta_45_Pipeline_update_fu_1042_ap_done == 1'b0) & (icmp_ln1698_reg_3112 == 1'd0));
end

always @ (*) begin
    ap_block_state49_on_subcall_done = ((grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_done == 1'b0) | (grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_done == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln163_fu_1951_p1 = trunc_ln163_reg_2814;

assign conv_i_fu_1958_p1 = $signed(atol_loc_V_reg_2801);

assign cycles_1_fu_2104_p2 = (cycles36_reg_658 + 32'd1);

assign empty_68_fu_2648_p2 = tk_next37_reg_845 << 32'd3;

assign empty_69_fu_2654_p2 = tk_next37_reg_845 << 32'd1;

assign empty_70_fu_2660_p2 = (empty_68_fu_2648_p2 - empty_69_fu_2654_p2);

assign exp_tmp_1_fu_1402_p4 = {{ireg_1_fu_1387_p1[62:52]}};

assign exp_tmp_2_fu_1675_p4 = {{ireg_2_fu_1660_p1[62:52]}};

assign exp_tmp_fu_1129_p4 = {{ireg_fu_1114_p1[62:52]}};

assign grp_ode_fpga_fu_868_ap_start = grp_ode_fpga_fu_868_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start = grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start = grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start = grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start = grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start = grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start = grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start = grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start = grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start_reg;

assign h_loc_2_fu_1787_p2 = $signed(man_V_fu_1711_p3) >>> zext_ln621_2_fu_1783_p1;

assign h_loc_3_fu_1793_p3 = ireg_2_fu_1660_p1[32'd63];

assign h_loc_4_fu_1813_p2 = sext_ln618_2_fu_1763_p1 << zext_ln639_2_fu_1809_p1;

assign h_loc_5_fu_1943_p3 = ((or_ln638_5_fu_1937_p2[0:0] == 1'b1) ? select_ln638_2_fu_1929_p3 : select_ln623_fu_1801_p3);

assign h_loc_8_fu_2598_p3 = ((icmp_ln1695_1_fu_2593_p2[0:0] == 1'b1) ? select_ln269_fu_2586_p3 : h_min_loc_7_reg_2825);

assign h_loc_9_fu_2134_p3 = ((icmp_ln1695_fu_2124_p2[0:0] == 1'b1) ? h_loc_fu_2129_p2 : h_loc_1434_reg_670);

assign h_loc_fu_2129_p2 = ($signed(tf_loc_V_reg_2806) - $signed(lhs_V42_reg_613));

assign h_max_loc_1_fu_1241_p2 = $signed(man_V_9_fu_1165_p3) >>> zext_ln621_fu_1237_p1;

assign h_max_loc_2_fu_1247_p3 = ireg_fu_1114_p1[32'd63];

assign h_max_loc_3_fu_1267_p2 = sext_ln618_fu_1217_p1 << zext_ln639_fu_1263_p1;

assign h_max_loc_4_fu_1285_p3 = ((and_ln617_fu_1279_p2[0:0] == 1'b1) ? man_V_9_fu_1165_p3 : select_ln155_fu_1255_p3);

assign h_max_loc_5_fu_1317_p3 = ((and_ln620_1_fu_1311_p2[0:0] == 1'b1) ? h_max_loc_1_fu_1241_p2 : h_max_loc_4_fu_1285_p3);

assign h_max_loc_6_fu_1347_p3 = ((and_ln638_fu_1341_p2[0:0] == 1'b1) ? h_max_loc_3_fu_1267_p2 : sext_ln155_fu_1325_p1);

assign h_max_loc_7_fu_1379_p3 = ((or_ln638_fu_1373_p2[0:0] == 1'b1) ? 80'd0 : h_max_loc_6_fu_1347_p3);

assign h_min_loc_1_fu_1514_p2 = $signed(man_V_10_fu_1438_p3) >>> zext_ln621_1_fu_1510_p1;

assign h_min_loc_2_fu_1520_p3 = ireg_1_fu_1387_p1[32'd63];

assign h_min_loc_3_fu_1540_p2 = sext_ln618_1_fu_1490_p1 << zext_ln639_1_fu_1536_p1;

assign h_min_loc_4_fu_1558_p3 = ((and_ln617_1_fu_1552_p2[0:0] == 1'b1) ? man_V_10_fu_1438_p3 : select_ln155_1_fu_1528_p3);

assign h_min_loc_5_fu_1590_p3 = ((and_ln620_3_fu_1584_p2[0:0] == 1'b1) ? h_min_loc_1_fu_1514_p2 : h_min_loc_4_fu_1558_p3);

assign h_min_loc_6_fu_1620_p3 = ((and_ln638_2_fu_1614_p2[0:0] == 1'b1) ? h_min_loc_3_fu_1540_p2 : sext_ln155_1_fu_1598_p1);

assign h_min_loc_7_fu_1652_p3 = ((or_ln638_1_fu_1646_p2[0:0] == 1'b1) ? 80'd0 : h_min_loc_6_fu_1620_p3);

assign i_fu_2271_p2 = (i_925_reg_705 + 3'd1);

assign icmp_ln1695_1_fu_2593_p2 = (($signed(select_ln269_fu_2586_p3) > $signed(h_min_loc_7_reg_2825)) ? 1'b1 : 1'b0);

assign icmp_ln1695_fu_2124_p2 = (($signed(ret_V_fu_2118_p2) > $signed(lhs_V_1_reg_2841)) ? 1'b1 : 1'b0);

assign icmp_ln1696_1_fu_2581_p2 = (($signed(trunc_ln864_3_fu_2571_p4) < $signed(h_max_loc_7_reg_2819)) ? 1'b1 : 1'b0);

assign icmp_ln1696_2_fu_1961_p2 = (($signed(grp_ap_fixed_base_fu_989_ap_return) < $signed(tf_loc_V_reg_2806)) ? 1'b1 : 1'b0);

assign icmp_ln1696_fu_2605_p2 = (($signed(tt_loc_V_q0) < $signed(tf_loc_V_reg_2806)) ? 1'b1 : 1'b0);

assign icmp_ln1698_fu_2486_p2 = ((grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_Q_V_5_out > conv_i_reg_2906) ? 1'b1 : 1'b0);

assign icmp_ln172_1_fu_1976_p2 = ((tk_next38_reg_647 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_1970_p2 = ((zext_ln16940_reg_635 == 32'd2047) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_1988_p2 = ((zext_ln16940_reg_635 < 32'd2047) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_2277_p2 = ((i_fu_2271_p2 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln202_fu_2265_p2 = ((n_124_reg_717 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln205_1_fu_2176_p2 = ((i_925_reg_705 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln205_fu_2249_p2 = ((j_fu_2243_p2 == i_925_reg_705) ? 1'b1 : 1'b0);

assign icmp_ln219_fu_2356_p2 = ((n19_reg_762 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_2341_p2 = ((ap_phi_mux_j_118_phi_fu_778_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_2473_p2 = ((n_215_reg_796 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln234_fu_2446_p2 = ((ap_phi_mux_j_214_phi_fu_812_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln606_1_fu_1446_p2 = ((trunc_ln590_1_fu_1390_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_2_fu_1719_p2 = ((trunc_ln590_2_fu_1663_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_fu_1173_p2 = ((trunc_ln590_fu_1117_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln616_1_fu_1458_p2 = (($signed(F2_1_fu_1452_p2) > $signed(12'd60)) ? 1'b1 : 1'b0);

assign icmp_ln616_2_fu_1731_p2 = (($signed(F2_2_fu_1725_p2) > $signed(12'd60)) ? 1'b1 : 1'b0);

assign icmp_ln616_3_fu_1355_p2 = (($signed(F2_fu_1179_p2) < $signed(12'd60)) ? 1'b1 : 1'b0);

assign icmp_ln616_4_fu_1628_p2 = (($signed(F2_1_fu_1452_p2) < $signed(12'd60)) ? 1'b1 : 1'b0);

assign icmp_ln616_5_fu_1873_p2 = (($signed(F2_2_fu_1725_p2) < $signed(12'd60)) ? 1'b1 : 1'b0);

assign icmp_ln616_fu_1185_p2 = (($signed(F2_fu_1179_p2) > $signed(12'd60)) ? 1'b1 : 1'b0);

assign icmp_ln617_1_fu_1484_p2 = ((F2_1_fu_1452_p2 == 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln617_2_fu_1757_p2 = ((F2_2_fu_1725_p2 == 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln617_fu_1211_p2 = ((F2_fu_1179_p2 == 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln620_1_fu_1494_p2 = ((sh_amt_1_fu_1476_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_2_fu_1767_p2 = ((sh_amt_2_fu_1749_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_fu_1221_p2 = ((sh_amt_fu_1203_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln638_1_fu_1500_p2 = ((sh_amt_1_fu_1476_p3 < 12'd80) ? 1'b1 : 1'b0);

assign icmp_ln638_2_fu_1773_p2 = ((sh_amt_2_fu_1749_p3 < 12'd80) ? 1'b1 : 1'b0);

assign icmp_ln638_fu_1227_p2 = ((sh_amt_fu_1203_p3 < 12'd80) ? 1'b1 : 1'b0);

assign idxprom329_fu_2491_p1 = tk_next_reg_692;

assign ireg_1_fu_1387_p1 = h_min_read_reg_2728;

assign ireg_2_fu_1660_p1 = h0_read_reg_2743;

assign ireg_fu_1114_p1 = h_max_read_reg_2733;

assign j_1_fu_2335_p2 = (ap_phi_mux_j_118_phi_fu_778_p4 + 3'd1);

assign j_2_fu_2440_p2 = (ap_phi_mux_j_214_phi_fu_812_p4 + 3'd1);

assign j_fu_2243_p2 = (ap_phi_mux_j23_phi_fu_733_p4 + 3'd1);

assign lhs_V_1_fu_1955_p1 = tf_loc_V_reg_2806;

assign man_V_10_fu_1438_p3 = ((p_Result_32_fu_1394_p3[0:0] == 1'b1) ? man_V_6_fu_1432_p2 : zext_ln604_1_fu_1428_p1);

assign man_V_2_fu_1159_p2 = (54'd0 - zext_ln604_fu_1155_p1);

assign man_V_6_fu_1432_p2 = (54'd0 - zext_ln604_1_fu_1428_p1);

assign man_V_7_fu_1705_p2 = (54'd0 - zext_ln604_2_fu_1701_p1);

assign man_V_9_fu_1165_p3 = ((p_Result_s_fu_1121_p3[0:0] == 1'b1) ? man_V_2_fu_1159_p2 : zext_ln604_fu_1155_p1);

assign man_V_fu_1711_p3 = ((p_Result_34_fu_1667_p3[0:0] == 1'b1) ? man_V_7_fu_1705_p2 : zext_ln604_2_fu_1701_p1);

assign mul366_fu_2666_p2 = (empty_70_fu_2660_p2 + 32'd6);

assign n_2_fu_2283_p2 = (n19_reg_762 + 3'd1);

assign n_3_fu_2371_p2 = (n_215_reg_796 + 3'd1);

assign n_fu_2182_p2 = (n_124_reg_717 + 3'd1);

assign or_ln616_1_fu_1602_p2 = (or_ln617_1_fu_1566_p2 | icmp_ln616_1_fu_1458_p2);

assign or_ln616_2_fu_1855_p2 = (or_ln617_2_fu_1831_p2 | icmp_ln616_2_fu_1731_p2);

assign or_ln616_fu_1329_p2 = (or_ln617_fu_1293_p2 | icmp_ln616_fu_1185_p2);

assign or_ln617_1_fu_1566_p2 = (icmp_ln617_1_fu_1484_p2 | icmp_ln606_1_fu_1446_p2);

assign or_ln617_2_fu_1831_p2 = (icmp_ln617_2_fu_1757_p2 | icmp_ln606_2_fu_1719_p2);

assign or_ln617_fu_1293_p2 = (icmp_ln617_fu_1211_p2 | icmp_ln606_fu_1173_p2);

assign or_ln638_1_fu_1646_p2 = (icmp_ln606_1_fu_1446_p2 | and_ln638_3_fu_1640_p2);

assign or_ln638_2_fu_1891_p2 = (icmp_ln606_2_fu_1719_p2 | and_ln638_5_fu_1885_p2);

assign or_ln638_3_fu_1905_p2 = (or_ln638_2_fu_1891_p2 | and_ln638_4_fu_1867_p2);

assign or_ln638_4_fu_1923_p2 = (and_ln620_5_fu_1849_p2 | and_ln617_2_fu_1825_p2);

assign or_ln638_5_fu_1937_p2 = (or_ln638_4_fu_1923_p2 | or_ln638_3_fu_1905_p2);

assign or_ln638_fu_1373_p2 = (icmp_ln606_fu_1173_p2 | and_ln638_1_fu_1367_p2);

assign p_Result_31_fu_1147_p3 = {{1'd1}, {trunc_ln600_fu_1143_p1}};

assign p_Result_32_fu_1394_p3 = ireg_1_fu_1387_p1[32'd63];

assign p_Result_33_fu_1420_p3 = {{1'd1}, {trunc_ln600_1_fu_1416_p1}};

assign p_Result_34_fu_1667_p3 = ireg_2_fu_1660_p1[32'd63];

assign p_Result_35_fu_1693_p3 = {{1'd1}, {trunc_ln600_2_fu_1689_p1}};

assign p_Result_s_fu_1121_p3 = ireg_fu_1114_p1[32'd63];

assign r_V_5_fu_2565_p0 = r_V_5_fu_2565_p00;

assign r_V_5_fu_2565_p00 = scale_V_reg_832;

assign ret_V_fu_2118_p2 = ($signed(sext_ln859_fu_2110_p1) + $signed(sext_ln859_1_fu_2114_p1));

assign reuse_select_fu_2460_p3 = ((addr_cmp_reg_3092[0:0] == 1'b1) ? reuse_reg_fu_280 : e_V_q1);

assign select_ln155_1_fu_1528_p3 = ((h_min_loc_2_fu_1520_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign select_ln155_fu_1255_p3 = ((h_max_loc_2_fu_1247_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign select_ln269_fu_2586_p3 = ((icmp_ln1696_1_fu_2581_p2[0:0] == 1'b1) ? trunc_ln864_3_fu_2571_p4 : h_max_loc_7_reg_2819);

assign select_ln623_fu_1801_p3 = ((h_loc_3_fu_1793_p3[0:0] == 1'b1) ? 80'd1208925819614629174706175 : 80'd0);

assign select_ln638_1_fu_1911_p3 = ((and_ln620_5_fu_1849_p2[0:0] == 1'b1) ? h_loc_2_fu_1787_p2 : man_V_fu_1711_p3);

assign select_ln638_2_fu_1929_p3 = ((or_ln638_3_fu_1905_p2[0:0] == 1'b1) ? select_ln638_fu_1897_p3 : sext_ln638_fu_1919_p1);

assign select_ln638_fu_1897_p3 = ((or_ln638_2_fu_1891_p2[0:0] == 1'b1) ? 80'd0 : h_loc_4_fu_1813_p2);

assign sext_ln155_1_fu_1598_p1 = $signed(h_min_loc_5_fu_1590_p3);

assign sext_ln155_fu_1325_p1 = $signed(h_max_loc_5_fu_1317_p3);

assign sext_ln163_fu_1100_p1 = $signed(trunc_ln163_1_reg_2785);

assign sext_ln177_fu_2084_p1 = $signed(trunc_ln4_reg_2929);

assign sext_ln180_fu_2094_p1 = $signed(trunc_ln9_reg_2935);

assign sext_ln209_fu_2255_p1 = $signed(A_q0);

assign sext_ln225_fu_2351_p1 = $signed(B_q0);

assign sext_ln237_fu_2452_p1 = $signed(E1_q0);

assign sext_ln618_1_fu_1490_p1 = man_V_10_fu_1438_p3;

assign sext_ln618_2_fu_1763_p1 = man_V_fu_1711_p3;

assign sext_ln618_fu_1217_p1 = man_V_9_fu_1165_p3;

assign sext_ln621_1_fu_1506_p1 = sh_amt_1_fu_1476_p3;

assign sext_ln621_2_fu_1779_p1 = sh_amt_2_fu_1749_p3;

assign sext_ln621_fu_1233_p1 = sh_amt_fu_1203_p3;

assign sext_ln638_fu_1919_p1 = $signed(select_ln638_1_fu_1911_p3);

assign sext_ln859_1_fu_2114_p1 = h_loc_1434_reg_670;

assign sext_ln859_fu_2110_p1 = lhs_V42_reg_613;

assign sh_amt_1_fu_1476_p3 = ((icmp_ln616_1_fu_1458_p2[0:0] == 1'b1) ? add_ln616_1_fu_1464_p2 : sub_ln616_1_fu_1470_p2);

assign sh_amt_2_fu_1749_p3 = ((icmp_ln616_2_fu_1731_p2[0:0] == 1'b1) ? add_ln616_2_fu_1737_p2 : sub_ln616_2_fu_1743_p2);

assign sh_amt_fu_1203_p3 = ((icmp_ln616_fu_1185_p2[0:0] == 1'b1) ? add_ln616_fu_1191_p2 : sub_ln616_fu_1197_p2);

assign shl_ln175_1_fu_2018_p2 = cycles36_reg_658 << 32'd12;

assign shl_ln175_fu_2012_p2 = cycles36_reg_658 << 32'd14;

assign shl_ln1_fu_2673_p3 = {{y_gap_fu_2642_p2}, {3'd0}};

assign shl_ln274_1_fu_2634_p3 = {{trunc_ln274_1_fu_2630_p1}, {12'd0}};

assign shl_ln3_fu_2030_p3 = {{y_gap_1_fu_2024_p2}, {3'd0}};

assign shl_ln4_fu_2689_p3 = {{cycles35_reg_857}, {14'd0}};

assign shl_ln5_fu_2057_p3 = {{trunc_ln174_fu_2008_p1}, {14'd0}};

assign shl_ln_fu_2622_p3 = {{trunc_ln274_fu_2618_p1}, {14'd0}};

assign size = (t_gap_fu_2610_p3 + add382_fu_2682_p2);

assign sub_ln209_fu_2222_p2 = (tmp_13_fu_2202_p3 - zext_ln209_3_fu_2218_p1);

assign sub_ln225_fu_2314_p2 = (tmp_15_fu_2294_p3 - zext_ln225_fu_2310_p1);

assign sub_ln237_fu_2412_p2 = (tmp_17_fu_2392_p3 - zext_ln237_fu_2408_p1);

assign sub_ln254_fu_2510_p2 = (tmp_21_fu_2496_p3 - tmp_22_fu_2503_p3);

assign sub_ln616_1_fu_1470_p2 = (12'd60 - F2_1_fu_1452_p2);

assign sub_ln616_2_fu_1743_p2 = (12'd60 - F2_2_fu_1725_p2);

assign sub_ln616_fu_1197_p2 = (12'd60 - F2_fu_1179_p2);

assign sub_ln859_fu_2552_p2 = (tmp_19_fu_2536_p3 - tmp_20_fu_2544_p3);

assign t_gap_fu_2610_p3 = {{cycles35_reg_857}, {11'd0}};

assign tk_next_1_fu_2000_p3 = ((icmp_ln188_fu_1988_p2[0:0] == 1'b1) ? add_ln189_fu_1994_p2 : tk_next38_reg_647);

assign tmp_13_fu_2202_p3 = {{ap_phi_mux_j23_phi_fu_733_p4}, {3'd0}};

assign tmp_14_fu_2210_p3 = {{ap_phi_mux_j23_phi_fu_733_p4}, {1'd0}};

assign tmp_15_fu_2294_p3 = {{ap_phi_mux_j_118_phi_fu_778_p4}, {3'd0}};

assign tmp_16_fu_2302_p3 = {{ap_phi_mux_j_118_phi_fu_778_p4}, {1'd0}};

assign tmp_17_fu_2392_p3 = {{ap_phi_mux_j_214_phi_fu_812_p4}, {3'd0}};

assign tmp_18_fu_2400_p3 = {{ap_phi_mux_j_214_phi_fu_812_p4}, {1'd0}};

assign tmp_19_fu_2536_p3 = {{trunc_ln260_1_fu_2527_p1}, {3'd0}};

assign tmp_20_fu_2544_p3 = {{trunc_ln260_fu_2523_p1}, {1'd0}};

assign tmp_21_fu_2496_p3 = {{trunc_ln166_2_reg_2973}, {3'd0}};

assign tmp_22_fu_2503_p3 = {{trunc_ln166_1_reg_2968}, {1'd0}};

assign tmp_s_fu_2162_p3 = {{i_925_reg_705}, {2'd0}};

assign trunc_ln161_fu_1086_p1 = yy[5:0];

assign trunc_ln163_fu_1110_p1 = T_BUS_RDATA[63:0];

assign trunc_ln166_1_fu_2146_p1 = tk_next_reg_692[12:0];

assign trunc_ln166_2_fu_2150_p1 = tk_next_reg_692[10:0];

assign trunc_ln166_fu_2142_p1 = cycles_reg_680[20:0];

assign trunc_ln174_fu_2008_p1 = cycles36_reg_658[20:0];

assign trunc_ln260_1_fu_2527_p1 = ap_phi_mux_tk_prev_phi_fu_823_p4[10:0];

assign trunc_ln260_fu_2523_p1 = ap_phi_mux_tk_prev_phi_fu_823_p4[12:0];

assign trunc_ln274_1_fu_2630_p1 = cycles35_reg_857[19:0];

assign trunc_ln274_fu_2618_p1 = cycles35_reg_857[17:0];

assign trunc_ln279_fu_2698_p1 = tt_read_reg_2753[5:0];

assign trunc_ln590_1_fu_1390_p1 = ireg_1_fu_1387_p1[62:0];

assign trunc_ln590_2_fu_1663_p1 = ireg_2_fu_1660_p1[62:0];

assign trunc_ln590_fu_1117_p1 = ireg_fu_1114_p1[62:0];

assign trunc_ln600_1_fu_1416_p1 = ireg_1_fu_1387_p1[51:0];

assign trunc_ln600_2_fu_1689_p1 = ireg_2_fu_1660_p1[51:0];

assign trunc_ln600_fu_1143_p1 = ireg_fu_1114_p1[51:0];

assign trunc_ln864_3_fu_2571_p4 = {{r_V_5_fu_2565_p2[139:60]}};

assign xor_ln606_1_fu_1546_p2 = (icmp_ln606_1_fu_1446_p2 ^ 1'd1);

assign xor_ln606_2_fu_1819_p2 = (icmp_ln606_2_fu_1719_p2 ^ 1'd1);

assign xor_ln606_fu_1273_p2 = (icmp_ln606_fu_1173_p2 ^ 1'd1);

assign xor_ln616_1_fu_1608_p2 = (or_ln616_1_fu_1602_p2 ^ 1'd1);

assign xor_ln616_2_fu_1861_p2 = (or_ln616_2_fu_1855_p2 ^ 1'd1);

assign xor_ln616_fu_1335_p2 = (or_ln616_fu_1329_p2 ^ 1'd1);

assign xor_ln617_1_fu_1572_p2 = (or_ln617_1_fu_1566_p2 ^ 1'd1);

assign xor_ln617_2_fu_1837_p2 = (or_ln617_2_fu_1831_p2 ^ 1'd1);

assign xor_ln617_fu_1299_p2 = (or_ln617_fu_1293_p2 ^ 1'd1);

assign xor_ln638_1_fu_1634_p2 = (icmp_ln638_1_fu_1500_p2 ^ 1'd1);

assign xor_ln638_2_fu_1879_p2 = (icmp_ln638_2_fu_1773_p2 ^ 1'd1);

assign xor_ln638_fu_1361_p2 = (icmp_ln638_fu_1227_p2 ^ 1'd1);

assign y_gap_1_fu_2024_p2 = (shl_ln175_fu_2012_p2 - shl_ln175_1_fu_2018_p2);

assign y_gap_fu_2642_p2 = (shl_ln_fu_2622_p3 - shl_ln274_1_fu_2634_p3);

assign zext_ln157_fu_1966_p1 = zext_ln16940_reg_635;

assign zext_ln169_fu_2531_p1 = ap_phi_mux_tk_prev_phi_fu_823_p4;

assign zext_ln177_fu_2038_p1 = shl_ln3_fu_2030_p3;

assign zext_ln180_fu_2065_p1 = shl_ln5_fu_2057_p3;

assign zext_ln200_fu_2154_p1 = i_925_reg_705;

assign zext_ln202_fu_2260_p1 = n_124_reg_717;

assign zext_ln209_1_fu_2188_p1 = ap_phi_mux_j23_phi_fu_733_p4;

assign zext_ln209_2_fu_2197_p1 = add_ln209_1_fu_2192_p2;

assign zext_ln209_3_fu_2218_p1 = tmp_14_fu_2210_p3;

assign zext_ln209_4_fu_2228_p1 = n_124_reg_717;

assign zext_ln209_5_fu_2238_p1 = add_ln209_2_fu_2232_p2;

assign zext_ln209_fu_2158_p1 = i_925_reg_705;

assign zext_ln219_fu_2347_p1 = n19_reg_762;

assign zext_ln222_fu_2289_p1 = ap_phi_mux_j_118_phi_fu_778_p4;

assign zext_ln225_1_fu_2320_p1 = n19_reg_762;

assign zext_ln225_2_fu_2330_p1 = add_ln225_fu_2324_p2;

assign zext_ln225_fu_2310_p1 = tmp_16_fu_2302_p3;

assign zext_ln233_1_fu_2367_p1 = n_215_reg_796;

assign zext_ln233_fu_2362_p1 = n_215_reg_796;

assign zext_ln234_fu_2387_p1 = ap_phi_mux_j_214_phi_fu_812_p4;

assign zext_ln237_1_fu_2423_p1 = add_ln237_fu_2418_p2;

assign zext_ln237_fu_2408_p1 = tmp_18_fu_2400_p3;

assign zext_ln501_1_fu_1412_p1 = exp_tmp_1_fu_1402_p4;

assign zext_ln501_2_fu_1685_p1 = exp_tmp_2_fu_1675_p4;

assign zext_ln501_fu_1139_p1 = exp_tmp_fu_1129_p4;

assign zext_ln604_1_fu_1428_p1 = p_Result_33_fu_1420_p3;

assign zext_ln604_2_fu_1701_p1 = p_Result_35_fu_1693_p3;

assign zext_ln604_fu_1155_p1 = p_Result_31_fu_1147_p3;

assign zext_ln621_1_fu_1510_p1 = $unsigned(sext_ln621_1_fu_1506_p1);

assign zext_ln621_2_fu_1783_p1 = $unsigned(sext_ln621_2_fu_1779_p1);

assign zext_ln621_fu_1237_p1 = $unsigned(sext_ln621_fu_1233_p1);

assign zext_ln639_1_fu_1536_p1 = $unsigned(sext_ln621_1_fu_1506_p1);

assign zext_ln639_2_fu_1809_p1 = $unsigned(sext_ln621_2_fu_1779_p1);

assign zext_ln639_fu_1263_p1 = $unsigned(sext_ln621_fu_1233_p1);

always @ (posedge ap_clk) begin
    zext_ln157_reg_2915[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln200_reg_2978[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln219_reg_3052[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln233_reg_3060[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln233_1_reg_3066[5:3] <= 3'b000;
    sub_ln254_reg_3116[0] <= 1'b0;
    sub_ln859_reg_3121[0] <= 1'b0;
    mul366_reg_3144[0] <= 1'b0;
    shl_ln1_reg_3149[14:0] <= 15'b000000000000000;
    shl_ln4_reg_3159[13:0] <= 14'b00000000000000;
    sub_ln85941_reg_623[0] <= 1'b0;
    scale_V_reg_832[9:0] <= 10'b1100000000;
    scale_V_reg_832[11:11] <= 1'b0;
    scale_V_reg_832[16:13] <= 4'b1110;
    scale_V_reg_832[19:19] <= 1'b0;
    scale_V_reg_832[21:21] <= 1'b1;
    scale_V_reg_832[26:23] <= 4'b0001;
    scale_V_reg_832[29:29] <= 1'b1;
    scale_V_reg_832[31:31] <= 1'b0;
    scale_V_reg_832[36:33] <= 4'b1110;
    scale_V_reg_832[39:39] <= 1'b0;
    scale_V_reg_832[41:41] <= 1'b1;
    scale_V_reg_832[46:43] <= 4'b0001;
    scale_V_reg_832[49:49] <= 1'b1;
    scale_V_reg_832[51:51] <= 1'b0;
    scale_V_reg_832[56:53] <= 4'b1110;
end

endmodule //runge_kutta_45
