/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_vice2_arcss_ess_ctrl_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 5:40p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_vice2_arcss_ess_ctrl_1.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 5:40p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_ARCSS_ESS_CTRL_1_H__
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_H__

/***************************************************************************
 *VICE2_ARCSS_ESS_CTRL_1 - VICE2 ARCSS_ESS Control Registers (Peripheral Control) 1
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_HOST_IF 0x00750000 /* Host I/F */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_SYNC_LOCAL_RBUS 0x00750004 /* Sync Local Rbus */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_B2B_OOB_DEBUG_ADDR 0x00750010 /* B2B out of bound debug address */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_B2B_OOB_ADDR_INFO 0x00750014 /* B2B out of bound address info */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_BVCI2GLOBAL_RBUS_DEBUG_ADDR 0x00750018 /* BVCI to global RBUS debug address */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_BVCI2GLOBAL_RBUS_DEBUG_INFO 0x0075001c /* BVCI to global RBUS debug info */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_DATA_SPACE_START 0x00750020 /* Data Space Start */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_ARC_INSTR_ADDR_OFFSET 0x00750024 /* ARC instructions address offset */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_BVCI2SCB_CACHE_MISS 0x00750030 /* BVCI2SCB cache miss */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_BVCI2SCB_BRIDGE_CTRL 0x00750034 /* BVCI2SCB bridge ctrl */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_ACTIVE_CHANNEL 0x00750060 /* DMA active channel */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_INIT_SYS_WATCHDOG_CTRL 0x00750080 /* Watchdog Ctrl */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_WATCHDOG_COUNTER 0x00750084 /* Watchdog Counter */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_INIT_PROC_CTRL 0x00750090 /* Processor control */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_INIT_PROC_START 0x00750094 /* Processor Start */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DIAG         0x00750098 /* Diagnostic Register */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DIAG_CTRL    0x0075009c /* Diagnostic Register select */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_INIT_PROC_CTRL2 0x007500a0 /* Processor control2 */

/***************************************************************************
 *DMA_DCCM_START_OFFSET%i - DMA DCCM start offset
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSETi_ARRAY_BASE 0x00750040
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSETi_ARRAY_START 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSETi_ARRAY_END 1
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSETi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_DCCM_START_OFFSET%i - DMA DCCM start offset
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_DCCM_START_OFFSETi :: reserved0 [31:12] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSETi_reserved0_MASK 0xfffff000
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSETi_reserved0_SHIFT 12

/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_DCCM_START_OFFSETi :: ADDRESS [11:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSETi_ADDRESS_MASK 0x00000fff
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSETi_ADDRESS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_DCCM_START_OFFSETi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DMA_MEM_START_OFFSET%i - DMA memory start offset
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSETi_ARRAY_BASE 0x00750048
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSETi_ARRAY_START 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSETi_ARRAY_END 1
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSETi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_MEM_START_OFFSET%i - DMA memory start offset
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_MEM_START_OFFSETi :: reserved0 [31:30] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSETi_reserved0_MASK 0xc0000000
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSETi_reserved0_SHIFT 30

/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_MEM_START_OFFSETi :: ADDRESS [29:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSETi_ADDRESS_MASK 0x3fffffff
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSETi_ADDRESS_SHIFT 0
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_MEM_START_OFFSETi_ADDRESS_DEFAULT 0x00000000


/***************************************************************************
 *DMA_TRANSFER%i - DMA transfer
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_ARRAY_BASE       0x00750050
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_ARRAY_START      0
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_ARRAY_END        1
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_TRANSFER%i - DMA transfer
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_TRANSFERi :: reserved0 [31:16] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_reserved0_MASK   0xffff0000
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_reserved0_SHIFT  16

/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_TRANSFERi :: SWAP [15:14] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_SWAP_MASK        0x0000c000
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_SWAP_SHIFT       14
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_SWAP_DEFAULT     0x00000000

/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_TRANSFERi :: DIRECTION [13:13] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_DIRECTION_MASK   0x00002000
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_DIRECTION_SHIFT  13
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_DIRECTION_DEFAULT 0x00000000

/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_TRANSFERi :: SIZE [12:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_SIZE_MASK        0x00001fff
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_SIZE_SHIFT       0
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_TRANSFERi_SIZE_DEFAULT     0x00000001


/***************************************************************************
 *DMA_REQUEST%i - DMA request
 ***************************************************************************/
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_REQUESTi_ARRAY_BASE        0x00750058
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_REQUESTi_ARRAY_START       0
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_REQUESTi_ARRAY_END         1
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_REQUESTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DMA_REQUEST%i - DMA request
 ***************************************************************************/
/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_REQUESTi :: reserved0 [31:01] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_REQUESTi_reserved0_MASK    0xfffffffe
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_REQUESTi_reserved0_SHIFT   1

/* VICE2_ARCSS_ESS_CTRL_1 :: DMA_REQUESTi :: ENABLE [00:00] */
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_REQUESTi_ENABLE_MASK       0x00000001
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_REQUESTi_ENABLE_SHIFT      0
#define BCHP_VICE2_ARCSS_ESS_CTRL_1_DMA_REQUESTi_ENABLE_DEFAULT    0x00000000


#endif /* #ifndef BCHP_VICE2_ARCSS_ESS_CTRL_1_H__ */

/* End of File */
