Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 18 18:59:43 2025
| Host         : LAPTOP-82VPUES0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file afficheur_timing_summary_routed.rpt -pb afficheur_timing_summary_routed.pb -rpx afficheur_timing_summary_routed.rpx -warn_on_violation
| Design       : afficheur
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.876ns  (logic 4.404ns (64.049%)  route 2.472ns (35.951%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sel_reg[1]/Q
                         net (fo=4, routed)           0.664     1.182    sel[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.334 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.142    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     6.876 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.876    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 4.371ns (64.664%)  route 2.388ns (35.336%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sel_reg[1]/Q
                         net (fo=4, routed)           0.672     1.190    sel[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.146     1.336 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.052    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707     6.759 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.759    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 4.141ns (63.840%)  route 2.346ns (36.160%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sel_reg[1]/Q
                         net (fo=4, routed)           0.672     1.190    sel[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.314 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     2.988    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.487 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.487    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.355ns  (logic 4.165ns (65.543%)  route 2.190ns (34.457%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sel_reg[1]/Q
                         net (fo=4, routed)           0.664     1.182    sel[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.306 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     2.832    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.355 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.355    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.239ns  (logic 1.692ns (75.570%)  route 0.547ns (24.430%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.538     0.994    cnt_reg_n_0_[1]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.668 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.677    cnt_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    cnt_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.905 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    cnt_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.239 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.239    cnt_reg[12]_i_1_n_6
    SLICE_X65Y27         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.218ns  (logic 1.671ns (75.338%)  route 0.547ns (24.662%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.538     0.994    cnt_reg_n_0_[1]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.668 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.677    cnt_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    cnt_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.905 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    cnt_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.218 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.218    cnt_reg[12]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.144ns  (logic 1.597ns (74.487%)  route 0.547ns (25.513%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.538     0.994    cnt_reg_n_0_[1]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.668 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.677    cnt_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    cnt_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.905 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    cnt_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.144 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.144    cnt_reg[12]_i_1_n_5
    SLICE_X65Y27         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.128ns  (logic 1.581ns (74.295%)  route 0.547ns (25.705%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.538     0.994    cnt_reg_n_0_[1]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.668 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.677    cnt_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    cnt_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.905 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    cnt_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.128 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.128    cnt_reg[12]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 1.578ns (74.259%)  route 0.547ns (25.741%))
  Logic Levels:           4  (CARRY4=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.538     0.994    cnt_reg_n_0_[1]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.668 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.677    cnt_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    cnt_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.125 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.125    cnt_reg[8]_i_1_n_6
    SLICE_X65Y26         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.104ns  (logic 1.557ns (74.002%)  route 0.547ns (25.998%))
  Logic Levels:           4  (CARRY4=3 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  cnt_reg[1]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.538     0.994    cnt_reg_n_0_[1]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.668 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.677    cnt_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.791    cnt_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.104 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.104    cnt_reg[8]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.121     0.262    p_0_in[1]
    SLICE_X64Y27         FDRE                                         r  sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[14]/Q
                         net (fo=2, routed)           0.188     0.329    p_0_in[0]
    SLICE_X64Y27         FDRE                                         r  sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_reg_n_0_[11]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_reg[8]_i_1_n_4
    SLICE_X65Y26         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  cnt_reg[3]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_reg_n_0_[3]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_reg[0]_i_1_n_4
    SLICE_X65Y24         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    cnt_reg_n_0_[7]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    cnt_reg[4]_i_1_n_4
    SLICE_X65Y25         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  cnt_reg[12]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    cnt_reg_n_0_[12]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cnt_reg[12]_i_1_n_7
    SLICE_X65Y27         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    cnt_reg_n_0_[4]
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cnt_reg[4]_i_1_n_7
    SLICE_X65Y25         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    cnt_reg_n_0_[8]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    cnt_reg[8]_i_1_n_7
    SLICE_X65Y26         FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    cnt_reg_n_0_[10]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    cnt_reg[8]_i_1_n_5
    SLICE_X65Y26         FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    cnt_reg_n_0_[2]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    cnt_reg[0]_i_1_n_5
    SLICE_X65Y24         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------





