// Seed: 4160180225
module module_0 (
    output uwire id_0,
    output wand  id_1,
    output uwire id_2,
    output wand  id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_2 = (1);
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    output supply0 id_6,
    output supply0 id_7,
    output tri id_8,
    inout wor id_9,
    output uwire id_10,
    output uwire id_11,
    output tri id_12,
    input supply1 id_13,
    output tri id_14,
    output tri1 id_15
);
  wire id_17;
  module_0(
      id_6, id_11, id_6, id_12
  );
endmodule
