// Seed: 3507537454
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 module_0,
    output supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6,
    output tri1 id_7,
    output wire id_8
);
  wire id_10;
  wire id_11 = id_10;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8,
    input uwire id_9,
    output uwire id_10,
    input tri id_11,
    output tri id_12,
    output tri0 id_13
);
  module_0(
      id_6, id_4, id_6, id_12, id_5, id_9, id_6, id_13, id_10
  );
  wire id_15;
  assign id_13 = 1;
  tri1 id_16 = 1;
  assign id_12 = 1'd0;
  wire id_17;
endmodule
