$comment
	File created using the following command:
		vcd file relogio.msim.vcd -direction
$end
$date
	Mon Apr 18 16:54:15 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module relogio_vhd_vec_tst $end
$var wire 1 ! ACUMULADOR [7] $end
$var wire 1 " ACUMULADOR [6] $end
$var wire 1 # ACUMULADOR [5] $end
$var wire 1 $ ACUMULADOR [4] $end
$var wire 1 % ACUMULADOR [3] $end
$var wire 1 & ACUMULADOR [2] $end
$var wire 1 ' ACUMULADOR [1] $end
$var wire 1 ( ACUMULADOR [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * DIN_HEX [3] $end
$var wire 1 + DIN_HEX [2] $end
$var wire 1 , DIN_HEX [1] $end
$var wire 1 - DIN_HEX [0] $end
$var wire 1 . FPGA_RESET $end
$var wire 1 / HEX0 [6] $end
$var wire 1 0 HEX0 [5] $end
$var wire 1 1 HEX0 [4] $end
$var wire 1 2 HEX0 [3] $end
$var wire 1 3 HEX0 [2] $end
$var wire 1 4 HEX0 [1] $end
$var wire 1 5 HEX0 [0] $end
$var wire 1 6 HEX1 [6] $end
$var wire 1 7 HEX1 [5] $end
$var wire 1 8 HEX1 [4] $end
$var wire 1 9 HEX1 [3] $end
$var wire 1 : HEX1 [2] $end
$var wire 1 ; HEX1 [1] $end
$var wire 1 < HEX1 [0] $end
$var wire 1 = HEX2 [6] $end
$var wire 1 > HEX2 [5] $end
$var wire 1 ? HEX2 [4] $end
$var wire 1 @ HEX2 [3] $end
$var wire 1 A HEX2 [2] $end
$var wire 1 B HEX2 [1] $end
$var wire 1 C HEX2 [0] $end
$var wire 1 D HEX3 [6] $end
$var wire 1 E HEX3 [5] $end
$var wire 1 F HEX3 [4] $end
$var wire 1 G HEX3 [3] $end
$var wire 1 H HEX3 [2] $end
$var wire 1 I HEX3 [1] $end
$var wire 1 J HEX3 [0] $end
$var wire 1 K HEX4 [6] $end
$var wire 1 L HEX4 [5] $end
$var wire 1 M HEX4 [4] $end
$var wire 1 N HEX4 [3] $end
$var wire 1 O HEX4 [2] $end
$var wire 1 P HEX4 [1] $end
$var wire 1 Q HEX4 [0] $end
$var wire 1 R HEX5 [6] $end
$var wire 1 S HEX5 [5] $end
$var wire 1 T HEX5 [4] $end
$var wire 1 U HEX5 [3] $end
$var wire 1 V HEX5 [2] $end
$var wire 1 W HEX5 [1] $end
$var wire 1 X HEX5 [0] $end
$var wire 1 Y INSTRUCAO [12] $end
$var wire 1 Z INSTRUCAO [11] $end
$var wire 1 [ INSTRUCAO [10] $end
$var wire 1 \ INSTRUCAO [9] $end
$var wire 1 ] INSTRUCAO [8] $end
$var wire 1 ^ INSTRUCAO [7] $end
$var wire 1 _ INSTRUCAO [6] $end
$var wire 1 ` INSTRUCAO [5] $end
$var wire 1 a INSTRUCAO [4] $end
$var wire 1 b INSTRUCAO [3] $end
$var wire 1 c INSTRUCAO [2] $end
$var wire 1 d INSTRUCAO [1] $end
$var wire 1 e INSTRUCAO [0] $end
$var wire 1 f KEY [3] $end
$var wire 1 g KEY [2] $end
$var wire 1 h KEY [1] $end
$var wire 1 i KEY [0] $end
$var wire 1 j KEY0 $end
$var wire 1 k KEY1 $end
$var wire 1 l KEY2 $end
$var wire 1 m KEY3 $end
$var wire 1 n LEDR [9] $end
$var wire 1 o LEDR [8] $end
$var wire 1 p LEDR [7] $end
$var wire 1 q LEDR [6] $end
$var wire 1 r LEDR [5] $end
$var wire 1 s LEDR [4] $end
$var wire 1 t LEDR [3] $end
$var wire 1 u LEDR [2] $end
$var wire 1 v LEDR [1] $end
$var wire 1 w LEDR [0] $end
$var wire 1 x PC_OUT [8] $end
$var wire 1 y PC_OUT [7] $end
$var wire 1 z PC_OUT [6] $end
$var wire 1 { PC_OUT [5] $end
$var wire 1 | PC_OUT [4] $end
$var wire 1 } PC_OUT [3] $end
$var wire 1 ~ PC_OUT [2] $end
$var wire 1 !! PC_OUT [1] $end
$var wire 1 "! PC_OUT [0] $end
$var wire 1 #! SAIDA_AND_HEX0 $end
$var wire 1 $! SAIDA_AND_HEX1 $end
$var wire 1 %! SAIDA_AND_HEX2 $end
$var wire 1 &! SAIDA_AND_HEX3 $end
$var wire 1 '! SAIDA_AND_HEX4 $end
$var wire 1 (! SAIDA_AND_HEX5 $end
$var wire 1 )! SAIDA_AND_LED8 $end
$var wire 1 *! SAIDA_AND_LED9 $end
$var wire 1 +! SAIDA_AND_SW0_7 $end
$var wire 1 ,! SW [9] $end
$var wire 1 -! SW [8] $end
$var wire 1 .! SW [7] $end
$var wire 1 /! SW [6] $end
$var wire 1 0! SW [5] $end
$var wire 1 1! SW [4] $end
$var wire 1 2! SW [3] $end
$var wire 1 3! SW [2] $end
$var wire 1 4! SW [1] $end
$var wire 1 5! SW [0] $end

$scope module i1 $end
$var wire 1 6! gnd $end
$var wire 1 7! vcc $end
$var wire 1 8! unknown $end
$var wire 1 9! devoe $end
$var wire 1 :! devclrn $end
$var wire 1 ;! devpor $end
$var wire 1 <! ww_devoe $end
$var wire 1 =! ww_devclrn $end
$var wire 1 >! ww_devpor $end
$var wire 1 ?! ww_CLOCK_50 $end
$var wire 1 @! ww_KEY [3] $end
$var wire 1 A! ww_KEY [2] $end
$var wire 1 B! ww_KEY [1] $end
$var wire 1 C! ww_KEY [0] $end
$var wire 1 D! ww_KEY0 $end
$var wire 1 E! ww_KEY1 $end
$var wire 1 F! ww_KEY2 $end
$var wire 1 G! ww_KEY3 $end
$var wire 1 H! ww_FPGA_RESET $end
$var wire 1 I! ww_SW [9] $end
$var wire 1 J! ww_SW [8] $end
$var wire 1 K! ww_SW [7] $end
$var wire 1 L! ww_SW [6] $end
$var wire 1 M! ww_SW [5] $end
$var wire 1 N! ww_SW [4] $end
$var wire 1 O! ww_SW [3] $end
$var wire 1 P! ww_SW [2] $end
$var wire 1 Q! ww_SW [1] $end
$var wire 1 R! ww_SW [0] $end
$var wire 1 S! ww_PC_OUT [8] $end
$var wire 1 T! ww_PC_OUT [7] $end
$var wire 1 U! ww_PC_OUT [6] $end
$var wire 1 V! ww_PC_OUT [5] $end
$var wire 1 W! ww_PC_OUT [4] $end
$var wire 1 X! ww_PC_OUT [3] $end
$var wire 1 Y! ww_PC_OUT [2] $end
$var wire 1 Z! ww_PC_OUT [1] $end
$var wire 1 [! ww_PC_OUT [0] $end
$var wire 1 \! ww_LEDR [9] $end
$var wire 1 ]! ww_LEDR [8] $end
$var wire 1 ^! ww_LEDR [7] $end
$var wire 1 _! ww_LEDR [6] $end
$var wire 1 `! ww_LEDR [5] $end
$var wire 1 a! ww_LEDR [4] $end
$var wire 1 b! ww_LEDR [3] $end
$var wire 1 c! ww_LEDR [2] $end
$var wire 1 d! ww_LEDR [1] $end
$var wire 1 e! ww_LEDR [0] $end
$var wire 1 f! ww_HEX0 [6] $end
$var wire 1 g! ww_HEX0 [5] $end
$var wire 1 h! ww_HEX0 [4] $end
$var wire 1 i! ww_HEX0 [3] $end
$var wire 1 j! ww_HEX0 [2] $end
$var wire 1 k! ww_HEX0 [1] $end
$var wire 1 l! ww_HEX0 [0] $end
$var wire 1 m! ww_HEX1 [6] $end
$var wire 1 n! ww_HEX1 [5] $end
$var wire 1 o! ww_HEX1 [4] $end
$var wire 1 p! ww_HEX1 [3] $end
$var wire 1 q! ww_HEX1 [2] $end
$var wire 1 r! ww_HEX1 [1] $end
$var wire 1 s! ww_HEX1 [0] $end
$var wire 1 t! ww_HEX2 [6] $end
$var wire 1 u! ww_HEX2 [5] $end
$var wire 1 v! ww_HEX2 [4] $end
$var wire 1 w! ww_HEX2 [3] $end
$var wire 1 x! ww_HEX2 [2] $end
$var wire 1 y! ww_HEX2 [1] $end
$var wire 1 z! ww_HEX2 [0] $end
$var wire 1 {! ww_HEX3 [6] $end
$var wire 1 |! ww_HEX3 [5] $end
$var wire 1 }! ww_HEX3 [4] $end
$var wire 1 ~! ww_HEX3 [3] $end
$var wire 1 !" ww_HEX3 [2] $end
$var wire 1 "" ww_HEX3 [1] $end
$var wire 1 #" ww_HEX3 [0] $end
$var wire 1 $" ww_HEX4 [6] $end
$var wire 1 %" ww_HEX4 [5] $end
$var wire 1 &" ww_HEX4 [4] $end
$var wire 1 '" ww_HEX4 [3] $end
$var wire 1 (" ww_HEX4 [2] $end
$var wire 1 )" ww_HEX4 [1] $end
$var wire 1 *" ww_HEX4 [0] $end
$var wire 1 +" ww_HEX5 [6] $end
$var wire 1 ," ww_HEX5 [5] $end
$var wire 1 -" ww_HEX5 [4] $end
$var wire 1 ." ww_HEX5 [3] $end
$var wire 1 /" ww_HEX5 [2] $end
$var wire 1 0" ww_HEX5 [1] $end
$var wire 1 1" ww_HEX5 [0] $end
$var wire 1 2" ww_SAIDA_AND_HEX0 $end
$var wire 1 3" ww_DIN_HEX [3] $end
$var wire 1 4" ww_DIN_HEX [2] $end
$var wire 1 5" ww_DIN_HEX [1] $end
$var wire 1 6" ww_DIN_HEX [0] $end
$var wire 1 7" ww_SAIDA_AND_HEX1 $end
$var wire 1 8" ww_SAIDA_AND_HEX2 $end
$var wire 1 9" ww_SAIDA_AND_HEX3 $end
$var wire 1 :" ww_SAIDA_AND_HEX4 $end
$var wire 1 ;" ww_SAIDA_AND_HEX5 $end
$var wire 1 <" ww_SAIDA_AND_LED8 $end
$var wire 1 =" ww_SAIDA_AND_LED9 $end
$var wire 1 >" ww_SAIDA_AND_SW0_7 $end
$var wire 1 ?" ww_ACUMULADOR [7] $end
$var wire 1 @" ww_ACUMULADOR [6] $end
$var wire 1 A" ww_ACUMULADOR [5] $end
$var wire 1 B" ww_ACUMULADOR [4] $end
$var wire 1 C" ww_ACUMULADOR [3] $end
$var wire 1 D" ww_ACUMULADOR [2] $end
$var wire 1 E" ww_ACUMULADOR [1] $end
$var wire 1 F" ww_ACUMULADOR [0] $end
$var wire 1 G" ww_INSTRUCAO [12] $end
$var wire 1 H" ww_INSTRUCAO [11] $end
$var wire 1 I" ww_INSTRUCAO [10] $end
$var wire 1 J" ww_INSTRUCAO [9] $end
$var wire 1 K" ww_INSTRUCAO [8] $end
$var wire 1 L" ww_INSTRUCAO [7] $end
$var wire 1 M" ww_INSTRUCAO [6] $end
$var wire 1 N" ww_INSTRUCAO [5] $end
$var wire 1 O" ww_INSTRUCAO [4] $end
$var wire 1 P" ww_INSTRUCAO [3] $end
$var wire 1 Q" ww_INSTRUCAO [2] $end
$var wire 1 R" ww_INSTRUCAO [1] $end
$var wire 1 S" ww_INSTRUCAO [0] $end
$var wire 1 T" \KEY[1]~input_o\ $end
$var wire 1 U" \KEY[2]~input_o\ $end
$var wire 1 V" \KEY[3]~input_o\ $end
$var wire 1 W" \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 X" \KEY[0]~input_o\ $end
$var wire 1 Y" \CLOCK_50~input_o\ $end
$var wire 1 Z" \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 [" \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 \" \gravar:detectorSub0|saida~combout\ $end
$var wire 1 ]" \Processador|incrementaPC|Add0~2\ $end
$var wire 1 ^" \Processador|incrementaPC|Add0~5_sumout\ $end
$var wire 1 _" \Processador|MUX4x1|saida_MUX[1]~1_combout\ $end
$var wire 1 `" \Processador|incrementaPC|Add0~6\ $end
$var wire 1 a" \Processador|incrementaPC|Add0~10\ $end
$var wire 1 b" \Processador|incrementaPC|Add0~13_sumout\ $end
$var wire 1 c" \Processador|incrementaPC|Add0~14\ $end
$var wire 1 d" \Processador|incrementaPC|Add0~18\ $end
$var wire 1 e" \Processador|incrementaPC|Add0~21_sumout\ $end
$var wire 1 f" \Processador|MUX4x1|saida_MUX[5]~4_combout\ $end
$var wire 1 g" \Processador|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 h" \Processador|incrementaPC|Add0~22\ $end
$var wire 1 i" \Processador|incrementaPC|Add0~25_sumout\ $end
$var wire 1 j" \Processador|incrementaPC|Add0~26\ $end
$var wire 1 k" \Processador|incrementaPC|Add0~29_sumout\ $end
$var wire 1 l" \Processador|incrementaPC|Add0~30\ $end
$var wire 1 m" \Processador|incrementaPC|Add0~33_sumout\ $end
$var wire 1 n" \ROM_instrucao|memROM~3_combout\ $end
$var wire 1 o" \Processador|incrementaPC|Add0~17_sumout\ $end
$var wire 1 p" \Processador|MUX4x1|saida_MUX[4]~3_combout\ $end
$var wire 1 q" \Processador|incrementaPC|Add0~9_sumout\ $end
$var wire 1 r" \Processador|MUX4x1|saida_MUX[2]~2_combout\ $end
$var wire 1 s" \ROM_instrucao|memROM~5_combout\ $end
$var wire 1 t" \Processador|incrementaPC|Add0~1_sumout\ $end
$var wire 1 u" \Processador|MUX4x1|saida_MUX[0]~0_combout\ $end
$var wire 1 v" \Processador|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 w" \Data_IN[0]~0_combout\ $end
$var wire 1 x" \KEY0~input_o\ $end
$var wire 1 y" \KEY2~input_o\ $end
$var wire 1 z" \ROM_instrucao|memROM~7_combout\ $end
$var wire 1 {" \ROM_instrucao|memROM~1_combout\ $end
$var wire 1 |" \ROM_instrucao|memROM~6_combout\ $end
$var wire 1 }" \ROM_instrucao|memROM~0_combout\ $end
$var wire 1 ~" \Data_IN[0]~3_combout\ $end
$var wire 1 !# \ROM_instrucao|memROM~4_combout\ $end
$var wire 1 "# \ROM_instrucao|memROM~10_combout\ $end
$var wire 1 ## \KEY3~input_o\ $end
$var wire 1 $# \SW[9]~input_o\ $end
$var wire 1 %# \Data_IN[0]~1_combout\ $end
$var wire 1 &# \SW[8]~input_o\ $end
$var wire 1 '# \KEY1~input_o\ $end
$var wire 1 (# \Data_IN[0]~2_combout\ $end
$var wire 1 )# \FPGA_RESET~input_o\ $end
$var wire 1 *# \SW[0]~input_o\ $end
$var wire 1 +# \AndLedR|saida~1_combout\ $end
$var wire 1 ,# \ROM_instrucao|memROM~2_combout\ $end
$var wire 1 -# \Data_IN[0]~4_combout\ $end
$var wire 1 .# \Data_IN[0]~5_combout\ $end
$var wire 1 /# \ROM_instrucao|memROM~12_combout\ $end
$var wire 1 0# \ROM_instrucao|memROM~11_combout\ $end
$var wire 1 1# \Processador|decoder|saida~0_combout\ $end
$var wire 1 2# \Processador|ULA1|Add1~34_cout\ $end
$var wire 1 3# \Processador|ULA1|Add1~1_sumout\ $end
$var wire 1 4# \Processador|ULA1|saida[0]~0_combout\ $end
$var wire 1 5# \Processador|decoder|Equal10~0_combout\ $end
$var wire 1 6# \AndLedR|saida~0_combout\ $end
$var wire 1 7# \AndLedR|saida~3_combout\ $end
$var wire 1 8# \SW[1]~input_o\ $end
$var wire 1 9# \Processador|MUX1|saida_MUX[1]~0_combout\ $end
$var wire 1 :# \Processador|ULA1|Add1~2\ $end
$var wire 1 ;# \Processador|ULA1|Add1~5_sumout\ $end
$var wire 1 <# \Processador|ULA1|saida[1]~1_combout\ $end
$var wire 1 =# \SW[2]~input_o\ $end
$var wire 1 ># \Processador|MUX1|saida_MUX[2]~1_combout\ $end
$var wire 1 ?# \Processador|ULA1|Add1~6\ $end
$var wire 1 @# \Processador|ULA1|Add1~9_sumout\ $end
$var wire 1 A# \Processador|ULA1|saida[2]~2_combout\ $end
$var wire 1 B# \AndSW0_7|saida~0_combout\ $end
$var wire 1 C# \SW[3]~input_o\ $end
$var wire 1 D# \Processador|ULA1|Add1~10\ $end
$var wire 1 E# \Processador|ULA1|Add1~13_sumout\ $end
$var wire 1 F# \Processador|ULA1|saida[3]~3_combout\ $end
$var wire 1 G# \SW[4]~input_o\ $end
$var wire 1 H# \Processador|ULA1|Add1~14\ $end
$var wire 1 I# \Processador|ULA1|Add1~17_sumout\ $end
$var wire 1 J# \Processador|ULA1|saida[4]~4_combout\ $end
$var wire 1 K# \SW[5]~input_o\ $end
$var wire 1 L# \Processador|ULA1|Add1~18\ $end
$var wire 1 M# \Processador|ULA1|Add1~21_sumout\ $end
$var wire 1 N# \Processador|ULA1|saida[5]~5_combout\ $end
$var wire 1 O# \SW[6]~input_o\ $end
$var wire 1 P# \Processador|ULA1|Add1~22\ $end
$var wire 1 Q# \Processador|ULA1|Add1~25_sumout\ $end
$var wire 1 R# \Processador|ULA1|saida[6]~6_combout\ $end
$var wire 1 S# \SW[7]~input_o\ $end
$var wire 1 T# \Processador|ULA1|Add1~26\ $end
$var wire 1 U# \Processador|ULA1|Add1~29_sumout\ $end
$var wire 1 V# \Processador|ULA1|saida[7]~7_combout\ $end
$var wire 1 W# \ROM_instrucao|memROM~8_combout\ $end
$var wire 1 X# \ROM_instrucao|memROM~9_combout\ $end
$var wire 1 Y# \flipFlopLed1|DOUT~0_combout\ $end
$var wire 1 Z# \flipFlopLed1|DOUT~q\ $end
$var wire 1 [# \flipFlopLed2|DOUT~0_combout\ $end
$var wire 1 \# \flipFlopLed2|DOUT~q\ $end
$var wire 1 ]# \RegistradorHEX0|DOUT[2]~feeder_combout\ $end
$var wire 1 ^# \AndHEX0|saida~0_combout\ $end
$var wire 1 _# \decoderHEX0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 `# \decoderHEX0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 a# \RegistradorHEX0|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 b# \decoderHEX0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 c# \decoderHEX0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 d# \decoderHEX0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 e# \decoderHEX0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 f# \decoderHEX0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 g# \AndHEX1|saida~0_combout\ $end
$var wire 1 h# \RegistradorHEX1|DOUT[1]~feeder_combout\ $end
$var wire 1 i# \decoderHEX1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 j# \decoderHEX1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 k# \decoderHEX1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 l# \decoderHEX1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 m# \decoderHEX1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 n# \decoderHEX1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 o# \decoderHEX1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 p# \AndHEX2|saida~0_combout\ $end
$var wire 1 q# \decoderHEX2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 r# \RegistradorHEX2|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 s# \decoderHEX2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 t# \decoderHEX2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 u# \decoderHEX2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 v# \decoderHEX2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 w# \decoderHEX2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 x# \decoderHEX2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 y# \AndHEX3|saida~0_combout\ $end
$var wire 1 z# \decoderHEX3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 {# \decoderHEX3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 |# \decoderHEX3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 }# \decoderHEX3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 ~# \decoderHEX3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 !$ \decoderHEX3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 "$ \decoderHEX3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 #$ \AndLedR|saida~2_combout\ $end
$var wire 1 $$ \AndHEX4|saida~0_combout\ $end
$var wire 1 %$ \decoderHEX4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 &$ \decoderHEX4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 '$ \decoderHEX4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ($ \decoderHEX4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 )$ \decoderHEX4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 *$ \decoderHEX4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 +$ \decoderHEX4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ,$ \AndHEX5|saida~combout\ $end
$var wire 1 -$ \decoderHEX5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 .$ \decoderHEX5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 /$ \decoderHEX5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 0$ \decoderHEX5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 1$ \decoderHEX5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 2$ \decoderHEX5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 3$ \decoderHEX5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 4$ \RegistradorHEX2|DOUT\ [3] $end
$var wire 1 5$ \RegistradorHEX2|DOUT\ [2] $end
$var wire 1 6$ \RegistradorHEX2|DOUT\ [1] $end
$var wire 1 7$ \RegistradorHEX2|DOUT\ [0] $end
$var wire 1 8$ \Processador|REGA|DOUT\ [7] $end
$var wire 1 9$ \Processador|REGA|DOUT\ [6] $end
$var wire 1 :$ \Processador|REGA|DOUT\ [5] $end
$var wire 1 ;$ \Processador|REGA|DOUT\ [4] $end
$var wire 1 <$ \Processador|REGA|DOUT\ [3] $end
$var wire 1 =$ \Processador|REGA|DOUT\ [2] $end
$var wire 1 >$ \Processador|REGA|DOUT\ [1] $end
$var wire 1 ?$ \Processador|REGA|DOUT\ [0] $end
$var wire 1 @$ \RegistradorHEX4|DOUT\ [3] $end
$var wire 1 A$ \RegistradorHEX4|DOUT\ [2] $end
$var wire 1 B$ \RegistradorHEX4|DOUT\ [1] $end
$var wire 1 C$ \RegistradorHEX4|DOUT\ [0] $end
$var wire 1 D$ \RegistradorHEX0|DOUT\ [3] $end
$var wire 1 E$ \RegistradorHEX0|DOUT\ [2] $end
$var wire 1 F$ \RegistradorHEX0|DOUT\ [1] $end
$var wire 1 G$ \RegistradorHEX0|DOUT\ [0] $end
$var wire 1 H$ \Processador|PC|DOUT\ [8] $end
$var wire 1 I$ \Processador|PC|DOUT\ [7] $end
$var wire 1 J$ \Processador|PC|DOUT\ [6] $end
$var wire 1 K$ \Processador|PC|DOUT\ [5] $end
$var wire 1 L$ \Processador|PC|DOUT\ [4] $end
$var wire 1 M$ \Processador|PC|DOUT\ [3] $end
$var wire 1 N$ \Processador|PC|DOUT\ [2] $end
$var wire 1 O$ \Processador|PC|DOUT\ [1] $end
$var wire 1 P$ \Processador|PC|DOUT\ [0] $end
$var wire 1 Q$ \RegistradorLedR|DOUT\ [7] $end
$var wire 1 R$ \RegistradorLedR|DOUT\ [6] $end
$var wire 1 S$ \RegistradorLedR|DOUT\ [5] $end
$var wire 1 T$ \RegistradorLedR|DOUT\ [4] $end
$var wire 1 U$ \RegistradorLedR|DOUT\ [3] $end
$var wire 1 V$ \RegistradorLedR|DOUT\ [2] $end
$var wire 1 W$ \RegistradorLedR|DOUT\ [1] $end
$var wire 1 X$ \RegistradorLedR|DOUT\ [0] $end
$var wire 1 Y$ \RegistradorHEX1|DOUT\ [3] $end
$var wire 1 Z$ \RegistradorHEX1|DOUT\ [2] $end
$var wire 1 [$ \RegistradorHEX1|DOUT\ [1] $end
$var wire 1 \$ \RegistradorHEX1|DOUT\ [0] $end
$var wire 1 ]$ \RegistradorHEX3|DOUT\ [3] $end
$var wire 1 ^$ \RegistradorHEX3|DOUT\ [2] $end
$var wire 1 _$ \RegistradorHEX3|DOUT\ [1] $end
$var wire 1 `$ \RegistradorHEX3|DOUT\ [0] $end
$var wire 1 a$ \RegistradorHEX5|DOUT\ [3] $end
$var wire 1 b$ \RegistradorHEX5|DOUT\ [2] $end
$var wire 1 c$ \RegistradorHEX5|DOUT\ [1] $end
$var wire 1 d$ \RegistradorHEX5|DOUT\ [0] $end
$var wire 1 e$ \RegistradorHEX3|ALT_INV_DOUT\ [3] $end
$var wire 1 f$ \RegistradorHEX3|ALT_INV_DOUT\ [2] $end
$var wire 1 g$ \RegistradorHEX3|ALT_INV_DOUT\ [1] $end
$var wire 1 h$ \RegistradorHEX3|ALT_INV_DOUT\ [0] $end
$var wire 1 i$ \RegistradorHEX2|ALT_INV_DOUT\ [3] $end
$var wire 1 j$ \RegistradorHEX2|ALT_INV_DOUT\ [2] $end
$var wire 1 k$ \RegistradorHEX2|ALT_INV_DOUT\ [1] $end
$var wire 1 l$ \RegistradorHEX2|ALT_INV_DOUT\ [0] $end
$var wire 1 m$ \RegistradorHEX1|ALT_INV_DOUT\ [3] $end
$var wire 1 n$ \RegistradorHEX1|ALT_INV_DOUT\ [2] $end
$var wire 1 o$ \RegistradorHEX1|ALT_INV_DOUT\ [1] $end
$var wire 1 p$ \RegistradorHEX1|ALT_INV_DOUT\ [0] $end
$var wire 1 q$ \RegistradorHEX0|ALT_INV_DOUT\ [3] $end
$var wire 1 r$ \RegistradorHEX0|ALT_INV_DOUT\ [2] $end
$var wire 1 s$ \RegistradorHEX0|ALT_INV_DOUT\ [1] $end
$var wire 1 t$ \RegistradorHEX0|ALT_INV_DOUT\ [0] $end
$var wire 1 u$ \flipFlopLed2|ALT_INV_DOUT~q\ $end
$var wire 1 v$ \flipFlopLed1|ALT_INV_DOUT~q\ $end
$var wire 1 w$ \Processador|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 x$ \Processador|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 y$ \Processador|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 z$ \Processador|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 {$ \Processador|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 |$ \Processador|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 }$ \Processador|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 ~$ \Processador|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 !% \Processador|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 "% \Processador|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 #% \Processador|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 $% \Processador|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 %% \Processador|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 &% \Processador|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 '% \Processador|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 (% \Processador|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 )% \Processador|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 *% \Processador|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 +% \Processador|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ,% \Processador|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 -% \Processador|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 .% \Processador|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 /% \Processador|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 0% \Processador|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 1% \Processador|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 2% \Processador|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 3% \Processador|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 4% \Processador|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 5% \Processador|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 6% \Processador|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 7% \RegistradorHEX2|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 8% \RegistradorHEX0|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 9% \Processador|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 :% \Processador|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 ;% \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 <% \ALT_INV_SW[7]~input_o\ $end
$var wire 1 =% \ALT_INV_SW[6]~input_o\ $end
$var wire 1 >% \ALT_INV_SW[5]~input_o\ $end
$var wire 1 ?% \ALT_INV_SW[4]~input_o\ $end
$var wire 1 @% \ALT_INV_SW[3]~input_o\ $end
$var wire 1 A% \ALT_INV_SW[2]~input_o\ $end
$var wire 1 B% \ALT_INV_SW[1]~input_o\ $end
$var wire 1 C% \ALT_INV_FPGA_RESET~input_o\ $end
$var wire 1 D% \ALT_INV_SW[0]~input_o\ $end
$var wire 1 E% \ALT_INV_KEY2~input_o\ $end
$var wire 1 F% \ALT_INV_KEY0~input_o\ $end
$var wire 1 G% \ALT_INV_SW[8]~input_o\ $end
$var wire 1 H% \ALT_INV_KEY1~input_o\ $end
$var wire 1 I% \ALT_INV_SW[9]~input_o\ $end
$var wire 1 J% \ALT_INV_KEY3~input_o\ $end
$var wire 1 K% \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 L% \Processador|MUX1|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 M% \Processador|MUX1|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 N% \ALT_INV_Data_IN[0]~5_combout\ $end
$var wire 1 O% \ALT_INV_Data_IN[0]~4_combout\ $end
$var wire 1 P% \ALT_INV_Data_IN[0]~3_combout\ $end
$var wire 1 Q% \ALT_INV_Data_IN[0]~2_combout\ $end
$var wire 1 R% \ALT_INV_Data_IN[0]~1_combout\ $end
$var wire 1 S% \Processador|decoder|ALT_INV_saida~0_combout\ $end
$var wire 1 T% \ROM_instrucao|ALT_INV_memROM~12_combout\ $end
$var wire 1 U% \ROM_instrucao|ALT_INV_memROM~11_combout\ $end
$var wire 1 V% \AndSW0_7|ALT_INV_saida~0_combout\ $end
$var wire 1 W% \ALT_INV_Data_IN[0]~0_combout\ $end
$var wire 1 X% \AndLedR|ALT_INV_saida~2_combout\ $end
$var wire 1 Y% \ROM_instrucao|ALT_INV_memROM~10_combout\ $end
$var wire 1 Z% \ROM_instrucao|ALT_INV_memROM~9_combout\ $end
$var wire 1 [% \ROM_instrucao|ALT_INV_memROM~8_combout\ $end
$var wire 1 \% \AndLedR|ALT_INV_saida~1_combout\ $end
$var wire 1 ]% \ROM_instrucao|ALT_INV_memROM~7_combout\ $end
$var wire 1 ^% \ROM_instrucao|ALT_INV_memROM~6_combout\ $end
$var wire 1 _% \AndLedR|ALT_INV_saida~0_combout\ $end
$var wire 1 `% \ROM_instrucao|ALT_INV_memROM~5_combout\ $end
$var wire 1 a% \ROM_instrucao|ALT_INV_memROM~4_combout\ $end
$var wire 1 b% \ROM_instrucao|ALT_INV_memROM~3_combout\ $end
$var wire 1 c% \ROM_instrucao|ALT_INV_memROM~2_combout\ $end
$var wire 1 d% \ROM_instrucao|ALT_INV_memROM~1_combout\ $end
$var wire 1 e% \ROM_instrucao|ALT_INV_memROM~0_combout\ $end
$var wire 1 f% \RegistradorHEX5|ALT_INV_DOUT\ [3] $end
$var wire 1 g% \RegistradorHEX5|ALT_INV_DOUT\ [2] $end
$var wire 1 h% \RegistradorHEX5|ALT_INV_DOUT\ [1] $end
$var wire 1 i% \RegistradorHEX5|ALT_INV_DOUT\ [0] $end
$var wire 1 j% \RegistradorHEX4|ALT_INV_DOUT\ [3] $end
$var wire 1 k% \RegistradorHEX4|ALT_INV_DOUT\ [2] $end
$var wire 1 l% \RegistradorHEX4|ALT_INV_DOUT\ [1] $end
$var wire 1 m% \RegistradorHEX4|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
1.
1j
0k
1l
0m
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
1+!
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
1]
0^
1_
0`
0a
0b
0c
0d
0e
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
06!
17!
x8!
19!
1:!
1;!
1<!
1=!
1>!
x?!
1D!
0E!
1F!
0G!
1H!
02"
07"
08"
09"
0:"
0;"
0<"
0="
1>"
xT"
xU"
xV"
xW"
1X"
xY"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
1n"
0o"
0p"
0q"
0r"
1s"
1t"
1u"
0v"
1w"
1x"
1y"
0z"
1{"
0|"
1}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
1)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
11#
12#
03#
04#
15#
06#
07#
18#
19#
1:#
1;#
1<#
1=#
1>#
0?#
0@#
1A#
1B#
0C#
0D#
1E#
0F#
0G#
0H#
1I#
0J#
0K#
0L#
1M#
0N#
0O#
0P#
1Q#
0R#
0S#
0T#
1U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
1f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
1x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
1"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
1+$
0,$
0-$
0.$
0/$
00$
01$
02$
13$
1u$
1v$
0"%
0#%
0$%
0%%
0&%
1'%
0(%
1)%
1*%
1+%
1,%
1-%
0.%
17%
18%
19%
1:%
0;%
1<%
1=%
1>%
1?%
1@%
0A%
0B%
0C%
1D%
0E%
0F%
1G%
1H%
1I%
1J%
1K%
0L%
0M%
1N%
1O%
1P%
1Q%
1R%
0S%
1T%
1U%
0V%
0W%
1X%
1Y%
1Z%
1[%
1\%
1]%
1^%
1_%
0`%
1a%
0b%
1c%
0d%
0e%
xf
xg
xh
1i
0,!
0-!
0.!
0/!
00!
01!
02!
13!
14!
05!
x@!
xA!
xB!
1C!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
1f!
0g!
0h!
0i!
0j!
0k!
0l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
1$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
0-"
0."
0/"
00"
01"
03"
04"
05"
06"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
1K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1/%
10%
11%
12%
13%
14%
15%
16%
1f%
1g%
1h%
1i%
1j%
1k%
1l%
1m%
0!
0"
0#
0$
0%
0&
0'
0(
0*
0+
0,
0-
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
1K
0L
0M
0N
0O
0P
0Q
$end
#20000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
1>$
1=$
04%
05%
0:%
0!%
0t"
1]"
0w"
0}"
16#
1#$
1/#
0;#
1?#
1h#
1@#
1]#
0'%
1(%
0T%
0X%
0_%
1e%
1W%
1.%
14"
1D"
15"
1E"
1[!
0@#
1D#
1^"
0u"
09#
0>#
0B#
1~"
1,#
17#
01#
05#
0-%
1'%
1,
1+
1'
1&
1"!
0E#
1H#
1S%
0c%
0P%
1V%
1L%
1M%
1H"
0M"
1_"
1&%
1;#
1@#
07#
1^#
0<#
0A#
1F#
1J#
1N#
1R#
1V#
0I#
1L#
0_
1Z
0F#
1%%
0'%
0(%
1N"
0>"
0M#
1P#
1<#
1A#
0J#
1$%
1`
0+!
0Q#
1T#
12"
0N#
1#%
0U#
1#!
0R#
1"%
0V#
#40000
1i
1C!
1X"
0;%
0Z"
0\"
#60000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
1O$
0v"
1E$
1F$
1a#
08%
0s$
0r$
1:%
0~$
1!%
1t"
0]"
1w"
06#
0#$
0^"
1`"
0s"
1|"
1}"
0/#
1`#
0f#
1T%
0e%
0^%
1`%
1-%
1X%
1_%
0W%
0.%
0[!
1Z!
1q"
1^"
0`"
1.#
0^#
0_"
1u"
1+#
1W#
0~"
0,#
11#
15#
0-%
0,%
0"!
1!!
0q"
0S%
1c%
1P%
0[%
0\%
0N%
0f!
1k!
0H"
1M"
1r"
1_"
1,%
13#
0:#
0.#
14#
0<#
0A#
14
0/
1_
0Z
0r"
1N%
0)%
0N"
1S"
02"
0;#
03#
1:#
04#
1(%
1e
0`
0#!
1)%
1;#
0(%
#80000
1i
1C!
1X"
0;%
0Z"
0\"
#100000
0i
1-!
1,!
0C!
1J!
1I!
1$#
1&#
0X"
1;%
0G%
0I%
1(#
1Z"
1\"
0Q%
1P$
1v"
0>$
0=$
1.#
14%
15%
0:%
0!%
0N%
0t"
1]"
0w"
0}"
16#
1#$
1/#
0;#
0h#
0@#
0]#
13#
0:#
14#
1'%
1(%
0T%
0X%
0_%
1e%
1W%
1.%
04"
0D"
05"
0E"
1[!
0^"
1`"
0)%
0u"
0.#
0(#
1,#
01#
05#
1;#
0?#
1-%
0,
0+
0'
0&
1"!
1q"
0(%
1S%
0c%
1Q%
1N%
1H"
0M"
0_"
1@#
0D#
0,%
03#
1:#
1g#
1<#
0'%
0_
1Z
1r"
1E#
0H#
1)%
1N"
1A#
0;#
1?#
0&%
04#
1I#
0L#
1(%
1`
1F#
0@#
1D#
0%%
17"
0<#
1M#
0P#
1'%
1J#
0E#
1H#
0$%
1$!
0A#
1Q#
0T#
1&%
1N#
0I#
1L#
0#%
0F#
1U#
1%%
1R#
0M#
1P#
0"%
0J#
1$%
1V#
0Q#
1T#
0N#
1#%
0U#
0R#
1"%
0V#
#120000
1i
1C!
1X"
0;%
0Z"
0\"
#140000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
0O$
1N$
0v"
1:%
0}$
1~$
1!%
1t"
0]"
1w"
06#
0#$
1^"
0`"
0q"
1a"
1}"
0/#
1T%
0e%
1,%
0-%
1X%
1_%
0W%
0.%
0[!
1Y!
0Z!
1b"
1q"
0a"
0^"
1u"
0g#
1_"
0r"
1(#
0,#
11#
15#
1-%
0,%
0"!
0!!
1~
0b"
0S%
1c%
0Q%
0H"
1M"
1r"
0_"
1.#
1_
0Z
0N%
0N"
07"
13#
0:#
14#
0`
0$!
0)%
1;#
0?#
0(%
1@#
0D#
0'%
1E#
0H#
0&%
1I#
0L#
0%%
1M#
0P#
0$%
1Q#
0T#
0#%
1U#
0"%
#160000
1i
1C!
1X"
0;%
0Z"
0\"
#180000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
1?$
06%
0:%
0!%
0t"
1]"
0w"
1z"
0|"
0}"
16#
1#$
1/#
03#
1:#
1)%
0T%
0X%
0_%
1e%
1^%
0]%
1W%
1.%
16"
1F"
1[!
0;#
1?#
1^"
0u"
0.#
1X#
0W#
1~"
0(#
1,#
1Y#
01#
05#
0-%
1(%
1-
1(
1"!
0@#
1D#
1S%
0c%
1Q%
0P%
1[%
0Z%
1N%
1H"
0M"
1_"
1'%
13#
0Y#
1p#
04#
1A#
1F#
1J#
1N#
1R#
1V#
0E#
1H#
0_
1Z
0A#
1&%
0)%
1N"
0S"
1R"
0I#
1L#
14#
0F#
1%%
0e
1d
1`
0M#
1P#
18"
0J#
1$%
0Q#
1T#
1%!
0N#
1#%
0U#
0R#
1"%
0V#
#200000
1i
1C!
1X"
0;%
0Z"
0\"
#220000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
1O$
0v"
17$
1r#
07%
0l$
1:%
0~$
1!%
1t"
0]"
1w"
06#
0#$
0^"
1`"
0z"
0/#
1q#
1v#
1w#
1u#
1T%
1]%
1-%
1X%
1_%
0W%
0.%
0[!
1Z!
0q"
1a"
1^"
0`"
1u"
1.#
0p#
0_"
0+#
0X#
11#
15#
0-%
1,%
0"!
1!!
1q"
0a"
1b"
0S%
1Z%
1\%
0N%
1w!
1u!
1v!
1z!
0H"
1M"
0r"
1_"
0,%
03#
0b"
1C
1@
1?
1>
1_
0Z
1r"
1)%
0R"
08"
0d
0%!
#240000
1i
1C!
1X"
0;%
0Z"
0\"
#260000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
0:%
0!%
0t"
1]"
0w"
1z"
1|"
16#
1#$
1/#
0T%
0X%
0_%
0^%
0]%
1W%
1.%
1[!
0^"
1`"
0u"
0.#
1X#
0~"
1+#
1W#
1^#
01#
05#
1-%
1"!
0q"
1a"
1S%
0[%
0\%
1P%
0Z%
1N%
1H"
0M"
0_"
1,%
13#
0^#
1y#
04#
1b"
0_
1Z
0r"
0)%
12"
1S"
1R"
14#
1#!
1e
1d
19"
02"
1&!
0#!
#280000
1i
1C!
1X"
0;%
0Z"
0\"
#300000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
0O$
1M$
0N$
0v"
1`$
0h$
1:%
1}$
0|$
1~$
1!%
1t"
0]"
1w"
06#
0#$
1^"
0`"
0b"
1c"
1q"
0a"
0z"
0/#
1z#
1}#
1~#
1!$
1T%
1]%
0,%
0-%
1X%
1_%
0W%
0.%
0[!
0Y!
1X!
0Z!
1b"
0c"
1o"
0q"
0^"
1u"
0y#
1_"
1r"
0X#
11#
15#
1-%
1,%
0+%
0"!
0!!
0~
1}
0o"
0S%
1Z%
1|!
1}!
1~!
1#"
0H"
1M"
1p"
0r"
0_"
1+%
04#
1J
1G
1F
1E
1_
0Z
0p"
0R"
09"
0d
0&!
#320000
1i
1C!
1X"
0;%
0Z"
0\"
#340000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
0?$
16%
0:%
0!%
0t"
1]"
0w"
0|"
1!#
16#
1#$
1/#
03#
1)%
0T%
0X%
0_%
0a%
1^%
1W%
1.%
06"
0F"
1[!
1^"
0u"
1~"
0+#
0W#
1"#
06#
1g#
01#
05#
0-%
0-
0(
1"!
1S%
1_%
0Y%
1[%
1\%
0P%
1H"
0M"
1_"
1$$
0g#
0_
1Z
17"
1Q"
0S"
1$!
0e
1c
07"
1:"
0$!
1'!
#360000
1i
1C!
1X"
0;%
0Z"
0\"
#380000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
1O$
0v"
1:%
0~$
1!%
1t"
0]"
1w"
0#$
0^"
1`"
1z"
0!#
0/#
1T%
1a%
0]%
1-%
1X%
0W%
0.%
0[!
1Z!
1q"
1^"
0`"
1u"
1-#
0$$
0_"
1+#
1X#
0"#
11#
15#
0-%
0,%
0"!
1!!
0q"
0S%
1Y%
0Z%
0\%
0O%
0H"
1M"
1r"
1_"
1,%
0-#
1.#
1_
0Z
0r"
0N%
1O%
0Q"
1R"
0:"
13#
0:#
14#
1d
0c
0'!
0)%
1;#
0?#
0(%
1@#
0D#
0'%
1E#
0H#
0&%
1I#
0L#
0%%
1M#
0P#
0$%
1Q#
0T#
0#%
1U#
0"%
#400000
1i
1C!
1X"
0;%
0Z"
0\"
#420000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
1?$
06%
0:%
0!%
0t"
1]"
0w"
0z"
1|"
1!#
16#
1#$
1/#
03#
1:#
1)%
0T%
0X%
0_%
0a%
0^%
1]%
1W%
1.%
16"
1F"
1[!
0;#
1?#
0^"
1`"
0u"
0.#
0X#
0~"
1W#
1"#
06#
1p#
01#
05#
1-%
1(%
1-
1(
1"!
1q"
0@#
1D#
1S%
1_%
0Y%
0[%
1P%
1Z%
1N%
1H"
0M"
0_"
1'%
0,%
13#
1,$
0p#
04#
1A#
1F#
1J#
1N#
1R#
1V#
0E#
1H#
0_
1Z
1r"
0A#
1&%
0)%
18"
1Q"
1S"
0R"
0I#
1L#
14#
0F#
1%%
1%!
1e
0d
1c
0M#
1P#
08"
1;"
0J#
1$%
0Q#
1T#
0%!
1(!
0N#
1#%
0U#
0R#
1"%
0V#
#440000
1i
1C!
1X"
0;%
0Z"
0\"
#460000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
0O$
1N$
0v"
1d$
0i%
1:%
0}$
1~$
1!%
1t"
0]"
1w"
0#$
1^"
0`"
0q"
1a"
1z"
0!#
0/#
1-$
10$
11$
12$
1T%
1a%
0]%
1,%
0-%
1X%
0W%
0.%
0[!
1Y!
0Z!
0b"
1c"
1q"
0a"
0^"
1u"
0,$
1_"
0r"
1X#
0"#
11#
15#
1-%
0,%
0"!
0!!
1~
1b"
0c"
1o"
0S%
1Y%
0Z%
1,"
1-"
1."
11"
0H"
1M"
1r"
0_"
0+%
04#
0o"
1X
1U
1T
1S
1_
0Z
1p"
1+%
0Q"
1R"
0;"
0p"
1d
0c
0(!
#480000
1i
1C!
1X"
0;%
0Z"
0\"
#500000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
0?$
16%
0:%
0!%
0t"
1]"
0w"
0z"
1}"
16#
1#$
1/#
03#
1)%
0T%
0X%
0_%
0e%
1]%
1W%
1.%
06"
0F"
1[!
1^"
0u"
0X#
1(#
0,#
1y#
01#
05#
0-%
0-
0(
1"!
1S%
1c%
0Q%
1Z%
1H"
0M"
1_"
0y#
0_
1Z
19"
0N"
0R"
1&!
0d
0`
09"
0&!
#520000
1i
1C!
1X"
0;%
0Z"
0\"
#540000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
1O$
0v"
1:%
0~$
1!%
1t"
0]"
1w"
06#
0#$
0^"
1`"
0|"
0}"
1!#
0/#
1T%
0a%
1e%
1^%
1-%
1X%
1_%
0W%
0.%
0[!
1Z!
0q"
1a"
1^"
0`"
1u"
1.#
0_"
0+#
0W#
1~"
0(#
1,#
1"#
11#
15#
0-%
1,%
0"!
1!!
1q"
0a"
0b"
1c"
0S%
0Y%
0c%
1Q%
0P%
1[%
1\%
0N%
0H"
1M"
0r"
1_"
0,%
13#
0:#
1-#
0.#
14#
1o"
1b"
0c"
1_
0Z
1r"
0+%
1N%
0O%
0)%
1Q"
1N"
0S"
0o"
1;#
0?#
1.#
03#
1:#
04#
1p"
0(%
1+%
0e
1c
1`
1@#
0D#
1)%
0N%
0p"
0;#
1?#
0'%
13#
0:#
14#
1E#
0H#
1(%
0@#
1D#
0&%
0)%
1I#
0L#
1;#
0?#
1'%
0E#
1H#
0(%
0%%
1@#
0D#
1M#
0P#
1&%
0I#
1L#
0$%
0'%
1Q#
0T#
1E#
0H#
1%%
0M#
1P#
0&%
0#%
1I#
0L#
1U#
1$%
0Q#
1T#
0"%
0%%
1M#
0P#
1#%
0U#
0$%
1Q#
0T#
1"%
0#%
1U#
0"%
#560000
1i
1C!
1X"
0;%
0Z"
0\"
#580000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
1?$
06%
0:%
0!%
0t"
1]"
0w"
1z"
1}"
0!#
1#$
1/#
03#
1:#
1)%
0T%
0X%
1a%
0e%
0]%
1W%
1.%
16"
1F"
1[!
0;#
1?#
0^"
1`"
0u"
0-#
1+#
1X#
0~"
1%#
0,#
0"#
16#
1$$
01#
05#
1-%
1(%
1-
1(
1"!
0q"
1a"
0@#
1D#
1S%
0_%
1Y%
1c%
0R%
1P%
0Z%
0\%
1O%
1H"
0M"
0_"
1'%
1,%
0.#
0$$
1[#
04#
1A#
1F#
1J#
1N#
1R#
1V#
0E#
1H#
0b"
1c"
0_
1Z
0r"
0A#
1&%
1N%
1:"
0Q"
0N"
1R"
1o"
0I#
1L#
13#
0F#
1%%
0+%
1'!
1d
0c
0`
0M#
1P#
0)%
0:"
1p"
0J#
1$%
14#
0Q#
1T#
0'!
0N#
1#%
0U#
0R#
1"%
0V#
#600000
1i
1C!
1X"
0;%
0Z"
0\"
#620000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
0O$
0M$
1L$
0N$
0v"
1\#
0u$
1:%
1}$
0{$
1|$
1~$
1!%
1t"
0]"
1^"
0`"
1b"
0c"
0o"
1d"
0{"
06#
0#$
1q"
0a"
1s"
0z"
0/#
1T%
1]%
0`%
0,%
1X%
1_%
1d%
1+%
0-%
0.%
1\!
1="
0[!
0Y!
1W!
0X!
0Z!
0b"
1e"
1o"
0d"
0q"
0^"
0p"
1/#
10#
0%#
0+#
0X#
1-%
1,%
0+%
0*%
1n
1*!
0"!
0!!
0~
0}
1|
0e"
1Z%
1\%
1R%
0U%
0T%
0H"
0K"
0J"
1*%
0]
0\
0Z
0R"
1I"
1H"
0d
1[
1Z
#640000
1i
0-!
0,!
1C!
0J!
0I!
0$#
0&#
1X"
0;%
1G%
1I%
0Z"
0\"
#660000
0i
0C!
0X"
1;%
1Z"
1\"
0L$
1{$
0o"
1p"
1u"
1w"
1{"
0/#
00#
1U%
1T%
0d%
0W%
1+%
0W!
0p"
19#
1>#
1B#
11#
15#
0|
0S%
0V%
0L%
0M%
0I"
0H"
1K"
1J"
1M"
1;#
0?#
1@#
0D#
04#
1<#
1A#
1_
1]
1\
0[
0Z
0'%
0(%
1>"
1E#
0H#
0@#
1'%
0&%
1+!
1I#
0L#
0%%
1M#
0P#
0$%
1Q#
0T#
0#%
1U#
0"%
#680000
1i
1C!
1X"
0;%
0Z"
0\"
#700000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
0?$
1>$
1=$
04%
05%
16%
0:%
0!%
0t"
1]"
0w"
0}"
16#
1#$
1/#
03#
0;#
1?#
1h#
1@#
1]#
0'%
1(%
1)%
0T%
0X%
0_%
1e%
1W%
1.%
14"
1D"
15"
1E"
06"
0F"
1[!
0@#
1D#
1^"
0u"
09#
0>#
0B#
1~"
1,#
17#
01#
05#
0-%
1'%
0-
1,
1+
0(
1'
1&
1"!
0E#
1H#
1S%
0c%
0P%
1V%
1L%
1M%
1H"
0M"
1_"
1&%
1;#
1@#
07#
1^#
0<#
0A#
1F#
1J#
1N#
1R#
1V#
0I#
1L#
0_
1Z
0F#
1%%
0'%
0(%
1N"
0>"
0M#
1P#
1<#
1A#
0J#
1$%
1`
0+!
0Q#
1T#
12"
0N#
1#%
0U#
1#!
0R#
1"%
0V#
#720000
1i
1C!
1X"
0;%
0Z"
0\"
#740000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
1O$
0v"
1:%
0~$
1!%
1t"
0]"
1w"
06#
0#$
0^"
1`"
0s"
1|"
1}"
0/#
1T%
0e%
0^%
1`%
1-%
1X%
1_%
0W%
0.%
0[!
1Z!
1q"
1^"
0`"
1.#
0^#
0_"
1u"
1+#
1W#
0~"
0,#
11#
15#
0-%
0,%
0"!
1!!
0q"
0S%
1c%
1P%
0[%
0\%
0N%
0H"
1M"
1r"
1_"
1,%
13#
0:#
0.#
14#
0<#
0A#
1_
0Z
0r"
1N%
0)%
0N"
1S"
02"
0;#
03#
1:#
04#
1(%
1e
0`
0#!
1)%
1;#
0(%
#760000
1i
1C!
1X"
0;%
0Z"
0\"
#780000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
0>$
0=$
14%
15%
0:%
0!%
0t"
1]"
0w"
0}"
16#
1#$
1/#
0;#
0h#
0@#
0]#
1'%
1(%
0T%
0X%
0_%
1e%
1W%
1.%
04"
0D"
05"
0E"
1[!
0^"
1`"
0u"
1,#
01#
05#
1-%
0,
0+
0'
0&
1"!
1q"
1S%
0c%
1H"
0M"
0_"
0,%
1g#
0_
1Z
1r"
1N"
1`
17"
1$!
#800000
1i
1C!
1X"
0;%
0Z"
0\"
#820000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
0O$
1N$
0v"
1:%
0}$
1~$
1!%
1t"
0]"
1w"
06#
0#$
1^"
0`"
0q"
1a"
1}"
0/#
1T%
0e%
1,%
0-%
1X%
1_%
0W%
0.%
0[!
1Y!
0Z!
1b"
1q"
0a"
0^"
1u"
0g#
1_"
0r"
0,#
11#
15#
1-%
0,%
0"!
0!!
1~
0b"
0S%
1c%
0H"
1M"
1r"
0_"
1_
0Z
0N"
07"
0`
0$!
#840000
1i
1C!
1X"
0;%
0Z"
0\"
#860000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
0:%
0!%
0t"
1]"
0w"
1z"
0|"
0}"
16#
1#$
1/#
0T%
0X%
0_%
1e%
1^%
0]%
1W%
1.%
1[!
1^"
0u"
1X#
0W#
1~"
1,#
01#
05#
0-%
1"!
1S%
0c%
0P%
1[%
0Z%
1H"
0M"
1_"
1p#
0_
1Z
1N"
0S"
1R"
0e
1d
1`
18"
1%!
#880000
1i
1C!
1X"
0;%
0Z"
0\"
#900000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
1O$
0v"
07$
0r#
17%
1l$
1:%
0~$
1!%
1t"
0]"
1w"
06#
0#$
0^"
1`"
0z"
0/#
0q#
0v#
0w#
0u#
1T%
1]%
1-%
1X%
1_%
0W%
0.%
0[!
1Z!
0q"
1a"
1^"
0`"
1u"
1.#
0p#
0_"
0+#
0X#
11#
15#
0-%
1,%
0"!
1!!
1q"
0a"
1b"
0S%
1Z%
1\%
0N%
0w!
0u!
0v!
0z!
0H"
1M"
0r"
1_"
0,%
13#
0:#
14#
0b"
0C
0@
0?
0>
1_
0Z
1r"
0)%
0R"
08"
1;#
0?#
0(%
0d
0%!
1@#
0D#
0'%
1E#
0H#
0&%
1I#
0L#
0%%
1M#
0P#
0$%
1Q#
0T#
0#%
1U#
0"%
#920000
1i
1C!
1X"
0;%
0Z"
0\"
#940000
0i
0C!
0X"
1;%
1Z"
1\"
1P$
1v"
1?$
06%
0:%
0!%
0t"
1]"
0w"
1z"
1|"
16#
1#$
1/#
03#
1:#
1)%
0T%
0X%
0_%
0^%
0]%
1W%
1.%
16"
1F"
1[!
0;#
1?#
0^"
1`"
0u"
0.#
1X#
0~"
1+#
1W#
1^#
01#
05#
1-%
1(%
1-
1(
1"!
0q"
1a"
0@#
1D#
1S%
0[%
0\%
1P%
0Z%
1N%
1H"
0M"
0_"
1'%
1,%
13#
0^#
1y#
04#
1A#
1F#
1J#
1N#
1R#
1V#
0E#
1H#
1b"
0_
1Z
0r"
0A#
1&%
0)%
12"
1S"
1R"
0I#
1L#
14#
0F#
1%%
1#!
1e
1d
0M#
1P#
19"
02"
0J#
1$%
0Q#
1T#
1&!
0#!
0N#
1#%
0U#
0R#
1"%
0V#
#960000
1i
1C!
1X"
0;%
0Z"
0\"
#980000
0i
0C!
0X"
1;%
1Z"
1\"
0P$
0O$
1M$
0N$
0v"
1:%
1}$
0|$
1~$
1!%
1t"
0]"
1w"
06#
0#$
1^"
0`"
0b"
1c"
1q"
0a"
0z"
0/#
1T%
1]%
0,%
0-%
1X%
1_%
0W%
0.%
0[!
0Y!
1X!
0Z!
1b"
0c"
1o"
0q"
0^"
1u"
0y#
1_"
1r"
0X#
11#
15#
1-%
1,%
0+%
0"!
0!!
0~
1}
0o"
0S%
1Z%
0H"
1M"
1p"
0r"
0_"
1+%
04#
1_
0Z
0p"
0R"
09"
0d
0&!
#1000000
