$comment
	File created using the following command:
		vcd file jeq.msim.vcd -direction
$end
$date
	Wed Sep 21 17:42:52 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_2_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LED_FlagIN $end
$var wire 1 ' LED_FlagOUT $end
$var wire 1 ( LED_Hab $end
$var wire 1 ) LED_INSTRU [12] $end
$var wire 1 * LED_INSTRU [11] $end
$var wire 1 + LED_INSTRU [10] $end
$var wire 1 , LED_INSTRU [9] $end
$var wire 1 - LED_INSTRU [8] $end
$var wire 1 . LED_INSTRU [7] $end
$var wire 1 / LED_INSTRU [6] $end
$var wire 1 0 LED_INSTRU [5] $end
$var wire 1 1 LED_INSTRU [4] $end
$var wire 1 2 LED_INSTRU [3] $end
$var wire 1 3 LED_INSTRU [2] $end
$var wire 1 4 LED_INSTRU [1] $end
$var wire 1 5 LED_INSTRU [0] $end
$var wire 1 6 LED_OUT [7] $end
$var wire 1 7 LED_OUT [6] $end
$var wire 1 8 LED_OUT [5] $end
$var wire 1 9 LED_OUT [4] $end
$var wire 1 : LED_OUT [3] $end
$var wire 1 ; LED_OUT [2] $end
$var wire 1 < LED_OUT [1] $end
$var wire 1 = LED_OUT [0] $end
$var wire 1 > PC_OUT [8] $end
$var wire 1 ? PC_OUT [7] $end
$var wire 1 @ PC_OUT [6] $end
$var wire 1 A PC_OUT [5] $end
$var wire 1 B PC_OUT [4] $end
$var wire 1 C PC_OUT [3] $end
$var wire 1 D PC_OUT [2] $end
$var wire 1 E PC_OUT [1] $end
$var wire 1 F PC_OUT [0] $end

$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var wire 1 J devoe $end
$var wire 1 K devclrn $end
$var wire 1 L devpor $end
$var wire 1 M ww_devoe $end
$var wire 1 N ww_devclrn $end
$var wire 1 O ww_devpor $end
$var wire 1 P ww_CLOCK_50 $end
$var wire 1 Q ww_KEY [3] $end
$var wire 1 R ww_KEY [2] $end
$var wire 1 S ww_KEY [1] $end
$var wire 1 T ww_KEY [0] $end
$var wire 1 U ww_PC_OUT [8] $end
$var wire 1 V ww_PC_OUT [7] $end
$var wire 1 W ww_PC_OUT [6] $end
$var wire 1 X ww_PC_OUT [5] $end
$var wire 1 Y ww_PC_OUT [4] $end
$var wire 1 Z ww_PC_OUT [3] $end
$var wire 1 [ ww_PC_OUT [2] $end
$var wire 1 \ ww_PC_OUT [1] $end
$var wire 1 ] ww_PC_OUT [0] $end
$var wire 1 ^ ww_LED_FlagIN $end
$var wire 1 _ ww_LED_FlagOUT $end
$var wire 1 ` ww_LED_Hab $end
$var wire 1 a ww_LED_INSTRU [12] $end
$var wire 1 b ww_LED_INSTRU [11] $end
$var wire 1 c ww_LED_INSTRU [10] $end
$var wire 1 d ww_LED_INSTRU [9] $end
$var wire 1 e ww_LED_INSTRU [8] $end
$var wire 1 f ww_LED_INSTRU [7] $end
$var wire 1 g ww_LED_INSTRU [6] $end
$var wire 1 h ww_LED_INSTRU [5] $end
$var wire 1 i ww_LED_INSTRU [4] $end
$var wire 1 j ww_LED_INSTRU [3] $end
$var wire 1 k ww_LED_INSTRU [2] $end
$var wire 1 l ww_LED_INSTRU [1] $end
$var wire 1 m ww_LED_INSTRU [0] $end
$var wire 1 n ww_LED_OUT [7] $end
$var wire 1 o ww_LED_OUT [6] $end
$var wire 1 p ww_LED_OUT [5] $end
$var wire 1 q ww_LED_OUT [4] $end
$var wire 1 r ww_LED_OUT [3] $end
$var wire 1 s ww_LED_OUT [2] $end
$var wire 1 t ww_LED_OUT [1] $end
$var wire 1 u ww_LED_OUT [0] $end
$var wire 1 v \CLOCK_50~input_o\ $end
$var wire 1 w \KEY[1]~input_o\ $end
$var wire 1 x \KEY[2]~input_o\ $end
$var wire 1 y \KEY[3]~input_o\ $end
$var wire 1 z \PC_OUT[0]~output_o\ $end
$var wire 1 { \PC_OUT[1]~output_o\ $end
$var wire 1 | \PC_OUT[2]~output_o\ $end
$var wire 1 } \PC_OUT[3]~output_o\ $end
$var wire 1 ~ \PC_OUT[4]~output_o\ $end
$var wire 1 !! \PC_OUT[5]~output_o\ $end
$var wire 1 "! \PC_OUT[6]~output_o\ $end
$var wire 1 #! \PC_OUT[7]~output_o\ $end
$var wire 1 $! \PC_OUT[8]~output_o\ $end
$var wire 1 %! \LED_FlagIN~output_o\ $end
$var wire 1 &! \LED_FlagOUT~output_o\ $end
$var wire 1 '! \LED_Hab~output_o\ $end
$var wire 1 (! \LED_INSTRU[0]~output_o\ $end
$var wire 1 )! \LED_INSTRU[1]~output_o\ $end
$var wire 1 *! \LED_INSTRU[2]~output_o\ $end
$var wire 1 +! \LED_INSTRU[3]~output_o\ $end
$var wire 1 ,! \LED_INSTRU[4]~output_o\ $end
$var wire 1 -! \LED_INSTRU[5]~output_o\ $end
$var wire 1 .! \LED_INSTRU[6]~output_o\ $end
$var wire 1 /! \LED_INSTRU[7]~output_o\ $end
$var wire 1 0! \LED_INSTRU[8]~output_o\ $end
$var wire 1 1! \LED_INSTRU[9]~output_o\ $end
$var wire 1 2! \LED_INSTRU[10]~output_o\ $end
$var wire 1 3! \LED_INSTRU[11]~output_o\ $end
$var wire 1 4! \LED_INSTRU[12]~output_o\ $end
$var wire 1 5! \LED_OUT[0]~output_o\ $end
$var wire 1 6! \LED_OUT[1]~output_o\ $end
$var wire 1 7! \LED_OUT[2]~output_o\ $end
$var wire 1 8! \LED_OUT[3]~output_o\ $end
$var wire 1 9! \LED_OUT[4]~output_o\ $end
$var wire 1 :! \LED_OUT[5]~output_o\ $end
$var wire 1 ;! \LED_OUT[6]~output_o\ $end
$var wire 1 <! \LED_OUT[7]~output_o\ $end
$var wire 1 =! \KEY[0]~input_o\ $end
$var wire 1 >! \incrementaPC|Add0~2\ $end
$var wire 1 ?! \incrementaPC|Add0~6\ $end
$var wire 1 @! \incrementaPC|Add0~10\ $end
$var wire 1 A! \incrementaPC|Add0~14\ $end
$var wire 1 B! \incrementaPC|Add0~18\ $end
$var wire 1 C! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 D! \MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 E! \incrementaPC|Add0~22\ $end
$var wire 1 F! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 G! \MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 H! \incrementaPC|Add0~26\ $end
$var wire 1 I! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 J! \MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 K! \ROM1|memROM~13_combout\ $end
$var wire 1 L! \ROM1|memROM~14_combout\ $end
$var wire 1 M! \incrementaPC|Add0~30\ $end
$var wire 1 N! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 O! \MUX2|saida_MUX[8]~8_combout\ $end
$var wire 1 P! \ROM1|memROM~1_combout\ $end
$var wire 1 Q! \ROM1|memROM~11_combout\ $end
$var wire 1 R! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 S! \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 T! \ROM1|memROM~10_combout\ $end
$var wire 1 U! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 V! \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 W! \ROM1|memROM~9_combout\ $end
$var wire 1 X! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 Y! \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 Z! \ROM1|memROM~0_combout\ $end
$var wire 1 [! \ROM1|memROM~2_combout\ $end
$var wire 1 \! \ROM1|memROM~3_combout\ $end
$var wire 1 ]! \ROM1|memROM~4_combout\ $end
$var wire 1 ^! \ROM1|memROM~5_combout\ $end
$var wire 1 _! \ROM1|memROM~6_combout\ $end
$var wire 1 `! \ROM1|memROM~7_combout\ $end
$var wire 1 a! \ROM1|memROM~8_combout\ $end
$var wire 1 b! \decoder|saida[4]~0_combout\ $end
$var wire 1 c! \decoder|Equal4~0_combout\ $end
$var wire 1 d! \ULA1|Equal1~0_combout\ $end
$var wire 1 e! \ROM1|memROM~15_combout\ $end
$var wire 1 f! \ROM1|memROM~16_combout\ $end
$var wire 1 g! \ULA1|Add0~34_cout\ $end
$var wire 1 h! \ULA1|Add0~5_sumout\ $end
$var wire 1 i! \decoder|saida[5]~2_combout\ $end
$var wire 1 j! \RAM|process_0~0_combout\ $end
$var wire 1 k! \RAM|ram~164_combout\ $end
$var wire 1 l! \RAM|ram~17_q\ $end
$var wire 1 m! \RAM|ram~165_combout\ $end
$var wire 1 n! \RAM|ram~25_q\ $end
$var wire 1 o! \RAM|ram~148_combout\ $end
$var wire 1 p! \RAM|ram~149_combout\ $end
$var wire 1 q! \MUX1|saida_MUX[0]~1_combout\ $end
$var wire 1 r! \ULA1|Add0~6\ $end
$var wire 1 s! \ULA1|Add0~1_sumout\ $end
$var wire 1 t! \RAM|ram~18_q\ $end
$var wire 1 u! \RAM|ram~145_combout\ $end
$var wire 1 v! \RAM|ram~26_q\ $end
$var wire 1 w! \RAM|ram~146_combout\ $end
$var wire 1 x! \RAM|ram~147_combout\ $end
$var wire 1 y! \MUX1|saida_MUX[1]~0_combout\ $end
$var wire 1 z! \FlagIgualIN~0_combout\ $end
$var wire 1 {! \ULA1|Add0~2\ $end
$var wire 1 |! \ULA1|Add0~21_sumout\ $end
$var wire 1 }! \RAM|ram~19_q\ $end
$var wire 1 ~! \RAM|ram~27_q\ $end
$var wire 1 !" \RAM|ram~157_combout\ $end
$var wire 1 "" \RAM|ram~158_combout\ $end
$var wire 1 #" \MUX1|saida_MUX[2]~4_combout\ $end
$var wire 1 $" \ULA1|Add0~22\ $end
$var wire 1 %" \ULA1|Add0~17_sumout\ $end
$var wire 1 &" \RAM|ram~20_q\ $end
$var wire 1 '" \RAM|ram~154_combout\ $end
$var wire 1 (" \RAM|ram~28_q\ $end
$var wire 1 )" \RAM|ram~155_combout\ $end
$var wire 1 *" \RAM|ram~156_combout\ $end
$var wire 1 +" \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 ," \ULA1|Add0~18\ $end
$var wire 1 -" \ULA1|Add0~13_sumout\ $end
$var wire 1 ." \RAM|ram~21_q\ $end
$var wire 1 /" \RAM|ram~29_q\ $end
$var wire 1 0" \RAM|ram~150_combout\ $end
$var wire 1 1" \MUX1|saida_MUX[4]~7_combout\ $end
$var wire 1 2" \ULA1|Add0~14\ $end
$var wire 1 3" \ULA1|Add0~9_sumout\ $end
$var wire 1 4" \RAM|ram~22_q\ $end
$var wire 1 5" \RAM|ram~151_combout\ $end
$var wire 1 6" \RAM|ram~30_q\ $end
$var wire 1 7" \RAM|ram~152_combout\ $end
$var wire 1 8" \RAM|ram~153_combout\ $end
$var wire 1 9" \MUX1|saida_MUX[5]~2_combout\ $end
$var wire 1 :" \FlagIgualIN~1_combout\ $end
$var wire 1 ;" \FlagIgualIN~2_combout\ $end
$var wire 1 <" \ULA1|Add0~10\ $end
$var wire 1 =" \ULA1|Add0~25_sumout\ $end
$var wire 1 >" \RAM|ram~23_q\ $end
$var wire 1 ?" \RAM|ram~31_q\ $end
$var wire 1 @" \RAM|ram~159_combout\ $end
$var wire 1 A" \RAM|ram~160_combout\ $end
$var wire 1 B" \MUX1|saida_MUX[6]~5_combout\ $end
$var wire 1 C" \ULA1|Add0~26\ $end
$var wire 1 D" \ULA1|Add0~29_sumout\ $end
$var wire 1 E" \RAM|ram~24_q\ $end
$var wire 1 F" \RAM|ram~161_combout\ $end
$var wire 1 G" \RAM|ram~32_q\ $end
$var wire 1 H" \RAM|ram~162_combout\ $end
$var wire 1 I" \RAM|ram~163_combout\ $end
$var wire 1 J" \MUX1|saida_MUX[7]~6_combout\ $end
$var wire 1 K" \FlagIgualIN~3_combout\ $end
$var wire 1 L" \decoder|saida~1_combout\ $end
$var wire 1 M" \REGB|DOUT~0_combout\ $end
$var wire 1 N" \REGB|DOUT~q\ $end
$var wire 1 O" \SelMUX2~0_combout\ $end
$var wire 1 P" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 Q" \MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 R" \ROM1|memROM~17_combout\ $end
$var wire 1 S" \ROM1|memROM~12_combout\ $end
$var wire 1 T" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 U" \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 V" \FlagIgualIN~combout\ $end
$var wire 1 W" \ULA1|saida[0]~0_combout\ $end
$var wire 1 X" \ULA1|saida[1]~1_combout\ $end
$var wire 1 Y" \ULA1|saida[2]~2_combout\ $end
$var wire 1 Z" \ULA1|saida[3]~3_combout\ $end
$var wire 1 [" \ULA1|saida[4]~4_combout\ $end
$var wire 1 \" \ULA1|saida[5]~5_combout\ $end
$var wire 1 ]" \ULA1|saida[6]~6_combout\ $end
$var wire 1 ^" \ULA1|saida[7]~7_combout\ $end
$var wire 1 _" \REGA|DOUT\ [7] $end
$var wire 1 `" \REGA|DOUT\ [6] $end
$var wire 1 a" \REGA|DOUT\ [5] $end
$var wire 1 b" \REGA|DOUT\ [4] $end
$var wire 1 c" \REGA|DOUT\ [3] $end
$var wire 1 d" \REGA|DOUT\ [2] $end
$var wire 1 e" \REGA|DOUT\ [1] $end
$var wire 1 f" \REGA|DOUT\ [0] $end
$var wire 1 g" \PC|DOUT\ [8] $end
$var wire 1 h" \PC|DOUT\ [7] $end
$var wire 1 i" \PC|DOUT\ [6] $end
$var wire 1 j" \PC|DOUT\ [5] $end
$var wire 1 k" \PC|DOUT\ [4] $end
$var wire 1 l" \PC|DOUT\ [3] $end
$var wire 1 m" \PC|DOUT\ [2] $end
$var wire 1 n" \PC|DOUT\ [1] $end
$var wire 1 o" \PC|DOUT\ [0] $end
$var wire 1 p" \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 q" \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 r" \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 s" \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 t" \ULA1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 u" \ALT_INV_SelMUX2~0_combout\ $end
$var wire 1 v" \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 w" \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 x" \decoder|ALT_INV_saida~1_combout\ $end
$var wire 1 y" \REGB|ALT_INV_DOUT~q\ $end
$var wire 1 z" \ALT_INV_FlagIgualIN~combout\ $end
$var wire 1 {" \ALT_INV_FlagIgualIN~3_combout\ $end
$var wire 1 |" \MUX1|ALT_INV_saida_MUX[7]~6_combout\ $end
$var wire 1 }" \RAM|ALT_INV_ram~163_combout\ $end
$var wire 1 ~" \RAM|ALT_INV_ram~162_combout\ $end
$var wire 1 !# \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 "# \RAM|ALT_INV_ram~161_combout\ $end
$var wire 1 ## \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 $# \MUX1|ALT_INV_saida_MUX[6]~5_combout\ $end
$var wire 1 %# \RAM|ALT_INV_ram~160_combout\ $end
$var wire 1 &# \RAM|ALT_INV_ram~159_combout\ $end
$var wire 1 '# \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 (# \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 )# \ALT_INV_FlagIgualIN~2_combout\ $end
$var wire 1 *# \MUX1|ALT_INV_saida_MUX[2]~4_combout\ $end
$var wire 1 +# \RAM|ALT_INV_ram~158_combout\ $end
$var wire 1 ,# \RAM|ALT_INV_ram~157_combout\ $end
$var wire 1 -# \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 .# \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 /# \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 0# \RAM|ALT_INV_ram~156_combout\ $end
$var wire 1 1# \RAM|ALT_INV_ram~155_combout\ $end
$var wire 1 2# \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 3# \RAM|ALT_INV_ram~154_combout\ $end
$var wire 1 4# \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 5# \ALT_INV_FlagIgualIN~1_combout\ $end
$var wire 1 6# \MUX1|ALT_INV_saida_MUX[5]~2_combout\ $end
$var wire 1 7# \RAM|ALT_INV_ram~153_combout\ $end
$var wire 1 8# \RAM|ALT_INV_ram~152_combout\ $end
$var wire 1 9# \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 :# \RAM|ALT_INV_ram~151_combout\ $end
$var wire 1 ;# \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 <# \RAM|ALT_INV_ram~150_combout\ $end
$var wire 1 =# \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 ># \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 ?# \ALT_INV_FlagIgualIN~0_combout\ $end
$var wire 1 @# \MUX1|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 A# \RAM|ALT_INV_ram~149_combout\ $end
$var wire 1 B# \RAM|ALT_INV_ram~148_combout\ $end
$var wire 1 C# \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 D# \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 E# \MUX1|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 F# \RAM|ALT_INV_ram~147_combout\ $end
$var wire 1 G# \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 H# \RAM|ALT_INV_ram~146_combout\ $end
$var wire 1 I# \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 J# \RAM|ALT_INV_ram~145_combout\ $end
$var wire 1 K# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 L# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 M# \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 N# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 O# \decoder|ALT_INV_Equal4~0_combout\ $end
$var wire 1 P# \decoder|ALT_INV_saida[4]~0_combout\ $end
$var wire 1 Q# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 R# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 S# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 T# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 U# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 V# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 W# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 X# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 Y# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 Z# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 [# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 \# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 ]# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 ^# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 _# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 `# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 a# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 b# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 c# \MUX1|ALT_INV_saida_MUX[4]~7_combout\ $end
$var wire 1 d# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 e# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 f# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 g# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 h# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 i# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 j# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 k# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 l# \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 m# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 n# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 o# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 p# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 q# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 r# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 s# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 t# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 u# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 v# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 w# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 x# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 y# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 z# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 {# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 |# \ULA1|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
1&
0'
0(
0G
1H
xI
1J
1K
1L
1M
1N
1O
xP
1^
0_
0`
xv
xw
xx
xy
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
1%!
0&!
0'!
0(!
0)!
1*!
0+!
0,!
0-!
0.!
0/!
00!
01!
12!
13!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
1g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
1{!
0|!
0}!
0~!
0!"
0""
0#"
1$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
1,"
0-"
0."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
09"
1:"
1;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1K"
0L"
0M"
0N"
1O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
1p"
1q"
1r"
1s"
1t"
0u"
1v"
1w"
1x"
1y"
1z"
0{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
0)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
05#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
0?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
0Q#
1R#
1S#
1T#
1U#
0V#
1W#
0X#
1Y#
1c#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
0t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
x"
x#
x$
0%
xQ
xR
xS
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0a
1b
1c
0d
0e
0f
0g
0h
0i
0j
1k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
0)
1*
1+
0,
0-
0.
0/
00
01
02
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#10000
1%
1T
1=!
1m"
0`#
1U!
0\!
1R"
0q"
1V#
0r#
1|
1]!
1S"
1[
0G#
0U#
1D
1b!
1c!
1d!
1i!
0O"
1U"
1u"
0t"
0O#
0P#
1(!
02!
1q!
1#"
0g!
1h!
0r!
1s!
0{!
1|!
0$"
1%"
0,"
1-"
02"
13"
0<"
1="
0C"
1D"
1m
0u#
0v#
0z#
0y#
0x#
0w#
0|#
0{#
0*#
0@#
0c
15
0D"
0="
03"
0-"
0%"
0|!
0s!
0h!
0+
1h!
1|!
1W"
0z!
1Y"
0;"
1{#
1|#
1w#
1x#
1y#
1z#
1v#
1u#
1)#
1?#
0w#
0{#
1V"
0z"
17!
15!
1s
1u
1=
1;
0%!
0^
0&
#20000
0%
0T
0=!
#30000
1%
1T
1=!
1f"
1d"
1o"
0b#
0i#
0k#
0h!
1r!
0|!
1$"
0T"
1>!
1K!
1T!
1Z!
1j!
0R"
1q"
0p"
0Y#
0L#
0w"
1t#
1w#
1{#
1z
1X!
1%"
1s!
0U"
1L!
0#"
1[!
1m!
0S"
0|#
0x#
0s#
1]
1G#
0W#
1*#
0v"
1F
1Y!
0*!
1|!
0$"
1;"
0Y"
0c!
0i!
1k!
0m!
0q!
1@#
1O#
0)#
0w#
0k
0(!
11!
10!
0%"
03
1h!
0r!
1z!
0W"
1x#
0m
1d
1e
0?#
0{#
05
1-
1,
07!
0s!
0V"
1|#
0s
1z"
0;
05!
0u
0=
1%!
1^
1&
#40000
0%
0T
0=!
#50000
1%
1T
1=!
1n"
1l!
1}!
0o"
1b#
0.#
0D#
0a#
0X!
1?!
1o!
1!"
1T"
0>!
0Z!
1^!
1`!
0j!
1p"
0R#
0T#
1Y#
0t#
0,#
0B#
1s#
0z
1{
1X!
0?!
0U!
1@!
0Y!
1p!
1""
1U"
0[!
1_!
1e!
0a!
0k!
1r#
0s#
0]
1\
1R!
1U!
0@!
1Q#
0s"
0S#
1W#
0+#
0A#
0F
1E
1Y!
0V!
0r#
0q#
1q!
1#"
13"
1="
1D"
1f!
1g!
0b!
0d!
1L"
0R!
1S!
1V!
1q#
0x"
1t"
1P#
0r"
0u#
0v#
0z#
0*#
0@#
03!
14!
01!
0h!
1r!
0z!
0:"
0;"
0K"
1W"
1Y"
1\"
1]"
1^"
1s!
1%"
1-"
1M"
0S!
1{#
0b
1a
0d
0s!
1{!
0y#
0x#
0|#
1{"
1)#
15#
1?#
0,
0*
1)
1'!
1z!
0W"
1|#
0M"
1V"
0z!
1X"
1Z"
1["
0|!
1$"
0?#
1`
1z!
0X"
1w#
1?#
0z"
1(
1<!
1;!
1:!
17!
15!
0%"
1,"
0?#
0Y"
1x#
1n
1o
1p
1s
1u
05!
0-"
12"
1=
1;
18
17
16
19!
18!
16!
1;"
0Z"
1y#
0u
0%!
06!
03"
1<"
0)#
1q
1r
1t
0=
0["
1z#
0^
0t
1<
1:
19
07!
0="
1C"
0&
0<
1:"
0\"
1v#
0s
08!
0D"
05#
0;
0]"
1u#
0r
09!
0:
1K"
0^"
0q
0:!
0{"
09
0p
0;!
1M"
0V"
08
1z"
0o
0<!
07
0n
06
1%!
1^
1&
#60000
0%
0T
0=!
#70000
1%
1T
1=!
1N"
1o"
0b#
0y"
0T"
1>!
0K!
1\!
0^!
0`!
1R"
0q"
1R#
1T#
0V#
1w"
1t#
1z
1&!
0X!
1?!
0U"
0L!
0]!
0_!
0e!
1a!
1S"
1s#
1]
1_
0U!
1@!
0G#
0Q#
1s"
1S#
1U#
1v"
1F
1'
0Y!
1r#
0f!
0L"
1O"
0o!
0!"
1R!
0V!
0q#
1,#
1B#
0u"
1x"
1r"
1(!
13!
04!
00!
12!
1U"
0p!
0""
1m
1b
0a
0e
1+#
1A#
1c
15
0-
1*
0)
0'!
1+
0q!
0#"
0`
1*#
1@#
0(
1h!
1|!
0w#
0{#
0z!
1W"
0;"
1Y"
1)#
1?#
1V"
0z"
17!
15!
1s
1u
1=
1;
0%!
0^
0&
#80000
0%
0T
0=!
#90000
1%
1T
1=!
0m"
0n"
1a#
1`#
1U!
0@!
1X!
0?!
1Q!
1Z!
0Y#
0K#
0s#
0r#
0{
0|
0U!
0R!
1S!
1[!
1q#
1r#
0\
0[
0W#
0E
0D
1+!
1j
12
11!
1d
1,
#100000
0%
0T
0=!
#110000
1%
1T
1=!
1l"
0_#
1R!
0Q!
0T!
0Z!
0\!
0R"
1q"
1V#
1Y#
1L#
1K#
0q#
1}
0S!
1V!
0[!
1]!
0S"
1Z
1G#
0U#
1W#
1C
0+!
1*!
1b!
1c!
1d!
1i!
0O"
1o!
1!"
0U"
0j
0,#
0B#
1u"
0t"
0O#
0P#
1k
02
0(!
01!
13
02!
1z!
1;"
0W"
0Y"
1#"
0g!
0h!
1s!
0{!
0|!
1%"
0,"
1-"
02"
13"
0<"
1="
0C"
1D"
1S!
0V!
1Y!
0m
0d
0u#
0v#
0z#
0y#
0x#
1w#
0|#
1{#
0*#
0)#
0?#
0c
05
0,
0D"
0="
03"
0-"
1|!
0$"
1h!
0r!
0+
0V"
0|!
1$"
1Y"
0;"
0{#
0w#
1y#
1z#
1v#
1u#
0s!
0%"
1)#
1w#
1z"
07!
05!
1%"
1x#
1|#
1V"
0x#
0s
0u
0z"
0=
0;
17!
1%!
1s
1^
1;
1&
0%!
0^
0&
#120000
0%
0T
0=!
#130000
1%
1T
1=!
1n"
0f"
0o"
1b#
1k#
0a#
0X!
1?!
0h!
1T"
0>!
1K!
1T!
1^!
1`!
0R#
0T#
0L#
0w"
0t#
1{#
1s#
0z
1{
1X!
0?!
1U!
0Y!
1U"
1L!
1p!
1""
0#"
1_!
1e!
0a!
0i!
0r#
0s#
0]
1\
0U!
1Q#
0s"
0S#
1*#
0+#
0A#
0v"
0F
1E
1Y!
1V!
1r#
0*!
1|!
0$"
1;"
0Y"
13"
1="
1D"
1f!
1g!
0b!
0c!
0d!
1L"
0V!
0x"
1t"
1O#
1P#
0r"
0u#
0v#
0z#
0)#
0w#
0k
03!
14!
10!
1h!
0%"
03
0V"
0:"
0;"
0K"
1Y"
1Z"
1\"
1]"
1^"
1q!
1#"
0h!
1r!
1s!
0|!
1$"
1%"
1-"
1x#
0{#
0b
1a
1e
0y#
0x#
1w#
0|#
1{#
0*#
0@#
1{"
1)#
15#
1z"
1-
0*
1)
1'!
07!
0z!
1W"
0Z"
0%"
1,"
0s!
1{!
0M"
1V"
1h!
0r!
1|!
0$"
0W"
1X"
0Y"
1Z"
1["
1|#
1x#
1?#
1`
0s
0|!
1$"
0-"
12"
0w#
0{#
0z"
1(
0;
1<!
1;!
1:!
18!
17!
1;"
0Z"
1z!
0X"
1%"
0,"
1s!
0{!
1y#
1w#
1%!
0z!
1W"
0;"
1Y"
03"
1<"
0%"
1,"
0|#
0x#
0?#
0)#
1n
1o
1p
1r
1s
08!
15!
1;"
0Y"
0["
1|!
0$"
1-"
02"
1x#
1z#
1)#
1?#
1^
1;
1:
18
17
16
19!
18!
07!
16!
05!
0;"
1Z"
1X"
0-"
12"
0="
1C"
0y#
0w#
0)#
0r
1u
1&
0%!
1:"
0\"
1;"
0Z"
13"
0<"
1%"
0,"
1v#
1y#
1)#
1q
1r
0s
1t
0u
1=
0:
06!
08!
0;"
1Y"
0:"
1["
0D"
03"
1<"
0x#
0z#
0)#
05#
0^
0=
1<
0;
1:
19
17!
15!
1:"
0["
0]"
1-"
02"
1="
0C"
1z#
1u#
15#
1)#
0t
0r
0&
09!
07!
0:"
1\"
1Z"
0="
1C"
0v#
0y#
05#
1s
1u
0<
0:
16!
18!
1K"
0^"
1:"
0\"
1D"
13"
0<"
1v#
15#
0q
0s
1=
1;
08!
0:!
0:"
1["
0K"
1]"
0D"
0z#
0u#
05#
0{"
1t
1r
0;
09
19!
17!
1K"
0]"
1="
0C"
1u#
1{"
15#
0r
0p
1<
1:
0;!
09!
0K"
1^"
1\"
0v#
0{"
1q
1s
0:
08
18!
1:!
1K"
0^"
1D"
1{"
0o
0q
1;
19
0:!
0<!
0K"
1]"
0u#
0{"
1r
1p
09
07
1;!
19!
1{"
0p
0n
1:
18
0;!
1^"
1o
1q
08
06
1:!
1<!
0o
19
17
0<!
1p
1n
07
1;!
0n
18
16
1o
06
1<!
17
1n
16
#140000
0%
0T
0=!
#150000
1%
1T
1=!
0N"
1o"
0b#
1y"
0T"
1>!
0K!
1W!
1Z!
1\!
0^!
0`!
1R"
0q"
1R#
1T#
0V#
0Y#
0N#
1w"
1t#
1z
0&!
0X!
1?!
0U"
0L!
0o!
0!"
1[!
0]!
0_!
0e!
1a!
1S"
1s#
1]
0_
1U!
0G#
0Q#
1s"
1S#
1U#
0W#
1,#
1B#
1v"
1F
0'
1)!
0Y!
0r#
0p!
0""
0f!
0L"
1l
1V!
1x"
1r"
1+#
1A#
14
1(!
13!
04!
11!
00!
12!
0q!
0#"
1m
1b
0a
1d
0e
1*#
1@#
1c
15
0-
1,
1*
0)
0'!
1+
0h!
1r!
0|!
1$"
0`
1w#
1{#
0(
0%"
1,"
0s!
1{!
0W"
0Y"
1|#
1x#
1|!
0-"
12"
1;"
0Z"
1z!
0X"
1y#
0w#
03"
1<"
0?#
0)#
0;"
1Y"
0["
1z#
07!
05!
0="
1C"
1)#
1:"
0\"
1v#
0s
0u
06!
08!
0D"
05#
0=
0;
0]"
1u#
0t
0r
09!
17!
0<
0:
1K"
0^"
0q
1s
0:!
0{"
1;
09
0p
0;!
08
0o
0<!
07
0n
06
#160000
0%
0T
0=!
#170000
1%
1T
1=!
1m"
0n"
0o"
1b#
1a#
0`#
0U!
1@!
1X!
0?!
1T"
0>!
1Q!
0T!
0W!
0Z!
0R"
1q"
1Y#
1N#
1L#
0K#
0t#
0s#
1r#
0z
0{
1|
0X!
1U!
0@!
0R!
1A!
1U"
0V!
1Y!
0[!
0S"
1q#
0r#
1s#
0]
0\
1[
1P"
1R!
0A!
1G#
1W#
0F
0E
1D
0)!
1+!
0Y!
1V!
0S!
0q#
0p#
1*!
1O"
1o!
1!"
0P"
0l
1j
1Q"
1S!
1p#
0,#
0B#
0u"
1k
04
12
0(!
01!
13
0U"
0Q"
0m
0d
05
0,
#180000
0%
0T
0=!
#190000
1%
1T
1=!
#200000
0%
0T
0=!
#210000
1%
1T
1=!
#220000
0%
0T
0=!
#230000
1%
1T
1=!
#240000
0%
0T
0=!
#250000
1%
1T
1=!
#260000
0%
0T
0=!
#270000
1%
1T
1=!
#280000
