$date
	Fri Jun 21 00:02:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module GenericComponent $end
$var wire 4 ! array_constant [3:0] $end
$var wire 1 " clk $end
$var wire 4 # din [3:0] $end
$var wire 1 $ rst $end
$var wire 4 % temp_inversa [3:0] $end
$var reg 4 & dout [3:0] $end
$var reg 1 ' enable $end
$var reg 4 ( inversa [3:0] $end
$var reg 2 ) state [1:0] $end
$var reg 4 * temp_var [3:0] $end
$var integer 32 + counter [31:0] $end
$scope module U_Inversor $end
$var wire 4 , entrada [3:0] $end
$var wire 4 - salida [3:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 . i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 / i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop2 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
b0 /
b100 .
b1110 -
b1 ,
b0 +
bx *
b0 )
b0 (
0'
b0 &
b1110 %
1$
b1 #
1"
b1111 !
$end
#5000
0"
#10000
1"
0$
#15000
0"
#20000
b1 )
1"
1'
#25000
0"
#30000
b1 +
b1110 (
b1 &
b100 /
b1 *
1"
#35000
0"
#40000
b100 /
1"
b100 +
#45000
0"
#50000
b100 /
1"
b101 +
#55000
0"
#60000
b110 +
b100 /
1"
#65000
0"
#70000
b111 +
b100 /
1"
#75000
0"
#80000
b1000 +
b100 /
1"
#85000
0"
#90000
b1001 +
b100 /
1"
#95000
0"
#100000
b10 )
b1010 +
b100 /
1"
#105000
0"
#110000
b1111 &
b100 0
1"
#115000
0"
#120000
b100 0
1"
#125000
0"
#130000
b100 0
1"
#135000
0"
#140000
b100 0
1"
#145000
0"
#150001
