{
    "AMD64": {
        "CondBitMasks": {
            "CC_MASK_A": 16, 
            "CC_MASK_C": 1, 
            "CC_MASK_O": 2048, 
            "CC_MASK_P": 4, 
            "CC_MASK_S": 128, 
            "CC_MASK_Z": 64
        }, 
        "CondBitOffsets": {
            "CC_SHIFT_A": 4, 
            "CC_SHIFT_C": 0, 
            "CC_SHIFT_O": 11, 
            "CC_SHIFT_P": 2, 
            "CC_SHIFT_S": 7, 
            "CC_SHIFT_Z": 6
        }, 
        "CondTypes": {
            "0": "CondO", 
            "1": "CondNO", 
            "2": "CondB", 
            "3": "CondNB", 
            "4": "CondZ", 
            "5": "CondNZ", 
            "6": "CondBE", 
            "7": "CondNBE", 
            "8": "CondS", 
            "9": "CondNS", 
            "10": "CondP", 
            "11": "CondNP", 
            "12": "CondL", 
            "13": "CondNL", 
            "14": "CondLE", 
            "15": "CondNLE"
        }, 
        "CondTypesRev": {
            "CondB": 2, 
            "CondBE": 6, 
            "CondL": 12, 
            "CondLE": 14, 
            "CondNB": 3, 
            "CondNBE": 7, 
            "CondNL": 13, 
            "CondNLE": 15, 
            "CondNO": 1, 
            "CondNP": 11, 
            "CondNS": 9, 
            "CondNZ": 5, 
            "CondO": 0, 
            "CondP": 10, 
            "CondS": 8, 
            "CondZ": 4
        }, 
        "OpTypes": {
            "0": "CC_OP_COPY", 
            "1": "CC_OP_ADDB", 
            "2": "CC_OP_ADDW", 
            "3": "CC_OP_ADDL", 
            "4": "CC_OP_ADDQ", 
            "5": "CC_OP_SUBB", 
            "6": "CC_OP_SUBW", 
            "7": "CC_OP_SUBL", 
            "8": "CC_OP_SUBQ", 
            "9": "CC_OP_ADCB", 
            "10": "CC_OP_ADCW", 
            "11": "CC_OP_ADCL", 
            "12": "CC_OP_ADCQ", 
            "13": "CC_OP_SBBB", 
            "14": "CC_OP_SBBW", 
            "15": "CC_OP_SBBL", 
            "16": "CC_OP_SBBQ", 
            "17": "CC_OP_LOGICB", 
            "18": "CC_OP_LOGICW", 
            "19": "CC_OP_LOGICL", 
            "20": "CC_OP_LOGICQ", 
            "21": "CC_OP_INCB", 
            "22": "CC_OP_INCW", 
            "23": "CC_OP_INCL", 
            "24": "CC_OP_INCQ", 
            "25": "CC_OP_DECB", 
            "26": "CC_OP_DECW", 
            "27": "CC_OP_DECL", 
            "28": "CC_OP_DECQ", 
            "29": "CC_OP_SHLB", 
            "30": "CC_OP_SHLW", 
            "31": "CC_OP_SHLL", 
            "32": "CC_OP_SHLQ", 
            "33": "CC_OP_SHRB", 
            "34": "CC_OP_SHRW", 
            "35": "CC_OP_SHRL", 
            "36": "CC_OP_SHRQ", 
            "37": "CC_OP_ROLB", 
            "38": "CC_OP_ROLW", 
            "39": "CC_OP_ROLL", 
            "40": "CC_OP_ROLQ", 
            "41": "CC_OP_RORB", 
            "42": "CC_OP_RORW", 
            "43": "CC_OP_RORL", 
            "44": "CC_OP_RORQ", 
            "45": "CC_OP_UMULB", 
            "46": "CC_OP_UMULW", 
            "47": "CC_OP_UMULL", 
            "48": "CC_OP_UMULQ", 
            "49": "CC_OP_SMULB", 
            "50": "CC_OP_SMULW", 
            "51": "CC_OP_SMULL", 
            "52": "CC_OP_SMULQ", 
            "53": "CC_OP_NUMBER"
        }, 
        "OpTypesRev": {
            "CC_OP_ADCB": 9, 
            "CC_OP_ADCL": 11, 
            "CC_OP_ADCQ": 12, 
            "CC_OP_ADCW": 10, 
            "CC_OP_ADDB": 1, 
            "CC_OP_ADDL": 3, 
            "CC_OP_ADDQ": 4, 
            "CC_OP_ADDW": 2, 
            "CC_OP_COPY": 0, 
            "CC_OP_DECB": 25, 
            "CC_OP_DECL": 27, 
            "CC_OP_DECQ": 28, 
            "CC_OP_DECW": 26, 
            "CC_OP_INCB": 21, 
            "CC_OP_INCL": 23, 
            "CC_OP_INCQ": 24, 
            "CC_OP_INCW": 22, 
            "CC_OP_LOGICB": 17, 
            "CC_OP_LOGICL": 19, 
            "CC_OP_LOGICQ": 20, 
            "CC_OP_LOGICW": 18, 
            "CC_OP_NUMBER": 53, 
            "CC_OP_ROLB": 37, 
            "CC_OP_ROLL": 39, 
            "CC_OP_ROLQ": 40, 
            "CC_OP_ROLW": 38, 
            "CC_OP_RORB": 41, 
            "CC_OP_RORL": 43, 
            "CC_OP_RORQ": 44, 
            "CC_OP_RORW": 42, 
            "CC_OP_SBBB": 13, 
            "CC_OP_SBBL": 15, 
            "CC_OP_SBBQ": 16, 
            "CC_OP_SBBW": 14, 
            "CC_OP_SHLB": 29, 
            "CC_OP_SHLL": 31, 
            "CC_OP_SHLQ": 32, 
            "CC_OP_SHLW": 30, 
            "CC_OP_SHRB": 33, 
            "CC_OP_SHRL": 35, 
            "CC_OP_SHRQ": 36, 
            "CC_OP_SHRW": 34, 
            "CC_OP_SMULB": 49, 
            "CC_OP_SMULL": 51, 
            "CC_OP_SMULQ": 52, 
            "CC_OP_SMULW": 50, 
            "CC_OP_SUBB": 5, 
            "CC_OP_SUBL": 7, 
            "CC_OP_SUBQ": 8, 
            "CC_OP_SUBW": 6, 
            "CC_OP_UMULB": 45, 
            "CC_OP_UMULL": 47, 
            "CC_OP_UMULQ": 48, 
            "CC_OP_UMULW": 46
        }, 
        "size": 64
    }, 
    "ARM": {
        "CondBitMasks": {
            "CC_MASK_C": 536870912, 
            "CC_MASK_N": 2147483648, 
            "CC_MASK_Q": 134217728, 
            "CC_MASK_V": 268435456, 
            "CC_MASK_Z": 1073741824
        }, 
        "CondBitOffsets": {
            "CC_SHIFT_C": 29, 
            "CC_SHIFT_N": 31, 
            "CC_SHIFT_Q": 27, 
            "CC_SHIFT_V": 28, 
            "CC_SHIFT_Z": 30
        }, 
        "CondTypes": {
            "0": "ARMCondEQ", 
            "1": "ARMCondNE", 
            "2": "ARMCondHS", 
            "3": "ARMCondLO", 
            "4": "ARMCondMI", 
            "5": "ARMCondPL", 
            "6": "ARMCondVS", 
            "7": "ARMCondVC", 
            "8": "ARMCondHI", 
            "9": "ARMCondLS", 
            "10": "ARMCondGE", 
            "11": "ARMCondLT", 
            "12": "ARMCondGT", 
            "13": "ARMCondLE", 
            "14": "ARMCondAL", 
            "15": "ARMCondNV"
        }, 
        "CondTypesRev": {
            "ARMCondAL": 14, 
            "ARMCondEQ": 0, 
            "ARMCondGE": 10, 
            "ARMCondGT": 12, 
            "ARMCondHI": 8, 
            "ARMCondHS": 2, 
            "ARMCondLE": 13, 
            "ARMCondLO": 3, 
            "ARMCondLS": 9, 
            "ARMCondLT": 11, 
            "ARMCondMI": 4, 
            "ARMCondNE": 1, 
            "ARMCondNV": 15, 
            "ARMCondPL": 5, 
            "ARMCondVC": 7, 
            "ARMCondVS": 6
        }, 
        "OpTypes": {
            "0": "CC_OP_COPY", 
            "1": "CC_OP_ADD", 
            "2": "CC_OP_SUB", 
            "3": "CC_OP_ADC", 
            "4": "CC_OP_SBB", 
            "5": "CC_OP_LOGIC", 
            "6": "CC_OP_MUL", 
            "7": "CC_OP_MULL", 
            "8": "CC_OP_NUMBER"
        }, 
        "OpTypesRev": {
            "CC_OP_ADC": 3, 
            "CC_OP_ADD": 1, 
            "CC_OP_COPY": 0, 
            "CC_OP_LOGIC": 5, 
            "CC_OP_MUL": 6, 
            "CC_OP_MULL": 7, 
            "CC_OP_NUMBER": 8, 
            "CC_OP_SBB": 4, 
            "CC_OP_SUB": 2
        }, 
        "size": 32
    }, 
    "ARM64": {
        "CondBitMasks": {
            "CC_MASK_C": 536870912, 
            "CC_MASK_N": 2147483648, 
            "CC_MASK_V": 268435456, 
            "CC_MASK_Z": 1073741824
        }, 
        "CondBitOffsets": {
            "CC_SHIFT_C": 29, 
            "CC_SHIFT_N": 31, 
            "CC_SHIFT_V": 28, 
            "CC_SHIFT_Z": 30
        }, 
        "CondTypes": {
            "0": "ARM64CondEQ ", 
            "1": "ARM64CondNE ", 
            "2": "ARM64CondCS ", 
            "3": "ARM64CondCC ", 
            "4": "ARM64CondMI ", 
            "5": "ARM64CondPL ", 
            "6": "ARM64CondVS ", 
            "7": "ARM64CondVC ", 
            "8": "ARM64CondHI ", 
            "9": "ARM64CondLS ", 
            "10": "ARM64CondGE ", 
            "11": "ARM64CondLT ", 
            "12": "ARM64CondGT ", 
            "13": "ARM64CondLE ", 
            "14": "ARM64CondAL ", 
            "15": "ARM64CondNV "
        }, 
        "CondTypesRev": {
            "ARM64CondAL ": 14, 
            "ARM64CondCC ": 3, 
            "ARM64CondCS ": 2, 
            "ARM64CondEQ ": 0, 
            "ARM64CondGE ": 10, 
            "ARM64CondGT ": 12, 
            "ARM64CondHI ": 8, 
            "ARM64CondLE ": 13, 
            "ARM64CondLS ": 9, 
            "ARM64CondLT ": 11, 
            "ARM64CondMI ": 4, 
            "ARM64CondNE ": 1, 
            "ARM64CondNV ": 15, 
            "ARM64CondPL ": 5, 
            "ARM64CondVC ": 7, 
            "ARM64CondVS ": 6
        }, 
        "OpTypes": {
            "0": "CC_OP_COPY", 
            "1": "CC_OP_ADD32", 
            "2": "CC_OP_ADD64", 
            "3": "CC_OP_SUB32", 
            "4": "CC_OP_SUB64", 
            "5": "CC_OP_ADC32", 
            "6": "CC_OP_ADC64", 
            "7": "CC_OP_SBC32", 
            "8": "CC_OP_SBC64", 
            "9": "CC_OP_LOGIC32", 
            "10": "CC_OP_LOGIC64", 
            "11": "CC_OP_NUMBER"
        }, 
        "OpTypesRev": {
            "CC_OP_ADC32": 5, 
            "CC_OP_ADC64": 6, 
            "CC_OP_ADD32": 1, 
            "CC_OP_ADD64": 2, 
            "CC_OP_COPY": 0, 
            "CC_OP_LOGIC32": 9, 
            "CC_OP_LOGIC64": 10, 
            "CC_OP_NUMBER": 11, 
            "CC_OP_SBC32": 7, 
            "CC_OP_SBC64": 8, 
            "CC_OP_SUB32": 3, 
            "CC_OP_SUB64": 4
        }, 
        "size": 64
    }, 
    "X86": {
        "CondBitMasks": {
            "CC_MASK_A": 16, 
            "CC_MASK_C": 1, 
            "CC_MASK_O": 2048, 
            "CC_MASK_P": 4, 
            "CC_MASK_S": 128, 
            "CC_MASK_Z": 64
        }, 
        "CondBitOffsets": {
            "CC_SHIFT_A": 4, 
            "CC_SHIFT_C": 0, 
            "CC_SHIFT_O": 11, 
            "CC_SHIFT_P": 2, 
            "CC_SHIFT_S": 7, 
            "CC_SHIFT_Z": 6
        }, 
        "CondTypes": {
            "0": "CondO", 
            "1": "CondNO", 
            "2": "CondB", 
            "3": "CondNB", 
            "4": "CondZ", 
            "5": "CondNZ", 
            "6": "CondBE", 
            "7": "CondNBE", 
            "8": "CondS", 
            "9": "CondNS", 
            "10": "CondP", 
            "11": "CondNP", 
            "12": "CondL", 
            "13": "CondNL", 
            "14": "CondLE", 
            "15": "CondNLE", 
            "16": "CondAlways"
        }, 
        "CondTypesRev": {
            "CondAlways": 16, 
            "CondB": 2, 
            "CondBE": 6, 
            "CondL": 12, 
            "CondLE": 14, 
            "CondNB": 3, 
            "CondNBE": 7, 
            "CondNL": 13, 
            "CondNLE": 15, 
            "CondNO": 1, 
            "CondNP": 11, 
            "CondNS": 9, 
            "CondNZ": 5, 
            "CondO": 0, 
            "CondP": 10, 
            "CondS": 8, 
            "CondZ": 4
        }, 
        "OpTypes": {
            "-100": "CC_OP_SBBQ", 
            "0": "CC_OP_COPY", 
            "1": "CC_OP_ADDB", 
            "2": "CC_OP_ADDW", 
            "3": "CC_OP_ADDL", 
            "4": "CC_OP_SUBB", 
            "5": "CC_OP_SUBW", 
            "6": "CC_OP_SUBL", 
            "7": "CC_OP_ADCB", 
            "8": "CC_OP_ADCW", 
            "9": "CC_OP_ADCL", 
            "10": "CC_OP_SBBB", 
            "11": "CC_OP_SBBW", 
            "12": "CC_OP_SBBL", 
            "13": "CC_OP_LOGICB", 
            "14": "CC_OP_LOGICW", 
            "15": "CC_OP_LOGICL", 
            "16": "CC_OP_INCB", 
            "17": "CC_OP_INCW", 
            "18": "CC_OP_INCL", 
            "19": "CC_OP_DECB", 
            "20": "CC_OP_DECW", 
            "21": "CC_OP_DECL", 
            "22": "CC_OP_SHLB", 
            "23": "CC_OP_SHLW", 
            "24": "CC_OP_SHLL", 
            "25": "CC_OP_SHRB", 
            "26": "CC_OP_SHRW", 
            "27": "CC_OP_SHRL", 
            "28": "CC_OP_ROLB", 
            "29": "CC_OP_ROLW", 
            "30": "CC_OP_ROLL", 
            "31": "CC_OP_RORB", 
            "32": "CC_OP_RORW", 
            "33": "CC_OP_RORL", 
            "34": "CC_OP_UMULB", 
            "35": "CC_OP_UMULW", 
            "36": "CC_OP_UMULL", 
            "37": "CC_OP_SMULB", 
            "38": "CC_OP_SMULW", 
            "39": "CC_OP_SMULL", 
            "40": "CC_OP_NUMBER"
        }, 
        "OpTypesRev": {
            "CC_OP_ADCB": 7, 
            "CC_OP_ADCL": 9, 
            "CC_OP_ADCQ": -100, 
            "CC_OP_ADCW": 8, 
            "CC_OP_ADDB": 1, 
            "CC_OP_ADDL": 3, 
            "CC_OP_ADDQ": -100, 
            "CC_OP_ADDW": 2, 
            "CC_OP_COPY": 0, 
            "CC_OP_DECB": 19, 
            "CC_OP_DECL": 21, 
            "CC_OP_DECQ": -100, 
            "CC_OP_DECW": 20, 
            "CC_OP_INCB": 16, 
            "CC_OP_INCL": 18, 
            "CC_OP_INCQ": -100, 
            "CC_OP_INCW": 17, 
            "CC_OP_LOGICB": 13, 
            "CC_OP_LOGICL": 15, 
            "CC_OP_LOGICQ": -100, 
            "CC_OP_LOGICW": 14, 
            "CC_OP_NUMBER": 40, 
            "CC_OP_ROLB": 28, 
            "CC_OP_ROLL": 30, 
            "CC_OP_ROLQ": -100, 
            "CC_OP_ROLW": 29, 
            "CC_OP_RORB": 31, 
            "CC_OP_RORL": 33, 
            "CC_OP_RORQ": -100, 
            "CC_OP_RORW": 32, 
            "CC_OP_SBBB": 10, 
            "CC_OP_SBBL": 12, 
            "CC_OP_SBBQ": -100, 
            "CC_OP_SBBW": 11, 
            "CC_OP_SHLB": 22, 
            "CC_OP_SHLL": 24, 
            "CC_OP_SHLQ": -100, 
            "CC_OP_SHLW": 23, 
            "CC_OP_SHRB": 25, 
            "CC_OP_SHRL": 27, 
            "CC_OP_SHRQ": -100, 
            "CC_OP_SHRW": 26, 
            "CC_OP_SMULB": 37, 
            "CC_OP_SMULL": 39, 
            "CC_OP_SMULQ": -100, 
            "CC_OP_SMULW": 38, 
            "CC_OP_SUBB": 4, 
            "CC_OP_SUBL": 6, 
            "CC_OP_SUBQ": -100, 
            "CC_OP_SUBW": 5, 
            "CC_OP_UMULB": 34, 
            "CC_OP_UMULL": 36, 
            "CC_OP_UMULQ": -100, 
            "CC_OP_UMULW": 35
        }, 
        "size": 32
    }
}