Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4
design__inferred_latch__count,0
design__instance__count,593
design__instance__area,9502.01
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0011920140823349357
power__switching__total,0.0005649694940075278
power__leakage__total,0.0000012975206118426286
power__total,0.0017582811415195465
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25689348597716116
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2578507758072182
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.103558775597164
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.20898294797306
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103559
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,16.957294
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2628038139270599
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2623766556062545
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6097804656031248
timing__setup__ws__corner:nom_slow_1p08V_125C,13.100329192238341
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.609780
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.100329
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25876279629216586
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25911309942191796
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29019126811786883
timing__setup__ws__corner:nom_typ_1p20V_25C,14.950030969672147
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.290191
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,15.540663
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25689348597716116
clock__skew__worst_setup,0.2578507758072182
timing__hold__ws,0.103558775597164
timing__setup__ws,13.100329192238341
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103559
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.100329
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,593
design__instance__area__stdcell,9502.01
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.328318
design__instance__utilization__stdcell,0.328318
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,27
design__instance__area__class:inverter,150.595
design__instance__count__class:sequential_cell,76
design__instance__area__class:sequential_cell,3585.25
design__instance__count__class:multi_input_combinational_cell,347
design__instance__area__class:multi_input_combinational_cell,3777.58
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,122
design__instance__area__class:timing_repair_buffer,1812.59
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11482.1
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,4
design__instance__area__class:clock_inverter,21.7728
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,91
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,684
route__net__special,2
route__drc_errors__iter:0,259
route__wirelength__iter:0,12694
route__drc_errors__iter:1,105
route__wirelength__iter:1,12560
route__drc_errors__iter:2,114
route__wirelength__iter:2,12540
route__drc_errors__iter:3,8
route__wirelength__iter:3,12466
route__drc_errors__iter:4,0
route__wirelength__iter:4,12470
route__drc_errors,0
route__wirelength,12470
route__vias,3443
route__vias__singlecut,3443
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,346.11
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,83
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,83
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,83
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,83
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19987
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000129366
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000131812
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000166367
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000131812
design_powergrid__voltage__worst,0.000131812
design_powergrid__voltage__worst__net:VPWR,1.19987
design_powergrid__drop__worst,0.000131812
design_powergrid__drop__worst__net:VPWR,0.000129366
design_powergrid__voltage__worst__net:VGND,0.000131812
design_powergrid__drop__worst__net:VGND,0.000131812
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000020599999999999999279569340426832013690727762877941131591796875
ir__drop__worst,0.00012899999999999999140964934696285126847214996814727783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
