------------------------------------------------------------------------------
-- **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
------------------------------------------------------------------------------
-- QUALCOMM Proprietary
-- Copyright QUALCOMM Incorporated.  All rights reserved.
--
-- All data and information contained in or disclosed by this document are
-- confidential and proprietary information of QUALCOMM Incorporated, and
-- all rights therein are expressly reserved. By accepting this material,
-- the recipient agrees that this material and the information contained
-- therein are held in confidence and in trust and will not be used,
-- copied, reproduced in whole or in part, nor its contents revealed in
-- any manner to others without the express written permission of QUALCOMM
-- Incorporated.
--
-- This technology was exported from the United States in accordance with
-- the Export Administration Regulations. Diversion contrary to U.S. law
-- prohibited.
------------------------------------------------------------------------------
-- RCS File        : -USE CVS LOG-
-- Revision        : -USE CVS LOG-
-- Last Check In   : -USE CVS LOG-
------------------------------------------------------------------------------
-- Description     : Top Address File, Flattened
------------------------------------------------------------------------------
-----------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenAddrFile module.
-----------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-----------------------------------------------------------------

REVID_BASE BASE 0x00000100 revidaddr 31:0

 revid MODULE OFFSET=REVID_BASE+0x00000000 MAX=REVID_BASE+0x000000FF APRE=REVID_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.REVID_BASE.REVID
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

SBL_ID_0 ADDRESS 0x0050 RW
SBL_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

SBL_ID_1 ADDRESS 0x0051 RW
SBL_ID_1 RESET_VALUE 0x00
 VERSION BIT[7:0]

PBS_OTP_ID_0 ADDRESS 0x0054 RW
PBS_OTP_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

REVID_SPARE_0 ADDRESS 0x0060 RW
REVID_SPARE_0 RESET_VALUE 0x00
 SPARE BIT[7:0]

REVID_SPARE_1 ADDRESS 0x0061 RW
REVID_SPARE_1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0F
 NUM_TRIM BIT[7:0]

TP_REV ADDRESS 0x00F1 RW
TP_REV RESET_VALUE 0xFF
 TP_REV BIT[7:0]

FAB_ID ADDRESS 0x00F2 RW
FAB_ID RESET_VALUE 0xFF
 FAB_ID BIT[7:0]

WAFER_ID ADDRESS 0x00F3 RW
WAFER_ID RESET_VALUE 0xFF
 WAFER_ID BIT[7:0]

X_COORD ADDRESS 0x00F4 RW
X_COORD RESET_VALUE 0xFF
 X_COORD BIT[7:0]

Y_COORD ADDRESS 0x00F5 RW
Y_COORD RESET_VALUE 0xFF
 Y_COORD BIT[7:0]

LOT_ID_11_10 ADDRESS 0x00F6 RW
LOT_ID_11_10 RESET_VALUE 0xFF
 LOT_ID_11_5_0 BIT[7:2]
 LOT_ID_10_5_4 BIT[1:0]

LOT_ID_10_09 ADDRESS 0x00F7 RW
LOT_ID_10_09 RESET_VALUE 0xFF
 LOT_ID_10_3_0 BIT[7:4]
 LOT_ID_09_5_2 BIT[3:0]

LOT_ID_09_08 ADDRESS 0x00F8 RW
LOT_ID_09_08 RESET_VALUE 0xFF
 LOT_ID_09_1_0 BIT[7:6]
 LOT_ID_08_5_0 BIT[5:0]

LOT_ID_07_06 ADDRESS 0x00F9 RW
LOT_ID_07_06 RESET_VALUE 0xFF
 LOT_ID_07_5_0 BIT[7:2]
 LOT_ID_06_5_4 BIT[1:0]

LOT_ID_06_05 ADDRESS 0x00FA RW
LOT_ID_06_05 RESET_VALUE 0xFF
 LOT_ID_06_3_0 BIT[7:4]
 LOT_ID_05_5_2 BIT[3:0]

LOT_ID_05_04 ADDRESS 0x00FB RW
LOT_ID_05_04 RESET_VALUE 0xFF
 LOT_ID_05_1_0 BIT[7:6]
 LOT_ID_04_5_0 BIT[5:0]

LOT_ID_03_02 ADDRESS 0x00FC RW
LOT_ID_03_02 RESET_VALUE 0xFF
 LOT_ID_03_5_0 BIT[7:2]
 LOT_ID_02_5_4 BIT[1:0]

LOT_ID_02_01 ADDRESS 0x00FD RW
LOT_ID_02_01 RESET_VALUE 0xFF
 LOT_ID_02_3_0 BIT[7:4]
 LOT_ID_01_5_2 BIT[3:0]

LOT_ID_01_00 ADDRESS 0x00FE RW
LOT_ID_01_00 RESET_VALUE 0xFF
 LOT_ID_01_1_0 BIT[7:6]
 LOT_ID_00_5_0 BIT[5:0]

MFG_ID_SPARE ADDRESS 0x00FF RW
MFG_ID_SPARE RESET_VALUE 0xFF
 SPARE BIT[7:0]

REVID1_BASE BASE 0x00010100 revid1addr 31:0

 revid1 MODULE OFFSET=REVID1_BASE+0x00000000 MAX=REVID1_BASE+0x000000FF APRE=REVID1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.REVID1_BASE.REVID1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

SBL_ID_0 ADDRESS 0x0050 RW
SBL_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

SBL_ID_1 ADDRESS 0x0051 RW
SBL_ID_1 RESET_VALUE 0x00
 VERSION BIT[7:0]

PBS_OTP_ID_0 ADDRESS 0x0054 RW
PBS_OTP_ID_0 RESET_VALUE 0x00
 VERSION BIT[7:0]

REVID_SPARE_0 ADDRESS 0x0060 RW
REVID_SPARE_0 RESET_VALUE 0x00
 SPARE BIT[7:0]

REVID_SPARE_1 ADDRESS 0x0061 RW
REVID_SPARE_1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0F
 NUM_TRIM BIT[7:0]

TP_REV ADDRESS 0x00F1 RW
TP_REV RESET_VALUE 0xFF
 TP_REV BIT[7:0]

FAB_ID ADDRESS 0x00F2 RW
FAB_ID RESET_VALUE 0xFF
 FAB_ID BIT[7:0]

WAFER_ID ADDRESS 0x00F3 RW
WAFER_ID RESET_VALUE 0xFF
 WAFER_ID BIT[7:0]

X_COORD ADDRESS 0x00F4 RW
X_COORD RESET_VALUE 0xFF
 X_COORD BIT[7:0]

Y_COORD ADDRESS 0x00F5 RW
Y_COORD RESET_VALUE 0xFF
 Y_COORD BIT[7:0]

LOT_ID_11_10 ADDRESS 0x00F6 RW
LOT_ID_11_10 RESET_VALUE 0xFF
 LOT_ID_11_5_0 BIT[7:2]
 LOT_ID_10_5_4 BIT[1:0]

LOT_ID_10_09 ADDRESS 0x00F7 RW
LOT_ID_10_09 RESET_VALUE 0xFF
 LOT_ID_10_3_0 BIT[7:4]
 LOT_ID_09_5_2 BIT[3:0]

LOT_ID_09_08 ADDRESS 0x00F8 RW
LOT_ID_09_08 RESET_VALUE 0xFF
 LOT_ID_09_1_0 BIT[7:6]
 LOT_ID_08_5_0 BIT[5:0]

LOT_ID_07_06 ADDRESS 0x00F9 RW
LOT_ID_07_06 RESET_VALUE 0xFF
 LOT_ID_07_5_0 BIT[7:2]
 LOT_ID_06_5_4 BIT[1:0]

LOT_ID_06_05 ADDRESS 0x00FA RW
LOT_ID_06_05 RESET_VALUE 0xFF
 LOT_ID_06_3_0 BIT[7:4]
 LOT_ID_05_5_2 BIT[3:0]

LOT_ID_05_04 ADDRESS 0x00FB RW
LOT_ID_05_04 RESET_VALUE 0xFF
 LOT_ID_05_1_0 BIT[7:6]
 LOT_ID_04_5_0 BIT[5:0]

LOT_ID_03_02 ADDRESS 0x00FC RW
LOT_ID_03_02 RESET_VALUE 0xFF
 LOT_ID_03_5_0 BIT[7:2]
 LOT_ID_02_5_4 BIT[1:0]

LOT_ID_02_01 ADDRESS 0x00FD RW
LOT_ID_02_01 RESET_VALUE 0xFF
 LOT_ID_02_3_0 BIT[7:4]
 LOT_ID_01_5_2 BIT[3:0]

LOT_ID_01_00 ADDRESS 0x00FE RW
LOT_ID_01_00 RESET_VALUE 0xFF
 LOT_ID_01_1_0 BIT[7:6]
 LOT_ID_00_5_0 BIT[5:0]

MFG_ID_SPARE ADDRESS 0x00FF RW
MFG_ID_SPARE RESET_VALUE 0xFF
 SPARE BIT[7:0]

BUS_BASE BASE 0x00000400 busaddr 31:0

 bus MODULE OFFSET=BUS_BASE+0x00000000 MAX=BUS_BASE+0x000000FF APRE=BUS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.BUS_BASE.BUS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
 TYPE BIT[7:0]
  INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  INTBUS_ARB VALUE 0x02
  INTBUS_ARB_WITH_LOGGER VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 LOGGER_OK BIT[7]
  LOGGER_INACTIVE VALUE 0x0
  LOGGER_ACTIVE VALUE 0x1
 LOGGER_FULL BIT[6]
  LOGGER_NOT_FULL VALUE 0x0
  LOGGER_IS_FULL VALUE 0x1
 HALF_ENTRY BIT[5]
  FULL_ENTRIES VALUE 0x0
  LAST_HALF_ENTRY VALUE 0x1
 INTBUS_ARB_GNT BIT[3:0]

FIFO_SIZE ADDRESS 0x000B R
FIFO_SIZE RESET_VALUE 0x01
 FIFO_SIZE BIT[1:0]
  FIFO64X64 VALUE 0x0
  FIFO128X64 VALUE 0x1
  FIFO256X64 VALUE 0x2

TIMEOUT_EN ADDRESS 0x0043 RW
TIMEOUT_EN RESET_VALUE 0x80
 TIMEOUT_EN BIT[7]

TIMEOUT ADDRESS 0x0044 RW
TIMEOUT RESET_VALUE 0x3F
 TIMEOUT BIT[5:0]

LOGGER_EN ADDRESS 0x0046 RW
LOGGER_EN RESET_VALUE 0x00
 LOGGER_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

LOGGER_CTL ADDRESS 0x0050 RW
LOGGER_CTL RESET_VALUE 0x00
 PERPH_FILTER BIT[3]
  PERPH_FILTER_OFF VALUE 0x0
  PERPH_FILTER_ON VALUE 0x1
 IGNORE_TIMESTAMP BIT[2]
  LOG_TIMESTAMP VALUE 0x0
  IGNORE_TIMESTAMP VALUE 0x1
 IGNORE_READS BIT[1]
  LOG_READS_AND_WRITES VALUE 0x0
  LOG_WRITES_ONLY VALUE 0x1
 WRAP BIT[0]
  NO_WRAP VALUE 0x0
  WRAP VALUE 0x1

LOGGER_PID ADDRESS 0x0052 RW
LOGGER_PID RESET_VALUE 0x00
 LOGGER_PID BIT[7:0]

LOGGER_SID ADDRESS 0x0053 RW
LOGGER_SID RESET_VALUE 0x00
 LOGGER_SID BIT[1:0]

MEM_INTF_ADDR ADDRESS 0x0054 RW
MEM_INTF_ADDR RESET_VALUE 0x00
 MEM_INTF_ADDR BIT[7:0]

CAPTURE_INC ADDRESS 0x0056 W
CAPTURE_INC RESET_VALUE 0x00
 CAPTURE_INC BIT[0]
  CAPTURE_AND_INC VALUE 0x1

MEM_INTF_DATA0 ADDRESS 0x0058 RW
MEM_INTF_DATA0 RESET_VALUE 0x00
 MEM_INTF_DATA0 BIT[7:0]

MEM_INTF_DATA1 ADDRESS 0x0059 RW
MEM_INTF_DATA1 RESET_VALUE 0x00
 MEM_INTF_DATA1 BIT[7:0]

MEM_INTF_DATA2 ADDRESS 0x005A RW
MEM_INTF_DATA2 RESET_VALUE 0x00
 MEM_INTF_DATA2 BIT[7:0]

MEM_INTF_DATA3 ADDRESS 0x005B RW
MEM_INTF_DATA3 RESET_VALUE 0x00
 MEM_INTF_DATA3 BIT[7:0]

MEM_INTF_DATA4 ADDRESS 0x005C RW
MEM_INTF_DATA4 RESET_VALUE 0x00
 MEM_INTF_DATA4 BIT[7:0]

MEM_INTF_DATA5 ADDRESS 0x005D RW
MEM_INTF_DATA5 RESET_VALUE 0x00
 MEM_INTF_DATA5 BIT[7:0]

MEM_INTF_DATA6 ADDRESS 0x005E RW
MEM_INTF_DATA6 RESET_VALUE 0x00
 MEM_INTF_DATA6 BIT[7:0]

MEM_INTF_DATA7 ADDRESS 0x005F RW
MEM_INTF_DATA7 RESET_VALUE 0x00
 MEM_INTF_DATA7 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_EN BIT[7:4]
 DTEST BIT[3:0]

INT_BASE BASE 0x00000500 intaddr 31:0

 int MODULE OFFSET=INT_BASE+0x00000000 MAX=INT_BASE+0x000000FF APRE=INT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.INT_BASE.INT
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x05
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0A
 TYPE BIT[7:0]
  INTERRUPT VALUE 0x0A

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  PNP_INTERRUPT VALUE 0x01
  PIN_INTERRUPT VALUE 0x02
  PNP_AND_PIN_INTERRUPT VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 IRQ_STATUS BIT[2]
  NO_INT_CLOCK_REQ VALUE 0x0
  INT_CLOCK_REQUESTED VALUE 0x1
 CLK_REQ BIT[1]
  NO_CLOCK_REQ VALUE 0x0
  CLOCK_REQUESTED VALUE 0x1
 SEND_REQ BIT[0]
  NO_SEND_REQ VALUE 0x0
  SEND_REQUESTED VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 LAST_WINNER BIT[7:0]

INT_RESEND_ALL ADDRESS 0x0040 W
INT_RESEND_ALL RESET_VALUE 0x00
 INT_RESEND_ALL BIT[0]
  RESEND_ALL VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 INTR_EN BIT[7]
  PERIPHERAL_DISABLED VALUE 0x0
  PERIPHERAL_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E0 RW
TEST1 RESET_VALUE 0x00
 DTEST_EN BIT[7:4]
 DTEST BIT[3:0]
  OFF VALUE 0x0
  SEND_REQ VALUE 0x1
  LEVEL VALUE 0x2
  TWO_BIT_WIN VALUE 0x3
  NEXT_WIN_MSB VALUE 0x4
  NEXT_WIN_LSB VALUE 0x5
  ACK_REQ VALUE 0x6
  STATE VALUE 0x7
  MSTR_PSLV_ID VALUE 0x8
  SSLV_ID VALUE 0x9
  INT_HI VALUE 0xA
  INT_LO VALUE 0xB
  PERIPH_HI VALUE 0xC
  PERIPH_LO VALUE 0xD
  CLK_REQ VALUE 0xE

SPMI_BASE BASE 0x00000600 spmiaddr 31:0

 spmi MODULE OFFSET=SPMI_BASE+0x00000000 MAX=SPMI_BASE+0x000000FF APRE=SPMI_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SPMI_BASE.SPMI
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x07
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
 TYPE BIT[7:0]
  INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  SPMI_ONLY VALUE 0x01
  SPMI_I2C VALUE 0x05

ERROR_SYNDROME ADDRESS 0x0008 R
ERROR_SYNDROME RESET_VALUE 0x00
 ERROR_SYNDROME BIT[7:0]

ERROR_DATA ADDRESS 0x000B R
ERROR_DATA RESET_VALUE 0x00
 ERROR_DATA BIT[7:0]

ERROR_ADDR_LO ADDRESS 0x000C R
ERROR_ADDR_LO RESET_VALUE 0x00
 ERROR_ADDR_LO BIT[7:0]

ERROR_ADDR_MD ADDRESS 0x000D R
ERROR_ADDR_MD RESET_VALUE 0x00
 ERROR_ADDR_MD BIT[7:0]

ERROR_ADDR_HI ADDRESS 0x000E R
ERROR_ADDR_HI RESET_VALUE 0x00
 ERROR_ADDR_HI BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 SPMI_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x01
 SPMI_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0x01
 SPMI_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
 SPMI_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SPMI_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SPMI_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SPMI_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SPMI_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SPMI_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

SPMI_BUF_CFG ADDRESS 0x0040 RW
SPMI_BUF_CFG RESET_VALUE 0x01
 BUFFER_STRENGTH BIT[1:0]
  LOW10PF VALUE 0x0
  MID20PF VALUE 0x1
  HIGH40PF VALUE 0x2
  VERYHIGH50PF VALUE 0x3

SSC_DETECT_CFG ADDRESS 0x0041 RW
SSC_DETECT_CFG RESET_VALUE 0x00
 SSC_DETECT_CFG BIT[2:0]
  WINDOW_DISABLED_Q1_DELAY_ENABLED VALUE 0x0
  WINDOW_DISABLED_Q1_DELAY_DISABLED VALUE 0x1
  WINDOW_ENABLED_Q1_DELAY_ENABLED VALUE 0x2
  WINDOW_ENABLED_Q1_DELAY_DISABLED VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SPMI_INT_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_EN BIT[7:4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 SPMI_DTEST_BYP BIT[3]
 DTEST_SEL BIT[2:0]

PON_BASE BASE 0x00000800 ponaddr 31:0

 pon MODULE OFFSET=PON_BASE+0x00000000 MAX=PON_BASE+0x000000FF APRE=PON_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.PON_BASE.PON
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x01
 TYPE BIT[7:0]
  PON VALUE 0x01

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x04
 SUBTYPE BIT[7:0]
  PON_PRIMARY VALUE 0x01
  PON_SECONDARY VALUE 0x02
  PON_1REG VALUE 0x03
  PON_GEN2_PRIMARY VALUE 0x04
  PON_GEN2_SECONDARY VALUE 0x05

PON_PBL_STATUS ADDRESS 0x0007 R
PON_PBL_STATUS RESET_VALUE 0xX0
 DVDD_RB_OCCURRED BIT[7]
  NO_RESET VALUE 0x0
  RESET_OCCURRED VALUE 0x1
 XVDD_RB_OCCURRED BIT[6]
  NO_RESET VALUE 0x0
  RESET_OCCURRED VALUE 0x1

FSM_STATUS ADDRESS 0x0008 R
FSM_STATUS RESET_VALUE 0x0X
 FSM_STATE BIT[2:0]
  OFF VALUE 0x0
  PON VALUE 0x1
  POFF VALUE 0x2
  ON VALUE 0x3
  DVDD_CONFIG VALUE 0x4
  RESERVED VALUE 0x5
  FAULT VALUE 0x6
  WARM_RESET VALUE 0x7

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 SOFT_RESET_OCCURED BIT[7]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 PMIC_WD_BARK BIT[6]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 K_R_BARK BIT[5]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 RESIN_BARK BIT[4]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 KPDPWR_BARK BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 CBLPWR_ON BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 RESIN_ON BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 KPDPWR_ON BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 PMIC_WD_BARK BIT[6]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 K_R_BARK BIT[5]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 RESIN_BARK BIT[4]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 KPDPWR_BARK BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 CBLPWR_ON BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 RESIN_ON BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 KPDPWR_ON BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
 PMIC_WD_BARK BIT[6]
 K_R_BARK BIT[5]
 RESIN_BARK BIT[4]
 KPDPWR_BARK BIT[3]
 CBLPWR_ON BIT[2]
 RESIN_ON BIT[1]
 KPDPWR_ON BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 K_R_BARK BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_BARK BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_BARK BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 CBLPWR_ON BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RESIN_ON BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 KPDPWR_ON BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
 SOFT_RESET_OCCURED BIT[7]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 PMIC_WD_BARK BIT[6]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 K_R_BARK BIT[5]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 RESIN_BARK BIT[4]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 KPDPWR_BARK BIT[3]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 CBLPWR_ON BIT[2]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 RESIN_ON BIT[1]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1
 KPDPWR_ON BIT[0]
  NO_INT_RECEIVED VALUE 0x0
  INTERRUPT_RECEIVED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
 SOFT_RESET_OCCURED BIT[7]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 PMIC_WD_BARK BIT[6]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 K_R_BARK BIT[5]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 RESIN_BARK BIT[4]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 KPDPWR_BARK BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 CBLPWR_ON BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 RESIN_ON BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 KPDPWR_ON BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

KPDPWR_N_RESET_S1_TIMER ADDRESS 0x0040 RW
KPDPWR_N_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

KPDPWR_N_RESET_S2_TIMER ADDRESS 0x0041 RW
KPDPWR_N_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

KPDPWR_N_RESET_S2_CTL ADDRESS 0x0042 RW
KPDPWR_N_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

KPDPWR_N_RESET_S2_CTL2 ADDRESS 0x0043 RW
KPDPWR_N_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

RESIN_N_RESET_S1_TIMER ADDRESS 0x0044 RW
RESIN_N_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

RESIN_N_RESET_S2_TIMER ADDRESS 0x0045 RW
RESIN_N_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

RESIN_N_RESET_S2_CTL ADDRESS 0x0046 RW
RESIN_N_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_N_RESET_S2_CTL2 ADDRESS 0x0047 RW
RESIN_N_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

RESIN_AND_KPDPWR_RESET_S1_TIMER ADDRESS 0x0048 RW
RESIN_AND_KPDPWR_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_TIMER ADDRESS 0x0049 RW
RESIN_AND_KPDPWR_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

RESIN_AND_KPDPWR_RESET_S2_CTL ADDRESS 0x004A RW
RESIN_AND_KPDPWR_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_CTL2 ADDRESS 0x004B RW
RESIN_AND_KPDPWR_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

GP2_RESET_S1_TIMER ADDRESS 0x004C RW
GP2_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

GP2_RESET_S2_TIMER ADDRESS 0x004D RW
GP2_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

GP2_RESET_S2_CTL ADDRESS 0x004E RW
GP2_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP2_RESET_S2_CTL2 ADDRESS 0x004F RW
GP2_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

GP1_RESET_S1_TIMER ADDRESS 0x0050 RW
GP1_RESET_S1_TIMER RESET_VALUE 0x0F
 S1_TIMER BIT[3:0]
  MS_0 VALUE 0x0
  MS_32 VALUE 0x1
  MS_56 VALUE 0x2
  MS_80 VALUE 0x3
  MS_128 VALUE 0x4
  MS_184 VALUE 0x5
  MS_272 VALUE 0x6
  MS_408 VALUE 0x7
  MS_608 VALUE 0x8
  MS_904 VALUE 0x9
  MS_1352 VALUE 0xA
  MS_2048 VALUE 0xB
  MS_3072 VALUE 0xC
  MS_4480 VALUE 0xD
  MS_6720 VALUE 0xE
  MS_10256 VALUE 0xF

GP1_RESET_S2_TIMER ADDRESS 0x0051 RW
GP1_RESET_S2_TIMER RESET_VALUE 0x07
 S2_TIMER BIT[2:0]
  MS_0 VALUE 0x0
  MS_10 VALUE 0x1
  MS_50 VALUE 0x2
  MS_100 VALUE 0x3
  MS_250 VALUE 0x4
  MS_500 VALUE 0x5
  S_1 VALUE 0x6
  S_2 VALUE 0x7

GP1_RESET_S2_CTL ADDRESS 0x0052 RW
GP1_RESET_S2_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP1_RESET_S2_CTL2 ADDRESS 0x0053 RW
GP1_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

PMIC_WD_RESET_S1_TIMER ADDRESS 0x0054 RW
PMIC_WD_RESET_S1_TIMER RESET_VALUE 0x1F
 S1_TIMER BIT[6:0]
  SEC_0 VALUE 0x00
  SEC_1 VALUE 0x01
  SEC_2 VALUE 0x02
  SEC_3 VALUE 0x03
  SEC_4 VALUE 0x04
  SEC_5 VALUE 0x05
  SEC_6 VALUE 0x06
  SEC_7 VALUE 0x07
  SEC_8 VALUE 0x08
  SEC_9 VALUE 0x09
  SEC_10 VALUE 0x0A
  SEC_11 VALUE 0x0B
  SEC_12 VALUE 0x0C
  SEC_13 VALUE 0x0D
  SEC_14 VALUE 0x0E
  SEC_15 VALUE 0x0F
  SEC_16 VALUE 0x10
  SEC_17 VALUE 0x11
  SEC_18 VALUE 0x12
  SEC_19 VALUE 0x13
  SEC_20 VALUE 0x14
  SEC_21 VALUE 0x15
  SEC_22 VALUE 0x16
  SEC_23 VALUE 0x17
  SEC_24 VALUE 0x18
  SEC_25 VALUE 0x19
  SEC_26 VALUE 0x1A
  SEC_27 VALUE 0x1B
  SEC_28 VALUE 0x1C
  SEC_29 VALUE 0x1D
  SEC_30 VALUE 0x1E
  SEC_31 VALUE 0x1F
  SEC_32 VALUE 0x20
  SEC_33 VALUE 0x21
  SEC_34 VALUE 0x22
  SEC_35 VALUE 0x23
  SEC_36 VALUE 0x24
  SEC_37 VALUE 0x25
  SEC_38 VALUE 0x26
  SEC_39 VALUE 0x27
  SEC_40 VALUE 0x28
  SEC_41 VALUE 0x29
  SEC_42 VALUE 0x2A
  SEC_43 VALUE 0x2B
  SEC_44 VALUE 0x2C
  SEC_45 VALUE 0x2D
  SEC_46 VALUE 0x2E
  SEC_47 VALUE 0x2F
  SEC_48 VALUE 0x30
  SEC_49 VALUE 0x31
  SEC_50 VALUE 0x32
  SEC_51 VALUE 0x33
  SEC_52 VALUE 0x34
  SEC_53 VALUE 0x35
  SEC_54 VALUE 0x36
  SEC_55 VALUE 0x37
  SEC_56 VALUE 0x38
  SEC_57 VALUE 0x39
  SEC_58 VALUE 0x3A
  SEC_59 VALUE 0x3B
  SEC_60 VALUE 0x3C
  SEC_61 VALUE 0x3D
  SEC_62 VALUE 0x3E
  SEC_63 VALUE 0x3F
  SEC_64 VALUE 0x40
  SEC_65 VALUE 0x41
  SEC_66 VALUE 0x42
  SEC_67 VALUE 0x43
  SEC_68 VALUE 0x44
  SEC_69 VALUE 0x45
  SEC_70 VALUE 0x46
  SEC_71 VALUE 0x47
  SEC_72 VALUE 0x48
  SEC_73 VALUE 0x49
  SEC_74 VALUE 0x4A
  SEC_75 VALUE 0x4B
  SEC_76 VALUE 0x4C
  SEC_77 VALUE 0x4D
  SEC_78 VALUE 0x4E
  SEC_79 VALUE 0x4F
  SEC_80 VALUE 0x50
  SEC_81 VALUE 0x51
  SEC_82 VALUE 0x52
  SEC_83 VALUE 0x53
  SEC_84 VALUE 0x54
  SEC_85 VALUE 0x55
  SEC_86 VALUE 0x56
  SEC_87 VALUE 0x57
  SEC_88 VALUE 0x58
  SEC_89 VALUE 0x59
  SEC_90 VALUE 0x5A
  SEC_91 VALUE 0x5B
  SEC_92 VALUE 0x5C
  SEC_93 VALUE 0x5D
  SEC_94 VALUE 0x5E
  SEC_95 VALUE 0x5F
  SEC_96 VALUE 0x60
  SEC_97 VALUE 0x61
  SEC_98 VALUE 0x62
  SEC_99 VALUE 0x63
  SEC_100 VALUE 0x64
  SEC_101 VALUE 0x65
  SEC_102 VALUE 0x66
  SEC_103 VALUE 0x67
  SEC_104 VALUE 0x68
  SEC_105 VALUE 0x69
  SEC_106 VALUE 0x6A
  SEC_107 VALUE 0x6B
  SEC_108 VALUE 0x6C
  SEC_109 VALUE 0x6D
  SEC_110 VALUE 0x6E
  SEC_111 VALUE 0x6F
  SEC_112 VALUE 0x70
  SEC_113 VALUE 0x71
  SEC_114 VALUE 0x72
  SEC_115 VALUE 0x73
  SEC_116 VALUE 0x74
  SEC_117 VALUE 0x75
  SEC_118 VALUE 0x76
  SEC_119 VALUE 0x77
  SEC_120 VALUE 0x78
  SEC_121 VALUE 0x79
  SEC_122 VALUE 0x7A
  SEC_123 VALUE 0x7B
  SEC_124 VALUE 0x7C
  SEC_125 VALUE 0x7D
  SEC_126 VALUE 0x7E
  SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_TIMER ADDRESS 0x0055 RW
PMIC_WD_RESET_S2_TIMER RESET_VALUE 0x01
 S2_TIMER BIT[6:0]
  SEC_0 VALUE 0x00
  SEC_1 VALUE 0x01
  SEC_2 VALUE 0x02
  SEC_3 VALUE 0x03
  SEC_4 VALUE 0x04
  SEC_5 VALUE 0x05
  SEC_6 VALUE 0x06
  SEC_7 VALUE 0x07
  SEC_8 VALUE 0x08
  SEC_9 VALUE 0x09
  SEC_10 VALUE 0x0A
  SEC_11 VALUE 0x0B
  SEC_12 VALUE 0x0C
  SEC_13 VALUE 0x0D
  SEC_14 VALUE 0x0E
  SEC_15 VALUE 0x0F
  SEC_16 VALUE 0x10
  SEC_17 VALUE 0x11
  SEC_18 VALUE 0x12
  SEC_19 VALUE 0x13
  SEC_20 VALUE 0x14
  SEC_21 VALUE 0x15
  SEC_22 VALUE 0x16
  SEC_23 VALUE 0x17
  SEC_24 VALUE 0x18
  SEC_25 VALUE 0x19
  SEC_26 VALUE 0x1A
  SEC_27 VALUE 0x1B
  SEC_28 VALUE 0x1C
  SEC_29 VALUE 0x1D
  SEC_30 VALUE 0x1E
  SEC_31 VALUE 0x1F
  SEC_32 VALUE 0x20
  SEC_33 VALUE 0x21
  SEC_34 VALUE 0x22
  SEC_35 VALUE 0x23
  SEC_36 VALUE 0x24
  SEC_37 VALUE 0x25
  SEC_38 VALUE 0x26
  SEC_39 VALUE 0x27
  SEC_40 VALUE 0x28
  SEC_41 VALUE 0x29
  SEC_42 VALUE 0x2A
  SEC_43 VALUE 0x2B
  SEC_44 VALUE 0x2C
  SEC_45 VALUE 0x2D
  SEC_46 VALUE 0x2E
  SEC_47 VALUE 0x2F
  SEC_48 VALUE 0x30
  SEC_49 VALUE 0x31
  SEC_50 VALUE 0x32
  SEC_51 VALUE 0x33
  SEC_52 VALUE 0x34
  SEC_53 VALUE 0x35
  SEC_54 VALUE 0x36
  SEC_55 VALUE 0x37
  SEC_56 VALUE 0x38
  SEC_57 VALUE 0x39
  SEC_58 VALUE 0x3A
  SEC_59 VALUE 0x3B
  SEC_60 VALUE 0x3C
  SEC_61 VALUE 0x3D
  SEC_62 VALUE 0x3E
  SEC_63 VALUE 0x3F
  SEC_64 VALUE 0x40
  SEC_65 VALUE 0x41
  SEC_66 VALUE 0x42
  SEC_67 VALUE 0x43
  SEC_68 VALUE 0x44
  SEC_69 VALUE 0x45
  SEC_70 VALUE 0x46
  SEC_71 VALUE 0x47
  SEC_72 VALUE 0x48
  SEC_73 VALUE 0x49
  SEC_74 VALUE 0x4A
  SEC_75 VALUE 0x4B
  SEC_76 VALUE 0x4C
  SEC_77 VALUE 0x4D
  SEC_78 VALUE 0x4E
  SEC_79 VALUE 0x4F
  SEC_80 VALUE 0x50
  SEC_81 VALUE 0x51
  SEC_82 VALUE 0x52
  SEC_83 VALUE 0x53
  SEC_84 VALUE 0x54
  SEC_85 VALUE 0x55
  SEC_86 VALUE 0x56
  SEC_87 VALUE 0x57
  SEC_88 VALUE 0x58
  SEC_89 VALUE 0x59
  SEC_90 VALUE 0x5A
  SEC_91 VALUE 0x5B
  SEC_92 VALUE 0x5C
  SEC_93 VALUE 0x5D
  SEC_94 VALUE 0x5E
  SEC_95 VALUE 0x5F
  SEC_96 VALUE 0x60
  SEC_97 VALUE 0x61
  SEC_98 VALUE 0x62
  SEC_99 VALUE 0x63
  SEC_100 VALUE 0x64
  SEC_101 VALUE 0x65
  SEC_102 VALUE 0x66
  SEC_103 VALUE 0x67
  SEC_104 VALUE 0x68
  SEC_105 VALUE 0x69
  SEC_106 VALUE 0x6A
  SEC_107 VALUE 0x6B
  SEC_108 VALUE 0x6C
  SEC_109 VALUE 0x6D
  SEC_110 VALUE 0x6E
  SEC_111 VALUE 0x6F
  SEC_112 VALUE 0x70
  SEC_113 VALUE 0x71
  SEC_114 VALUE 0x72
  SEC_115 VALUE 0x73
  SEC_116 VALUE 0x74
  SEC_117 VALUE 0x75
  SEC_118 VALUE 0x76
  SEC_119 VALUE 0x77
  SEC_120 VALUE 0x78
  SEC_121 VALUE 0x79
  SEC_122 VALUE 0x7A
  SEC_123 VALUE 0x7B
  SEC_124 VALUE 0x7C
  SEC_125 VALUE 0x7D
  SEC_126 VALUE 0x7E
  SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_CTL ADDRESS 0x0056 RW
PMIC_WD_RESET_S2_CTL RESET_VALUE 0x06
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  RESERVED10 VALUE 0xA
  RESERVED11 VALUE 0xB
  RESERVED12 VALUE 0xC
  RESERVED13 VALUE 0xD
  RESERVED14 VALUE 0xE
  RESERVED15 VALUE 0xF

PMIC_WD_RESET_S2_CTL2 ADDRESS 0x0057 RW
PMIC_WD_RESET_S2_CTL2 RESET_VALUE 0x00
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

PMIC_WD_RESET_PET ADDRESS 0x0058 W
PMIC_WD_RESET_PET RESET_VALUE 0x00
 WATCHDOG_PET BIT[0]
  NOP_WD VALUE 0x0
  PET_WD VALUE 0x1

PS_HOLD_RESET_CTL ADDRESS 0x005A RW
PS_HOLD_RESET_CTL RESET_VALUE 0x04
 RESET_TYPE BIT[3:0]
  RESERVED0 VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  RESERVED10 VALUE 0xA
  RESERVED11 VALUE 0xB
  RESERVED12 VALUE 0xC
  RESERVED13 VALUE 0xD
  RESERVED14 VALUE 0xE
  RESERVED15 VALUE 0xF

PS_HOLD_RESET_CTL2 ADDRESS 0x005B RW
PS_HOLD_RESET_CTL2 RESET_VALUE 0x80
 S2_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SW_RESET_S2_CTL ADDRESS 0x0062 RW
SW_RESET_S2_CTL RESET_VALUE 0x00
 RESET_TYPE BIT[3:0]
  SOFT_RESET VALUE 0x0
  WARM_RESET VALUE 0x1
  IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
  RESERVED3 VALUE 0x3
  SHUTDOWN VALUE 0x4
  DVDD_SHUTDOWN VALUE 0x5
  XVDD_SHUTDOWN VALUE 0x6
  HARD_RESET VALUE 0x7
  DVDD_HARD_RESET VALUE 0x8
  XVDD_HARD_RESET VALUE 0x9
  WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
  WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
  WARM_RESET_AND_SHUTDOWN VALUE 0xC
  WARM_RESET_THEN_HARD_RESET VALUE 0xD
  WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
  WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

SW_RESET_S2_CTL2 ADDRESS 0x0063 RW
SW_RESET_S2_CTL2 RESET_VALUE 0x00
 SW_RESET_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SW_RESET_GO ADDRESS 0x0064 W
SW_RESET_GO RESET_VALUE 0x00
 SW_RESET_GO BIT[7:0]

PULL_CTL ADDRESS 0x0070 RW
PULL_CTL RESET_VALUE 0x0F
 PON1_PD_EN BIT[3]
  PD_DISABLED VALUE 0x0
  PD_ENABLED VALUE 0x1
 CBLPWR_N_PU_EN BIT[2]
  PU_DISABLED VALUE 0x0
  PU_ENABLED VALUE 0x1
 KPDPWR_N_PU_EN BIT[1]
  PU_DISABLED VALUE 0x0
  PU_ENABLED VALUE 0x1
 RESIN_N_PU_EN BIT[0]
  PU_DISABLED VALUE 0x0
  PU_ENABLED VALUE 0x1

DEBOUNCE_CTL ADDRESS 0x0071 RW
DEBOUNCE_CTL RESET_VALUE 0x05
 DEBOUNCE BIT[3:0]
  MS_0P06 VALUE 0x0
  MS_0P12 VALUE 0x1
  MS_0P24 VALUE 0x2
  MS_0P49 VALUE 0x3
  MS_0P98 VALUE 0x4
  MS_2P0 VALUE 0x5
  MS_3P9 VALUE 0x6
  MS_7P8 VALUE 0x7
  MS_15P6 VALUE 0x8
  MS_31P2 VALUE 0x9
  MS_62P5 VALUE 0xA
  MS_125 VALUE 0xB
  MS_250 VALUE 0xC
  RESERVED1 VALUE 0xD
  RESERVED2 VALUE 0xE
  RESERVED3 VALUE 0xF

RESET_S3_SRC ADDRESS 0x0074 RW
RESET_S3_SRC RESET_VALUE 0x03
 RESET_S3_SOURCE BIT[1:0]
  KPDPWR_N VALUE 0x0
  RESIN_N VALUE 0x1
  KPDPWR_AND_RESIN VALUE 0x2
  KPDPWR_OR_RESIN VALUE 0x3

RESET_S3_TIMER ADDRESS 0x0075 RW
RESET_S3_TIMER RESET_VALUE 0x04
 S3_TIMER BIT[2:0]
  IMMEDIATE VALUE 0x0
  SEC_2 VALUE 0x1
  SEC_4 VALUE 0x2
  SEC_8 VALUE 0x3
  SEC_16 VALUE 0x4
  SEC_32 VALUE 0x5
  SEC_64 VALUE 0x6
  SEC_128 VALUE 0x7

SMPL_CTL ADDRESS 0x007F RW
SMPL_CTL RESET_VALUE 0x00
 SMPL_EN BIT[7]
  SMPL_DISABLE VALUE 0x0
  SMPL_ENABLED VALUE 0x1

PON_TRIGGER_EN ADDRESS 0x0080 RW
PON_TRIGGER_EN RESET_VALUE 0xF4
 KPDPWR_N BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 CBLPWR_N BIT[6]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 PON1 BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 USB_CHG BIT[4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DC_CHG BIT[3]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 RTC BIT[2]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

PON_TRIGGER_EDGE_CONFIG ADDRESS 0x0081 RW
PON_TRIGGER_EDGE_CONFIG RESET_VALUE 0x00
 KPDPWR_FEDGE_PON BIT[5]
  LEVEL VALUE 0x0
  FEDGE VALUE 0x1
 PON1_REDGE_PON BIT[4]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1
 CBLPWR_FEDGE_PON BIT[3]
  LEVEL VALUE 0x0
  FEDGE VALUE 0x1
 USB_CHG_REDGE_PON BIT[2]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1
 DC_CHG_REDGE_PON BIT[1]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1

OPTION_BITS ADDRESS 0x0082 RW
OPTION_BITS RESET_VALUE 0x00
 KPDPWR_FEDGE_PON BIT[5]
  LEVEL VALUE 0x0
  FEDGE VALUE 0x1
 PON1_REDGE_PON BIT[4]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1
 CBLPWR_FEDGE_PON BIT[3]
  LEVEL VALUE 0x0
  FEDGE VALUE 0x1
 USB_CHG_REDGE_PON BIT[2]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1
 DC_CHG_REDGE_PON BIT[1]
  LEVEL VALUE 0x0
  REDGE VALUE 0x1

UVLO_CTL ADDRESS 0x0084 RW
UVLO_CTL RESET_VALUE 0x6D
 UVLO_EN BIT[7]
  UVLO_DISABLED VALUE 0x0
  UVLO_ENABLED VALUE 0x1
 UVLO_HYST BIT[6:5]
  MV_150 VALUE 0x0
  MV_300 VALUE 0x1
  MV_450 VALUE 0x2
  MV_600 VALUE 0x3
 UVLO_THRESH BIT[4:0]
  V_1P50 VALUE 0x00
  V_1P55 VALUE 0x01
  V_1P60 VALUE 0x02
  V_1P65 VALUE 0x03
  V_1P70 VALUE 0x04
  V_1P75 VALUE 0x05
  V_1P80 VALUE 0x06
  V_1P85 VALUE 0x07
  V_1P90 VALUE 0x08
  V_1P95 VALUE 0x09
  V_2P00 VALUE 0x0A
  V_2P05 VALUE 0x0B
  V_2P10 VALUE 0x0C
  V_2P15 VALUE 0x0D
  V_2P20 VALUE 0x0E
  V_2P25 VALUE 0x0F
  V_2P30 VALUE 0x10
  V_2P35 VALUE 0x11
  V_2P40 VALUE 0x12
  V_2P45 VALUE 0x13
  V_2P50 VALUE 0x14
  V_2P55 VALUE 0x15
  V_2P60 VALUE 0x16
  V_2P65 VALUE 0x17
  V_2P70 VALUE 0x18
  V_2P75 VALUE 0x19
  V_2P80 VALUE 0x1A
  V_2P85 VALUE 0x1B
  V_2P90 VALUE 0x1C
  V_2P95 VALUE 0x1D
  V_3P00 VALUE 0x1E
  V_3P05 VALUE 0x1F

UVLO_RB_STATUS ADDRESS 0x0085 R
UVLO_RB_STATUS RESET_VALUE 0xX0
 UVLO_RB BIT[7]
  DEASSERTED VALUE 0x0
  ASSERTED VALUE 0x1

OVLO_CTL ADDRESS 0x0086 RW
OVLO_CTL RESET_VALUE 0x2B
 OVLO_EN BIT[7]
  OVLO_DISABLED VALUE 0x0
  OVLO_ENABLED VALUE 0x1
 OVLO_HYST BIT[6:5]
  MV_250 VALUE 0x0
  MV_500 VALUE 0x1
  MV_1000 VALUE 0x2
  MV_2000 VALUE 0x3
 OVLO_THRESH BIT[4:0]
  V_4P2 VALUE 0x00
  V_4P3 VALUE 0x01
  V_4P4 VALUE 0x02
  V_4P5 VALUE 0x03
  V_4P6 VALUE 0x04
  V_4P7 VALUE 0x05
  V_4P8 VALUE 0x06
  V_4P9 VALUE 0x07
  V_5P0 VALUE 0x08
  V_5P1 VALUE 0x09
  V_5P2 VALUE 0x0A
  V_5P3 VALUE 0x0B
  V_5P4 VALUE 0x0C
  V_5P5 VALUE 0x0D
  V_5P6 VALUE 0x0E
  V_5P7 VALUE 0x0F
  V_5P8 VALUE 0x10
  V_5P9 VALUE 0x11
  V_6P0 VALUE 0x12
  V_6P1 VALUE 0x13
  V_6P2 VALUE 0x14
  V_6P3 VALUE 0x15
  V_6P4 VALUE 0x16
  V_6P5 VALUE 0x17
  V_6P6 VALUE 0x18
  V_6P7 VALUE 0x19
  V_6P8 VALUE 0x1A
  V_6P9 VALUE 0x1B
  V_7P0 VALUE 0x1C
  V_7P1 VALUE 0x1D
  V_7P2 VALUE 0x1E
  V_7P3 VALUE 0x1F

OVLO_RB_STATUS ADDRESS 0x0087 R
OVLO_RB_STATUS RESET_VALUE 0xX0
 OVLO_RB BIT[7]
  DEASSERTED VALUE 0x0
  ASSERTED VALUE 0x1

XVLO ADDRESS 0x0088 RW
XVLO RESET_VALUE 0x03
 XVLO_DLY BIT[2:0]
  IMMEDIATE VALUE 0x0
  MSEC_0P98 VALUE 0x1
  MSEC_1P95 VALUE 0x2
  MSEC_3P91 VALUE 0x3
  MSEC_7P81 VALUE 0x4
  MSEC_15P63 VALUE 0x5
  MSEC_31P25 VALUE 0x6
  MSEC_62P5 VALUE 0x7

PERPH_RB_SPARE ADDRESS 0x008C RW
PERPH_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

DVDD_RB_SPARE ADDRESS 0x008D RW
DVDD_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

XVDD_RB_SPARE ADDRESS 0x008E RW
XVDD_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

SOFT_RB_SPARE ADDRESS 0x008F RW
SOFT_RB_SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

PBS_INTERFACE ADDRESS 0x0091 RW
PBS_INTERFACE RESET_VALUE 0x00
 ACK_NACK BIT[6]
  NACK VALUE 0x0
  ACK VALUE 0x1

PBS_WDOG_PET ADDRESS 0x0092 W
PBS_WDOG_PET RESET_VALUE 0x00
 PBS_WATCHDOG_PET BIT[7]
  NOP VALUE 0x0
  PET VALUE 0x1

DEBUG_CTL ADDRESS 0x0094 RW
DEBUG_CTL RESET_VALUE 0x45
 DEBUG_CLOCK BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 DEBUG_CLOCK_SRC BIT[5]
  RESIN_N VALUE 0x0
  CLK_32K_AON VALUE 0x1
 SEL_DEBUG BIT[3:0]

DEBUG_STATUS ADDRESS 0x0095 R
DEBUG_STATUS RESET_VALUE 0xXX
 DEBUG_STATE BIT[7:0]

RESET_CTL ADDRESS 0x0098 W
RESET_CTL RESET_VALUE 0x06
 WARM_RB BIT[2]
  ASSERTED VALUE 0x0
  DEASSERTED VALUE 0x1
 SHUTDOWN1_RB BIT[1]
  ASSERTED VALUE 0x0
  DEASSERTED VALUE 0x1

PON_RESET_N_CTL ADDRESS 0x0099 RW
PON_RESET_N_CTL RESET_VALUE 0x00
 PON_RESET_N BIT[7]
  ASSERTED VALUE 0x0
  DEASSERTED VALUE 0x1

PS_HOLD_STATUS ADDRESS 0x009A R
PS_HOLD_STATUS RESET_VALUE 0xX0
 PS_HOLD BIT[7]
  ASSERTED VALUE 0x0
  DEASSERTED VALUE 0x1

PON_REASON1 ADDRESS 0x00C0 R
PON_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 CBLPWR_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 PON1 BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 USB_CHG BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 DC_CHG BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 RTC BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 SMPL BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 HARD_RESET BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON1 ADDRESS 0x00C2 R
WARM_RESET_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 RESIN_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 KPDPWR_AND_RESIN BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 GP2 BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 GP1 BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 PMIC_WD BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 PS_HOLD BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 SOFT BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

ON_REASON ADDRESS 0x00C4 R
ON_REASON RESET_VALUE 0xX0
 PON_SEQ BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 WARM_SEQ BIT[6]
  TRIGGER_RECEIVED VALUE 0x1

POFF_REASON1 ADDRESS 0x00C5 R
POFF_REASON1 RESET_VALUE 0xXX
 KPDPWR_N BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 RESIN_N BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 KPDPWR_AND_RESIN BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 GP2 BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 GP1 BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 PMIC_WD BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 PS_HOLD BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 SOFT BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

OFF_REASON ADDRESS 0x00C7 R
OFF_REASON RESET_VALUE 0xXX
 POFF_SEQ BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 FAULT_SEQ BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 S3_RESET BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 IMMEDIATE_XVDD_SHUTDOWN BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 RAW_DVDD_RB_OCCURED BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 RAW_XVDD_RB_OCCURED BIT[2]
  TRIGGER_RECEIVED VALUE 0x1

FAULT_REASON1 ADDRESS 0x00C8 R
FAULT_REASON1 RESET_VALUE 0xXX
 AVDD_RB BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 UVLO BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 OVLO BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 MBG_FAULT BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 GP_FAULT3 BIT[3]
  TRIGGER_RECEIVED VALUE 0x1
 GP_FAULT2 BIT[2]
  TRIGGER_RECEIVED VALUE 0x1
 GP_FAULT1 BIT[1]
  TRIGGER_RECEIVED VALUE 0x1
 GP_FAULT0 BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

FAULT_REASON2 ADDRESS 0x00C9 R
FAULT_REASON2 RESET_VALUE 0xXX
 OTST3 BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 RESTART_PON BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 PBS_NACK BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 PBS_WATCHDOG_TO BIT[4]
  TRIGGER_RECEIVED VALUE 0x1
 FAULT_N BIT[3]
  TRIGGER_RECEIVED VALUE 0x1

S3_RESET_REASON ADDRESS 0x00CA R
S3_RESET_REASON RESET_VALUE 0xX0
 KPDPWR_ANDOR_RESIN BIT[7]
  TRIGGER_RECEIVED VALUE 0x1
 PBS_NACK BIT[6]
  TRIGGER_RECEIVED VALUE 0x1
 PBS_WATCHDOG_TO BIT[5]
  TRIGGER_RECEIVED VALUE 0x1
 FAULT_N BIT[4]
  TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON1 ADDRESS 0x00CB R
SOFT_RESET_REASON1 RESET_VALUE 0x0X
 SOFT BIT[0]
  TRIGGER_RECEIVED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SOFT_RESET_OCCURED BIT[7]
  SOFT_RESET_OCCURED_TEST_FALSE VALUE 0x0
  SOFT_RESET_OCCURED_TEST_TRUE VALUE 0x1
 PMIC_WD_BARK BIT[6]
  PMIC_WD_BARK_TEST_FALSE VALUE 0x0
  PMIC_WD_BARK_TEST_TRUE VALUE 0x1
 K_R_BARK BIT[5]
  K_R_BARK_TEST_FALSE VALUE 0x0
  K_R_BARK_TEST_TRUE VALUE 0x1
 RESIN_BARK BIT[4]
  RESIN_BARK_TEST_FALSE VALUE 0x0
  RESIN_BARK_TEST_TRUE VALUE 0x1
 KPDPWR_BARK BIT[3]
  KPDPWR_BARK_TEST_FALSE VALUE 0x0
  KPDPWR_BARK_TEST_TRUE VALUE 0x1
 CBLPWR_ON BIT[2]
  CBLPWR_ON_TEST_FALSE VALUE 0x0
  CBLPWR_ON_TEST_TRUE VALUE 0x1
 RESIN_ON BIT[1]
  RESIN_ON_TEST_FALSE VALUE 0x0
  RESIN_ON_TEST_TRUE VALUE 0x1
 KPDPWR_ON BIT[0]
  KPDPWR_ON_TEST_FALSE VALUE 0x0
  KPDPWR_ON_TEST_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 UVLO_TEST_EN BIT[7]
  UVLO_TEST_DISABLED VALUE 0x0
  UVLO_TEST_ENABLED VALUE 0x1
 OVLO_TEST_EN BIT[6]
  OVLO_TEST_DISABLED VALUE 0x0
  OVLO_TEST_ENABLED VALUE 0x1
 FORCE_ON BIT[3]
  FORCE_ON_DISABLED VALUE 0x0
  FORCE_ON_ENABLED VALUE 0x1

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST_DEC_SEL BIT[0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 DTEST4_SEL BIT[7:4]
 DTEST3_SEL BIT[3:0]

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x00
 DTEST2_SEL BIT[7:4]
 DTEST1_SEL BIT[3:0]

TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x00
 MASK_DVDD_RB BIT[6]
  FOLLOW_DVDD_RB VALUE 0x0
  MASK_DVDD_RB VALUE 0x1
 MASK_SHUTDOWN1_RB BIT[5]
  FOLLOW_SHUTDOWN1_RB VALUE 0x0
  MASK_SHUTDOWN1_RB VALUE 0x1
 MASK_SHUTDOWN2_RB BIT[4]
  FOLLOW_SHUTDOWN2_RB VALUE 0x0
  MASK_SHUTDOWN2_RB VALUE 0x1
 MASK_WARM_RB BIT[3]
  FOLLOW_WARM_RB VALUE 0x0
  MASK_WARM_RB VALUE 0x1
 MASK_GLOBAL_SOFT_RB BIT[2]
  FOLLOW_GLOBAL_SOFT_RB VALUE 0x0
  MASK_GLOBAL_SOFT_RB VALUE 0x1

TEST6 ADDRESS 0x00E7 RW
TEST6 RESET_VALUE 0x00
 IGNORE_CHG_PORB BIT[0]
  FOLLOW_CHG_PORB VALUE 0x0
  IGNORE_CHG_PORB VALUE 0x1

TEST7 ADDRESS 0x00E8 RW
TEST7 RESET_VALUE 0x00
 FAULT_N_LOOPBACK BIT[2]
  FOLLOW_FAULT_N_BUS VALUE 0x0
  FOLLOW_FAULT_N_LOOPBACK VALUE 0x1
 DISCONNECT_FAULT_N BIT[1]
  CONNECT_FAULT_N VALUE 0x0
  DISCONNECT_FAULT_N VALUE 0x1
 IGNORE_FAULT_N BIT[0]
  FOLLOW_FAULT_N VALUE 0x0
  IGNORE_FAULT_N VALUE 0x1

REG_WRITE_STATUS ADDRESS 0x00EF R
REG_WRITE_STATUS RESET_VALUE 0xXX
 WR_RDY BIT[7]
  WR_WIP VALUE 0x0
  WR_RDY VALUE 0x1
 WR_ILG BIT[0]
  WR_OK VALUE 0x0
  WR_ILG VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x00
 TRIM_NUM BIT[7:0]

MISC_BASE BASE 0x00000900 miscaddr 31:0

 misc MODULE OFFSET=MISC_BASE+0x00000000 MAX=MISC_BASE+0x000000FF APRE=MISC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.MISC_BASE.MISC
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x26
 SUBTYPE BIT[7:0]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0xXX
 DTEST BIT[7:0]

TEST_CONNECT ADDRESS 0x0040 RW
TEST_CONNECT RESET_VALUE 0x00
 DTEST_CONN_8_4 BIT[7]
  DTEST_CONNECT_8_TO_4_DISABLED VALUE 0x0
  DTEST_CONNECT_8_TO_4_ENABLED VALUE 0x1
 DTEST_CONN_7_3 BIT[6]
  DTEST_CONNECT_7_TO_3_DISABLED VALUE 0x0
  DTEST_CONNECT_7_TO_3_ENABLED VALUE 0x1
 DTEST_CONN_6_2 BIT[5]
  DTEST_CONNECT_6_TO_2_DISABLED VALUE 0x0
  DTEST_CONNECT_6_TO_2_ENABLED VALUE 0x1
 DTEST_CONN_5_1 BIT[4]
  DTEST_CONNECT_5_TO_1_DISABLED VALUE 0x0
  DTEST_CONNECT_5_TO_1_ENABLED VALUE 0x1
 DTEST_CONN_4_8 BIT[3]
  DTEST_CONNECT_4_TO_8_DISABLED VALUE 0x0
  DTEST_CONNECT_4_TO_8_ENABLED VALUE 0x1
 DTEST_CONN_3_7 BIT[2]
  DTEST_CONNECT_3_TO_7_DISABLED VALUE 0x0
  DTEST_CONNECT_3_TO_7_ENABLED VALUE 0x1
 DTEST_CONN_2_6 BIT[1]
  DTEST_CONNECT_2_TO_6_DISABLED VALUE 0x0
  DTEST_CONNECT_2_TO_6_ENABLED VALUE 0x1
 DTEST_CONN_1_5 BIT[0]
  DTEST_CONNECT_1_TO_5_DISABLED VALUE 0x0
  DTEST_CONNECT_1_TO_5_ENABLED VALUE 0x1

DTEST_DRV_CTL ADDRESS 0x0043 RW
DTEST_DRV_CTL RESET_VALUE 0x00
 DTEST8_DRV_EN BIT[7]
  DTEST8_DRV_DISABLED VALUE 0x0
  DTEST8_DRV_ENABLED VALUE 0x1
 DTEST7_DRV_EN BIT[6]
  DTEST7_DRV_DISABLED VALUE 0x0
  DTEST7_DRV_ENABLED VALUE 0x1
 DTEST6_DRV_EN BIT[5]
  DTEST6_DRV_DISABLED VALUE 0x0
  DTEST6_DRV_ENABLED VALUE 0x1
 DTEST5_DRV_EN BIT[4]
  DTEST5_DRV_DISABLED VALUE 0x0
  DTEST5_DRV_ENABLED VALUE 0x1
 DTEST4_DRV_EN BIT[3]
  DTEST4_DRV_DISABLED VALUE 0x0
  DTEST4_DRV_ENABLED VALUE 0x1
 DTEST3_DRV_EN BIT[2]
  DTEST3_DRV_DISABLED VALUE 0x0
  DTEST3_DRV_ENABLED VALUE 0x1
 DTEST2_DRV_EN BIT[1]
  DTEST2_DRV_DISABLED VALUE 0x0
  DTEST2_DRV_ENABLED VALUE 0x1
 DTEST1_DRV_EN BIT[0]
  DTEST1_DRV_DISABLED VALUE 0x0
  DTEST1_DRV_ENABLED VALUE 0x1

DTEST_DRV_VAL ADDRESS 0x0044 RW
DTEST_DRV_VAL RESET_VALUE 0x00
 DTEST8_VAL BIT[7]
  DTEST8_VAL_LOW VALUE 0x0
  DTEST8_VAL_HIGH VALUE 0x1
 DTEST7_VAL BIT[6]
  DTEST7_VAL_LOW VALUE 0x0
  DTEST7_VAL_HIGH VALUE 0x1
 DTEST6_VAL BIT[5]
  DTEST6_VAL_LOW VALUE 0x0
  DTEST6_VAL_HIGH VALUE 0x1
 DTEST5_VAL BIT[4]
  DTEST5_VAL_LOW VALUE 0x0
  DTEST5_VAL_HIGH VALUE 0x1
 DTEST4_VAL BIT[3]
  DTEST4_VAL_LOW VALUE 0x0
  DTEST4_VAL_HIGH VALUE 0x1
 DTEST3_VAL BIT[2]
  DTEST3_VAL_LOW VALUE 0x0
  DTEST3_VAL_HIGH VALUE 0x1
 DTEST2_VAL BIT[1]
  DTEST2_VAL_LOW VALUE 0x0
  DTEST2_VAL_HIGH VALUE 0x1
 DTEST1_VAL BIT[0]
  DTEST1_VAL_LOW VALUE 0x0
  DTEST1_VAL_HIGH VALUE 0x1

TX_GTR_THRES_CTL ADDRESS 0x0045 RW
TX_GTR_THRES_CTL RESET_VALUE 0x00
 TX_GTR_THRES_REG BIT[7]
  TRANSMIT_OVER VALUE 0x0
  GSM_TRANSMIT VALUE 0x1

MISC_CTL1 ADDRESS 0x0046 RW
MISC_CTL1 RESET_VALUE 0x80
 WIPWR_DIV2_EN_SEL BIT[7]

PON_OUT_CTL ADDRESS 0x0049 RW
PON_OUT_CTL RESET_VALUE 0x00
 PON_OUT BIT[6]
  PON_OUT_LOW VALUE 0x0
  PON_OUT_HIGH VALUE 0x1

FORCE_PWM_EN ADDRESS 0x004B RW
FORCE_PWM_EN RESET_VALUE 0x01
 BUCK_FORCE_PWM_ENABLE BIT[0]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

VSET1_LB ADDRESS 0x004C RW
VSET1_LB RESET_VALUE 0x00
 VSET1_LB BIT[7:0]

VSET1_UB ADDRESS 0x004D RW
VSET1_UB RESET_VALUE 0x00
 VSET1_UB BIT[7:0]

VSET2_LB ADDRESS 0x004E RW
VSET2_LB RESET_VALUE 0x00
 VSET2_LB BIT[7:0]

VSET2_UB ADDRESS 0x004F RW
VSET2_UB RESET_VALUE 0x00
 VSET2_UB BIT[7:0]

MISC_SPARE_1 ADDRESS 0x0050 RW
MISC_SPARE_1 RESET_VALUE 0x00
 MISC_SPARE_1 BIT[7:0]

MISC_SPARE_2 ADDRESS 0x0051 RW
MISC_SPARE_2 RESET_VALUE 0x00
 MISC_SPARE_2 BIT[7:0]

MISC_SPARE_3 ADDRESS 0x0052 RW
MISC_SPARE_3 RESET_VALUE 0x00
 MISC_SPARE_3 BIT[7:0]

MISC_SPARE_4 ADDRESS 0x0053 RW
MISC_SPARE_4 RESET_VALUE 0x00
 MISC_SPARE_4 BIT[7:0]

MISC_SPARE_5 ADDRESS 0x0054 RW
MISC_SPARE_5 RESET_VALUE 0x00
 MISC_SPARE_5 BIT[7:0]

MISC_SPARE_6 ADDRESS 0x0055 RW
MISC_SPARE_6 RESET_VALUE 0x00
 MISC_SPARE_6 BIT[7:0]

PC_SPARE1 ADDRESS 0x0056 RW
PC_SPARE1 RESET_VALUE 0x00
 PC_SPARE1 BIT[7:0]

PBS_PC_CFG ADDRESS 0x0057 RW
PBS_PC_CFG RESET_VALUE 0x00
 SCRATCH_PAD BIT[7:2]
 EUD_ON BIT[1]
 SSC_ON BIT[0]

MISC_CTL2 ADDRESS 0x0058 RW
MISC_CTL2 RESET_VALUE 0x00
 MISC_CTL2 BIT[7:0]

PD_PHY_INT_MUX_SEL ADDRESS 0x0059 RW
PD_PHY_INT_MUX_SEL RESET_VALUE 0x00
 PD_PHY_INT_MUX BIT[2:0]
  INT_PD_PHY_0 VALUE 0x0
  INT_PD_PHY_1 VALUE 0x1
  INT_PD_PHY_2 VALUE 0x2
  INT_PD_PHY_3 VALUE 0x3
  INT_PD_PHY_4 VALUE 0x4
  INT_PD_PHY_5 VALUE 0x5
  INT_PD_PHY_6 VALUE 0x6
  INT_PD_PHY_7 VALUE 0x7

WCSS_STATE ADDRESS 0x005A RW
WCSS_STATE RESET_VALUE 0x00
 WCSS_STATE BIT[1:0]

WLANRF_STATE ADDRESS 0x005B RW
WLANRF_STATE RESET_VALUE 0x00
 WLANRF_STATE BIT[1:0]

GROOT_OPT_ID ADDRESS 0x005C RW
GROOT_OPT_ID RESET_VALUE 0x00
 GROOT_OPT_ID BIT[1:0]

PMK_PRESENT ADDRESS 0x005D RW
PMK_PRESENT RESET_VALUE 0x00
 PMK_PRESENT BIT[1:0]

PLATFORM_ID ADDRESS 0x005E RW
PLATFORM_ID RESET_VALUE 0x00
 PLATFORM_ID BIT[3:0]

CUSTOMER_ID ADDRESS 0x005F RW
CUSTOMER_ID RESET_VALUE 0x00
 CUSTOMER_ID BIT[3:0]

RF_CLK_LDO_HW_EN ADDRESS 0x0070 RW
RF_CLK_LDO_HW_EN RESET_VALUE 0x00
 RF_CLK3_SEL BIT[2]
  BUFFER VALUE 0x0
  PIN VALUE 0x1
 RF_CLK2_SEL BIT[1]
  BUFFER VALUE 0x0
  PIN VALUE 0x1
 RF_CLK1_SEL BIT[0]
  BUFFER VALUE 0x0
  PIN VALUE 0x1

LB_BCLK_LDO_HW_EN ADDRESS 0x0071 RW
LB_BCLK_LDO_HW_EN RESET_VALUE 0x00
 LB_BCLK3_SEL BIT[2]
  BUFFER VALUE 0x0
  PIN VALUE 0x1
 LB_BCLK2_SEL BIT[1]
  BUFFER VALUE 0x0
  PIN VALUE 0x1
 LB_BCLK1_SEL BIT[0]
  BUFFER VALUE 0x0
  PIN VALUE 0x1

ANA_BUF1_EN_CTL ADDRESS 0x0080 RW
ANA_BUF1_EN_CTL RESET_VALUE 0x00
 EN_CTL BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

ANA_BUF2_EN_CTL ADDRESS 0x0081 RW
ANA_BUF2_EN_CTL RESET_VALUE 0x00
 EN_CTL BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

ANA_BUF3_EN_CTL ADDRESS 0x0082 RW
ANA_BUF3_EN_CTL RESET_VALUE 0x00
 EN_CTL BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

ANA_BUF4_EN_CTL ADDRESS 0x0083 RW
ANA_BUF4_EN_CTL RESET_VALUE 0x00
 EN_CTL BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

TEST_ACCESS ADDRESS 0x00E0 RW
TEST_ACCESS RESET_VALUE 0x00
 TEST_ACCESS_EN BIT[7]

ANA_IN1_SEL ADDRESS 0x00E1 RW
ANA_IN1_SEL RESET_VALUE 0x00
 AIN_SEL BIT[1:0]

ANA_IN2_SEL ADDRESS 0x00E2 RW
ANA_IN2_SEL RESET_VALUE 0x00
 AIN_SEL BIT[1:0]

ANA_IN3_SEL ADDRESS 0x00E3 RW
ANA_IN3_SEL RESET_VALUE 0x00
 AIN_SEL BIT[1:0]

ANA_IN4_SEL ADDRESS 0x00E4 RW
ANA_IN4_SEL RESET_VALUE 0x00
 AIN_SEL BIT[1:0]

ANA_OUT1_SEL ADDRESS 0x00E9 RW
ANA_OUT1_SEL RESET_VALUE 0x00
 AOUT_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

ANA_OUT2_SEL ADDRESS 0x00EA RW
ANA_OUT2_SEL RESET_VALUE 0x00
 AOUT_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

ANA_OUT3_SEL ADDRESS 0x00EB RW
ANA_OUT3_SEL RESET_VALUE 0x00
 AOUT_SEL BIT[1:0]
  ATEST5 VALUE 0x0
  ATEST6 VALUE 0x1
  ATEST7 VALUE 0x2
  ATEST8 VALUE 0x3

ANA_OUT4_SEL ADDRESS 0x00EC RW
ANA_OUT4_SEL RESET_VALUE 0x00
 AOUT_SEL BIT[1:0]
  ATEST5 VALUE 0x0
  ATEST6 VALUE 0x1
  ATEST7 VALUE 0x2
  ATEST8 VALUE 0x3

TEST1 ADDRESS 0x00ED RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL BIT[2:0]

BIST_TEST ADDRESS 0x00EE RW
BIST_TEST RESET_VALUE 0x00
 BIST_TEST_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 NUM_TRIM BIT[7:0]

CSIR_7_0 ADDRESS 0x00F1 RW
CSIR_7_0 RESET_VALUE 0x00
 CSIR_7_0 BIT[7:0]

CSIR_15_8 ADDRESS 0x00F2 RW
CSIR_15_8 RESET_VALUE 0x00
 CSIR_15_8 BIT[7:0]

TRIM_ERROR_RC19P2_CLK ADDRESS 0x00F3 RW
TRIM_ERROR_RC19P2_CLK RESET_VALUE 0x8F
 ERROR_SIGN BIT[7]
 ERROR_MAG BIT[3:0]
  RC19P2_CLK_ERROR_PCTG_0P0 VALUE 0x0
  RC19P2_CLK_ERROR_PCTG_0P7 VALUE 0x1
  RC19P2_CLK_ERROR_PCTG_1P4 VALUE 0x2
  RC19P2_CLK_ERROR_PCTG_2P1 VALUE 0x3
  RC19P2_CLK_ERROR_PCTG_2P8 VALUE 0x4
  RC19P2_CLK_ERROR_PCTG_3P5 VALUE 0x5
  RC19P2_CLK_ERROR_PCTG_4P2 VALUE 0x6
  RC19P2_CLK_ERROR_PCTG_4P9 VALUE 0x7
  RC19P2_CLK_ERROR_PCTG_5P6 VALUE 0x8
  RC19P2_CLK_ERROR_PCTG_6P3 VALUE 0x9
  RC19P2_CLK_ERROR_PCTG_7P0 VALUE 0xA
  RC19P2_CLK_ERROR_PCTG_7P7 VALUE 0xB
  RC19P2_CLK_ERROR_PCTG_8P4 VALUE 0xC
  RC19P2_CLK_ERROR_PCTG_9P1 VALUE 0xD
  RC19P2_CLK_ERROR_PCTG_9P8 VALUE 0xE
  RC19P2_CLK_ERROR_PCTG_10P5 VALUE 0xF

VREF_MSM_BASE BASE 0x00000B00 vref_msmaddr 31:0

 vref_msm MODULE OFFSET=VREF_MSM_BASE+0x00000000 MAX=VREF_MSM_BASE+0x000000FF APRE=VREF_MSM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.VREF_MSM_BASE.VREF_MSM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x20
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 VREF_MSM_PERPH_EN BIT[7]
  PERPH_EN_LOW VALUE 0x0
  PERPH_EN_HIGH VALUE 0x1
 VREF_MSM_EN BIT[6]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

VREF_MSM_EN ADDRESS 0x0044 RW
VREF_MSM_EN RESET_VALUE 0x80
 REF_EN BIT[7]
  REF_DISABLED VALUE 0x0
  REF_ENABLED VALUE 0x1
 LPM_EN BIT[0]
  LPM_DISABLED VALUE 0x0
  LPM_ENABLED VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 PERPH_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0D
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

SCHG_CHGR_BASE BASE 0x00001000 schg_chgraddr 31:0

 schg_chgr MODULE OFFSET=SCHG_CHGR_BASE+0x00000000 MAX=SCHG_CHGR_BASE+0x000000FF APRE=SCHG_CHGR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SCHG_CHGR_BASE.SCHG_CHGR
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x61
 SUBTYPE BIT[7:0]

HAS_LDO_MODE ADDRESS 0x0020 R
HAS_LDO_MODE RESET_VALUE 0x01
 HAS_LDO_MODE BIT[7:0]

HAS_FLASH ADDRESS 0x0021 R
HAS_FLASH RESET_VALUE 0x01
 HAS_FLASH BIT[7:0]

HAS_LO_NEW ADDRESS 0x0022 R
HAS_LO_NEW RESET_VALUE 0x01
 HAS_LO_NEW BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

SPARE ADDRESS 0x00DF RW
SPARE RESET_VALUE 0x02
 RFU BIT[1:0]

BATTERY_CHARGER_STATUS_1 ADDRESS 0x0006 R
BATTERY_CHARGER_STATUS_1 RESET_VALUE 0xXX
 BVR_INITIAL_RAMP BIT[7]
 CC_SOFT_TERMINATE BIT[6]
 STEP_CHARGING_STATUS BIT[5:3]
 BATTERY_CHARGER_STATUS BIT[2:0]

BATTERY_CHARGER_STATUS_2 ADDRESS 0x0007 R
BATTERY_CHARGER_STATUS_2 RESET_VALUE 0xXX
 INPUT_CURRENT_LIMITED BIT[7]
 CHARGER_ERROR_STATUS_SFT_EXPIRE BIT[6]
 CHARGER_ERROR_STATUS_BAT_OV BIT[5]
 CHARGER_ERROR_STATUS_BAT_TERM_MISSING BIT[4]
 BAT_TEMP_STATUS_HOT_SOFT_LIMIT BIT[3]
 BAT_TEMP_STATUS_COLD_SOFT_LIMIT BIT[2]
 BAT_TEMP_STATUS_TOO_HOT BIT[1]
 BAT_TEMP_STATUS_TOO_COLD BIT[0]

BATTERY_CHARGER_STATUS_3 ADDRESS 0x0009 R
BATTERY_CHARGER_STATUS_3 RESET_VALUE 0xXX
 FV_POST_JEITA BIT[7:0]

BATTERY_CHARGER_STATUS_4 ADDRESS 0x000A R
BATTERY_CHARGER_STATUS_4 RESET_VALUE 0xXX
 CHARGE_CURRENT_POST_JEITA BIT[7:0]

BATTERY_CHARGER_STATUS_5 ADDRESS 0x000B R
BATTERY_CHARGER_STATUS_5 RESET_VALUE 0xXX
 VALID_INPUT_POWER_SOURCE BIT[7]
 DISABLE_CHARGING BIT[6]
 FORCE_ZERO_CHARGE_CURRENT BIT[5]
 CHARGING_ENABLE BIT[4]
 TAPER BIT[3]
 ENABLE_CHG_SENSORS BIT[2]
 ENABLE_TAPER_SENSOR BIT[1]
 TAPER_REGION BIT[0]

BATTERY_CHARGER_STATUS_6 ADDRESS 0x000C R
BATTERY_CHARGER_STATUS_6 RESET_VALUE 0xXX
 GF_BATT_OV BIT[7]
 DROP_IN_BATTERY_VOLTAGE_REFERENCE BIT[6]
 VBATT_LTET_RECHARGE BIT[5]
 VBATT_GTET_INHIBIT BIT[4]
 VBATT_GTET_FLOAT_VOLTAGE BIT[3]
 BATT_GT_PRE_TO_FAST BIT[2]
 BATT_GT_FULL_ON BIT[1]
 VBATT_LT_2V BIT[0]

BATTERY_CHARGER_STATUS_7 ADDRESS 0x000D R
BATTERY_CHARGER_STATUS_7 RESET_VALUE 0xXX
 ENABLE_TRICKLE BIT[7]
 ENABLE_PRE_CHARGING BIT[6]
 ENABLE_FAST_CHARGING BIT[5]
 ENABLE_FULLON_MODE BIT[4]
 TOO_COLD_ADC BIT[3]
 TOO_HOT_ADC BIT[2]
 HOT_SL_ADC BIT[1]
 COLD_SL_ADC BIT[0]

BATTERY_CHARGER_STATUS_8 ADDRESS 0x000E R
BATTERY_CHARGER_STATUS_8 RESET_VALUE 0xXX
 PRE_FAST BIT[7]
 PRE_FULLON BIT[6]
 PRE_RCHG BIT[5]
 PRE_INHIBIT BIT[4]
 PRE_OVRV BIT[3]
 PRE_TERM BIT[2]
 BAT_ID_BMISS_CMP BIT[1]
 THERM_CMP BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 CHGR_7_RT_STS BIT[7]
 CHGR_6_RT_STS BIT[6]
 FG_FVCAL_QUALIFIED_RT_STS BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_RT_STS BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_RT_STS BIT[3]
 STEP_CHARGING_STATE_CHANGE_RT_STS BIT[2]
 CHARGING_STATE_CHANGE_RT_STS BIT[1]
 CHGR_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0xFF
 CHGR_7_TYPE BIT[7]
 CHGR_6_TYPE BIT[6]
 FG_FVCAL_QUALIFIED_TYPE BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_TYPE BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_TYPE BIT[3]
 STEP_CHARGING_STATE_CHANGE_TYPE BIT[2]
 CHARGING_STATE_CHANGE_TYPE BIT[1]
 CHGR_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0xFF
 CHGR_7_HIGH BIT[7]
 CHGR_6_HIGH BIT[6]
 FG_FVCAL_QUALIFIED_HIGH BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_HIGH BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_HIGH BIT[3]
 STEP_CHARGING_STATE_CHANGE_HIGH BIT[2]
 CHARGING_STATE_CHANGE_HIGH BIT[1]
 CHGR_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 CHGR_7_LOW BIT[7]
 CHGR_6_LOW BIT[6]
 FG_FVCAL_QUALIFIED_LOW BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_LOW BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_LOW BIT[3]
 STEP_CHARGING_STATE_CHANGE_LOW BIT[2]
 CHARGING_STATE_CHANGE_LOW BIT[1]
 CHGR_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 CHGR_7_LATCHED_CLR BIT[7]
 CHGR_6_LATCHED_CLR BIT[6]
 FG_FVCAL_QUALIFIED_LATCHED_CLR BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_LATCHED_CLR BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_LATCHED_CLR BIT[3]
 STEP_CHARGING_STATE_CHANGE_LATCHED_CLR BIT[2]
 CHARGING_STATE_CHANGE_LATCHED_CLR BIT[1]
 CHGR_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 CHGR_7_EN_SET BIT[7]
 CHGR_6_EN_SET BIT[6]
 FG_FVCAL_QUALIFIED_EN_SET BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_EN_SET BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_EN_SET BIT[3]
 STEP_CHARGING_STATE_CHANGE_EN_SET BIT[2]
 CHARGING_STATE_CHANGE_EN_SET BIT[1]
 CHGR_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 CHGR_7_EN_CLR BIT[7]
 CHGR_6_EN_CLR BIT[6]
 FG_FVCAL_QUALIFIED_EN_CLR BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_EN_CLR BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_EN_CLR BIT[3]
 STEP_CHARGING_STATE_CHANGE_EN_CLR BIT[2]
 CHARGING_STATE_CHANGE_EN_CLR BIT[1]
 CHGR_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
 CHGR_7_LATCHED_STS BIT[7]
 CHGR_6_LATCHED_STS BIT[6]
 FG_FVCAL_QUALIFIED_LATCHED_STS BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_LATCHED_STS BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_LATCHED_STS BIT[3]
 STEP_CHARGING_STATE_CHANGE_LATCHED_STS BIT[2]
 CHARGING_STATE_CHANGE_LATCHED_STS BIT[1]
 CHGR_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
 CHGR_7_PENDING_STS BIT[7]
 CHGR_6_PENDING_STS BIT[6]
 FG_FVCAL_QUALIFIED_PENDING_STS BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_PENDING_STS BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_PENDING_STS BIT[3]
 STEP_CHARGING_STATE_CHANGE_PENDING_STS BIT[2]
 CHARGING_STATE_CHANGE_PENDING_STS BIT[1]
 CHGR_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 CHGR_7_VAL BIT[7]
 CHGR_6_VAL BIT[6]
 FG_FVCAL_QUALIFIED_VAL BIT[5]
 STEP_CHARGING_SOC_UPDATE_REQUEST_VAL BIT[4]
 STEP_CHARGING_SOC_UPDATE_FAIL_VAL BIT[3]
 STEP_CHARGING_STATE_CHANGE_VAL BIT[2]
 CHARGING_STATE_CHANGE_VAL BIT[1]
 CHGR_ERROR_VAL BIT[0]

CHG_OPTION ADDRESS 0x0008 R
CHG_OPTION RESET_VALUE 0x80
 PIN BIT[7]

STEP_CHG_SOC_VBATT_V ADDRESS 0x0040 RW
STEP_CHG_SOC_VBATT_V RESET_VALUE 0x00
 STEP_CHG_SOC_VBATT_V BIT[7:0]

STEP_CHG_SOC_VBATT_V_UPDATE ADDRESS 0x0041 W
STEP_CHG_SOC_VBATT_V_UPDATE RESET_VALUE 0x00
 STEP_CHG_SOC_VBATT_V_UPDATE BIT[0]

CHARGING_ENABLE_CMD ADDRESS 0x0042 RW
CHARGING_ENABLE_CMD RESET_VALUE 0x00
 CHARGING_ENABLE_CMD BIT[0]
  CHARGING_ENABLE_CMD_IS_INACTIVE VALUE 0x0
  CHARGING_ENABLE_CMD_IS_ACTIVE VALUE 0x1

ALLOW_FAST_CHARGING_CMD ADDRESS 0x0043 RW
ALLOW_FAST_CHARGING_CMD RESET_VALUE 0x00
 ALLOW_FAST_CHARGING_CMD BIT[0]

QNOVO_PT_ENABLE_CMD ADDRESS 0x0044 RW
QNOVO_PT_ENABLE_CMD RESET_VALUE 0x00
 QNOVO_PT_ENABLE_CMD BIT[0]

CHGR_CFG1 ADDRESS 0x0050 RW
CHGR_CFG1 RESET_VALUE 0x38
 CHGR_CHICKEN_BIT BIT[7:6]
 CC_ERROR_BMA_EN_INT BIT[5]
  CC_ERROR_BMA_DIS_INT VALUE 0x0
  CC_ERROR_BMA_EN_INT VALUE 0x1
 CC_ERROR_SAFETY_TIMER_EN_INT BIT[4]
  CC_ERROR_SAFETY_TIMER_DIS_INT VALUE 0x0
  CC_ERROR_SAFETY_TIMER_EN_INT VALUE 0x1
 CC_ERROR_BATOV_EN_INT BIT[3]
  CC_ERROR_BATOV_DIS_INT VALUE 0x0
  CC_ERROR_BATOV_EN_INT VALUE 0x1
 TAPER_LOW_DEGLITCH_TIMEOUT BIT[2]
  TAPER_LOW_DEGLITCH_TIMEOUT_80MS VALUE 0x0
  TAPER_LOW_DEGLITCH_TIMEOUT_300MS VALUE 0x1
 INCREASE_RCHG_TIMEOUT_CFG BIT[1]
  RECHARGE_GF_20MS VALUE 0x0
  RECHARGE_GF_5S VALUE 0x1
 LOAD_BAT BIT[0]

CHGR_CFG2 ADDRESS 0x0051 RW
CHGR_CFG2 RESET_VALUE 0xC3
 CHG_EN_SRC BIT[7]
  CHG_EN_SRC_CMD VALUE 0x0
  CHG_EN_SRC_PIN VALUE 0x1
 CHG_EN_POLARITY BIT[6]
  CHG_EN_POL_HIGH VALUE 0x0
  CHG_EN_POL_LOW VALUE 0x1
 PRETOFAST_TRANSITION_CFG BIT[5]
  PRE_FAST_AUTO VALUE 0x0
  PRE_FAST_CMD VALUE 0x1
 BAT_OV_ECC BIT[4]
  BATT_OV_ENDS_CYCLE_DIS VALUE 0x0
  BATT_OV_ENDS_CYCLE_EN VALUE 0x1
 I_TERM BIT[3]
  CURRENT_TERM_EN VALUE 0x0
  CURRENT_TERM_DIS VALUE 0x1
 AUTO_RECHG BIT[2]
  AUTO_RCHG_EN VALUE 0x0
  AUTO_RCHG_DIS VALUE 0x1
 EN_ANALOG_DROP_IN_VBATT BIT[1]
  ANALOG_DROP_IN_VBATT_DIS VALUE 0x0
  ANALOG_DROP_IN_VBATT_EN VALUE 0x1
 CHARGER_INHIBIT BIT[0]
  CHG_INHIBIT_DIS VALUE 0x0
  CHG_INHIBIT_EN VALUE 0x1

CHARGER_ENABLE_CFG ADDRESS 0x0052 RW
CHARGER_ENABLE_CFG RESET_VALUE 0x3F
 TERM_QUALIFY BIT[7:2]
 CHG_ENB_TIMEOUT_SETTING BIT[1]
  CHG_ENB_TMR_30MS VALUE 0x0
  CHG_ENB_TMR_300MS VALUE 0x1
 FORCE_ZERO_CFG BIT[0]
  CHG_CUR_RAMPDWN_CFG1 VALUE 0x0
  CHG_CUR_RAMPDWN_CFG2 VALUE 0x1

CFG ADDRESS 0x0053 RW
CFG RESET_VALUE 0x40
 CHG_OPTION_PIN_TRIM BIT[7]
 CHGR_ADDITIONAL_300MS_HOLDOFF_TIMER_EN BIT[6]
  CHGR_ADDITIONAL_300MS_HOLDOFF_TIMER_DIS VALUE 0x0
  CHGR_ADDITIONAL_300MS_HOLDOFF_TIMER_ENB VALUE 0x1
 BATFET_OPEN_FAULT_EN BIT[5]
  DONT_GEN_PON_FAULT VALUE 0x0
  GEN_PON_FAULT VALUE 0x1
 BATN_SNS_CFG BIT[4]
 CFG_TAPER_DIS_AFVC BIT[3]
 BATFET_SHUTDOWN_CFG BIT[2]
 VDISCHG_EN_CFG BIT[1]
 VCHG_EN_CFG BIT[0]

CC_STATE_INT_EN ADDRESS 0x0054 RW
CC_STATE_INT_EN RESET_VALUE 0x7F
 CC_STATE_TRICKLE_EN_INT BIT[6]
  CC_STATE_TRICKLE_DIS_INT VALUE 0x0
  CC_STATE_TRICKLE_EN_INT VALUE 0x1
 CC_STATE_PRECHARGE_EN_INT BIT[5]
  CC_STATE_PRECHARGE_DIS_INT VALUE 0x0
  CC_STATE_PRECHARGE_EN_INT VALUE 0x1
 CC_STATE_FAST_EN_INT BIT[4]
  CC_STATE_FAST_DIS_INT VALUE 0x0
  CC_STATE_FAST_EN_INT VALUE 0x1
 CC_STATE_FULLON_EN_INT BIT[3]
  CC_STATE_FULLON_DIS_INT VALUE 0x0
  CC_STATE_FULLON_EN_INT VALUE 0x1
 CC_STATE_TAPER_EN_INT BIT[2]
  CC_STATE_TAPER_DIS_INT VALUE 0x0
  CC_STATE_TAPER_EN_INT VALUE 0x1
 CC_STATE_INVALID_EN_INT BIT[1]
  CC_STATE_INVALID_DIS_INT VALUE 0x0
  CC_STATE_INVALID_EN_INT VALUE 0x1
 CC_STATE_TERMINATE_EN_INT BIT[0]
  CC_STATE_TERMINATE_DIS_INT VALUE 0x0
  CC_STATE_TERMINATE_EN_INT VALUE 0x1

PRE_CHARGE_CURRENT_CFG ADDRESS 0x0060 RW
PRE_CHARGE_CURRENT_CFG RESET_VALUE 0x14
 PRE_CHARGE_CURRENT_SETTING BIT[5:0]
  PCC_0MA VALUE 0x00
  PCC_25MA VALUE 0x01
  PCC_50MA VALUE 0x02
  PCC_75MA VALUE 0x03
  PCC_100MA VALUE 0x04
  PCC_125MA VALUE 0x05
  PCC_150MA VALUE 0x06
  PCC_175MA VALUE 0x07
  PCC_200MA VALUE 0x08
  PCC_225MA VALUE 0x09
  PCC_250MA VALUE 0x0A
  PCC_275MA VALUE 0x0B
  PCC_300MA VALUE 0x0C
  PCC_325MA VALUE 0x0D
  PCC_350MA VALUE 0x0E
  PCC_375MA VALUE 0x0F
  PCC_400MA VALUE 0x10
  PCC_425MA VALUE 0x11
  PCC_450MA VALUE 0x12
  PCC_475MA VALUE 0x13
  PCC_500MA VALUE 0x14
  PCC_525MA VALUE 0x15
  PCC_550MA VALUE 0x16
  PCC_575MA VALUE 0x17
  PCC_600MA VALUE 0x18
  PCC_625MA VALUE 0x19
  PCC_650MA VALUE 0x1A
  PCC_675MA VALUE 0x1B
  PCC_700MA VALUE 0x1C
  PCC_725MA VALUE 0x1D
  PCC_750MA VALUE 0x1E
  PCC_775MA VALUE 0x1F
  PCC_800MA VALUE 0x20
  PCC_825MA VALUE 0x21
  PCC_850MA VALUE 0x22
  PCC_875MA VALUE 0x23
  PCC_900MA VALUE 0x24
  PCC_925MA VALUE 0x25
  PCC_950MA VALUE 0x26
  PCC_975MA VALUE 0x27
  PCC_1000MA VALUE 0x28
  PCC_1025MA VALUE 0x29
  PCC_1050MA VALUE 0x2A
  PCC_1075MA VALUE 0x2B
  PCC_1100MA VALUE 0x2C
  PCC_1125MA VALUE 0x2D
  PCC_1150MA VALUE 0x2E
  PCC_1175MA VALUE 0x2F
  PCC_1200MA VALUE 0x30
  PCC_1225MA VALUE 0x31
  PCC_1250MA VALUE 0x32
  PCC_1275MA VALUE 0x33
  PCC_1300MA VALUE 0x34
  PCC_1325MA VALUE 0x35
  PCC_1350MA VALUE 0x36
  PCC_1375MA VALUE 0x37
  PCC_1400MA VALUE 0x38
  PCC_1425MA VALUE 0x39
  PCC_1450MA VALUE 0x3A
  PCC_1475MA VALUE 0x3B
  PCC_1500MA VALUE 0x3C
  PCC_1525MA VALUE 0x3D
  PCC_1550MA VALUE 0x3E
  PCC_1575MA VALUE 0x3F

FAST_CHARGE_CURRENT_CFG ADDRESS 0x0061 RW
FAST_CHARGE_CURRENT_CFG RESET_VALUE 0x28
 FAST_CHARGE_CURRENT_SETTING BIT[7:0]
  FCC_0MA VALUE 0x00
  FCC_25MA VALUE 0x01
  FCC_50MA VALUE 0x02
  FCC_75MA VALUE 0x03
  FCC_100MA VALUE 0x04
  FCC_125MA VALUE 0x05
  FCC_150MA VALUE 0x06
  FCC_175MA VALUE 0x07
  FCC_200MA VALUE 0x08
  FCC_225MA VALUE 0x09
  FCC_250MA VALUE 0x0A
  FCC_275MA VALUE 0x0B
  FCC_300MA VALUE 0x0C
  FCC_325MA VALUE 0x0D
  FCC_350MA VALUE 0x0E
  FCC_375MA VALUE 0x0F
  FCC_400MA VALUE 0x10
  FCC_425MA VALUE 0x11
  FCC_450MA VALUE 0x12
  FCC_475MA VALUE 0x13
  FCC_500MA VALUE 0x14
  FCC_525MA VALUE 0x15
  FCC_550MA VALUE 0x16
  FCC_575MA VALUE 0x17
  FCC_600MA VALUE 0x18
  FCC_625MA VALUE 0x19
  FCC_650MA VALUE 0x1A
  FCC_675MA VALUE 0x1B
  FCC_700MA VALUE 0x1C
  FCC_725MA VALUE 0x1D
  FCC_750MA VALUE 0x1E
  FCC_775MA VALUE 0x1F
  FCC_800MA VALUE 0x20
  FCC_825MA VALUE 0x21
  FCC_850MA VALUE 0x22
  FCC_875MA VALUE 0x23
  FCC_900MA VALUE 0x24
  FCC_925MA VALUE 0x25
  FCC_950MA VALUE 0x26
  FCC_975MA VALUE 0x27
  FCC_1000MA VALUE 0x28
  FCC_1025MA VALUE 0x29
  FCC_1050MA VALUE 0x2A
  FCC_1075MA VALUE 0x2B
  FCC_1100MA VALUE 0x2C
  FCC_1125MA VALUE 0x2D
  FCC_1150MA VALUE 0x2E
  FCC_1175MA VALUE 0x2F
  FCC_1200MA VALUE 0x30
  FCC_1225MA VALUE 0x31
  FCC_1250MA VALUE 0x32
  FCC_1275MA VALUE 0x33
  FCC_1300MA VALUE 0x34
  FCC_1325MA VALUE 0x35
  FCC_1350MA VALUE 0x36
  FCC_1375MA VALUE 0x37
  FCC_1400MA VALUE 0x38
  FCC_1425MA VALUE 0x39
  FCC_1450MA VALUE 0x3A
  FCC_1475MA VALUE 0x3B
  FCC_1500MA VALUE 0x3C
  FCC_1525MA VALUE 0x3D
  FCC_1550MA VALUE 0x3E
  FCC_1575MA VALUE 0x3F
  FCC_1600MA VALUE 0x40
  FCC_1625MA VALUE 0x41
  FCC_1650MA VALUE 0x42
  FCC_1675MA VALUE 0x43
  FCC_1700MA VALUE 0x44
  FCC_1725MA VALUE 0x45
  FCC_1750MA VALUE 0x46
  FCC_1775MA VALUE 0x47
  FCC_1800MA VALUE 0x48
  FCC_1825MA VALUE 0x49
  FCC_1850MA VALUE 0x4A
  FCC_1875MA VALUE 0x4B
  FCC_1900MA VALUE 0x4C
  FCC_1925MA VALUE 0x4D
  FCC_1950MA VALUE 0x4E
  FCC_1975MA VALUE 0x4F
  FCC_2000MA VALUE 0x50
  FCC_2025MA VALUE 0x51
  FCC_2050MA VALUE 0x52
  FCC_2075MA VALUE 0x53
  FCC_2100MA VALUE 0x54
  FCC_2125MA VALUE 0x55
  FCC_2150MA VALUE 0x56
  FCC_2175MA VALUE 0x57
  FCC_2200MA VALUE 0x58
  FCC_2225MA VALUE 0x59
  FCC_2250MA VALUE 0x5A
  FCC_2275MA VALUE 0x5B
  FCC_2300MA VALUE 0x5C
  FCC_2325MA VALUE 0x5D
  FCC_2350MA VALUE 0x5E
  FCC_2375MA VALUE 0x5F
  FCC_2400MA VALUE 0x60
  FCC_2425MA VALUE 0x61
  FCC_2450MA VALUE 0x62
  FCC_2475MA VALUE 0x63
  FCC_2500MA VALUE 0x64
  FCC_2525MA VALUE 0x65
  FCC_2550MA VALUE 0x66
  FCC_2575MA VALUE 0x67
  FCC_2600MA VALUE 0x68
  FCC_2625MA VALUE 0x69
  FCC_2650MA VALUE 0x6A
  FCC_2675MA VALUE 0x6B
  FCC_2700MA VALUE 0x6C
  FCC_2725MA VALUE 0x6D
  FCC_2750MA VALUE 0x6E
  FCC_2775MA VALUE 0x6F
  FCC_2800MA VALUE 0x70
  FCC_2825MA VALUE 0x71
  FCC_2850MA VALUE 0x72
  FCC_2875MA VALUE 0x73
  FCC_2900MA VALUE 0x74
  FCC_2925MA VALUE 0x75
  FCC_2950MA VALUE 0x76
  FCC_2975MA VALUE 0x77
  FCC_3000MA VALUE 0x78
  FCC_3025MA VALUE 0x79
  FCC_3050MA VALUE 0x7A
  FCC_3075MA VALUE 0x7B
  FCC_3100MA VALUE 0x7C
  FCC_3125MA VALUE 0x7D
  FCC_3150MA VALUE 0x7E
  FCC_3175MA VALUE 0x7F
  FCC_3200MA VALUE 0x80
  FCC_3225MA VALUE 0x81
  FCC_3250MA VALUE 0x82
  FCC_3275MA VALUE 0x83
  FCC_3300MA VALUE 0x84
  FCC_3325MA VALUE 0x85
  FCC_3350MA VALUE 0x86
  FCC_3375MA VALUE 0x87
  FCC_3400MA VALUE 0x88
  FCC_3425MA VALUE 0x89
  FCC_3450MA VALUE 0x8A
  FCC_3475MA VALUE 0x8B
  FCC_3500MA VALUE 0x8C
  FCC_3525MA VALUE 0x8D
  FCC_3550MA VALUE 0x8E
  FCC_3575MA VALUE 0x8F
  FCC_3600MA VALUE 0x90
  FCC_3625MA VALUE 0x91
  FCC_3650MA VALUE 0x92
  FCC_3675MA VALUE 0x93
  FCC_3700MA VALUE 0x94
  FCC_3725MA VALUE 0x95
  FCC_3750MA VALUE 0x96
  FCC_3775MA VALUE 0x97
  FCC_3800MA VALUE 0x98
  FCC_3825MA VALUE 0x99
  FCC_3850MA VALUE 0x9A
  FCC_3875MA VALUE 0x9B
  FCC_3900MA VALUE 0x9C
  FCC_3925MA VALUE 0x9D
  FCC_3950MA VALUE 0x9E
  FCC_3975MA VALUE 0x9F
  FCC_4000MA VALUE 0xA0
  FCC_4025MA VALUE 0xA1
  FCC_4050MA VALUE 0xA2
  FCC_4075MA VALUE 0xA3
  FCC_4100MA VALUE 0xA4
  FCC_4125MA VALUE 0xA5
  FCC_4150MA VALUE 0xA6
  FCC_4175MA VALUE 0xA7
  FCC_4200MA VALUE 0xA8
  FCC_4225MA VALUE 0xA9
  FCC_4250MA VALUE 0xAA
  FCC_4275MA VALUE 0xAB
  FCC_4300MA VALUE 0xAC
  FCC_4325MA VALUE 0xAD
  FCC_4350MA VALUE 0xAE
  FCC_4375MA VALUE 0xAF
  FCC_4400MA VALUE 0xB0
  FCC_4425MA VALUE 0xB1
  FCC_4450MA VALUE 0xB2
  FCC_4475MA VALUE 0xB3
  FCC_4500MA VALUE 0xB4

CHARGE_CURRENT_TERMINATION_CFG ADDRESS 0x0062 RW
CHARGE_CURRENT_TERMINATION_CFG RESET_VALUE 0x03
 ANALOG_CHARGE_CURRENT_TERMINATION_SETTING BIT[2:0]

TCCC_CHARGE_CURRENT_TERMINATION_CFG ADDRESS 0x0063 RW
TCCC_CHARGE_CURRENT_TERMINATION_CFG RESET_VALUE 0x02
 TCCC_CHARGE_CURRENT_TERMINATION_SETTING BIT[3:0]
  TCCC_TERM_CURRENT_0MA VALUE 0x0
  TCCC_TERM_CURRENT_50MA VALUE 0x1
  TCCC_TERM_CURRENT_100MA VALUE 0x2
  TCCC_TERM_CURRENT_150MA VALUE 0x3
  TCCC_TERM_CURRENT_200MA VALUE 0x4
  TCCC_TERM_CURRENT_250MA VALUE 0x5
  TCCC_TERM_CURRENT_300MA VALUE 0x6
  TCCC_TERM_CURRENT_350MA VALUE 0x7
  TCCC_TERM_CURRENT_400MA VALUE 0x8
  TCCC_TERM_CURRENT_450MA VALUE 0x9
  TCCC_TERM_CURRENT_500MA VALUE 0xA
  TCCC_TERM_CURRENT_550MA VALUE 0xB
  TCCC_TERM_CURRENT_600MA VALUE 0xC
  TCCC_TERM_CURRENT_650MA VALUE 0xD
  TCCC_TERM_CURRENT_700MA VALUE 0xE
  TCCC_TERM_CURRENT_750MA VALUE 0xF

CHARGE_CURRENT_SOFTSTART_SETTING_CFG ADDRESS 0x0064 RW
CHARGE_CURRENT_SOFTSTART_SETTING_CFG RESET_VALUE 0x00
 CHARGE_CURRENT_SOFTSTART_SETTING BIT[1:0]
  CHARGE_CURRENT_SOFTSTART_RATE_IS_25MA_PER_100US VALUE 0x0
  CHARGE_CURRENT_SOFTSTART_RATE_IS_25MA_PER_200US VALUE 0x1
  CHARGE_CURRENT_SOFTSTART_RATE_IS_25MA_PER_400US VALUE 0x2
  CHARGE_CURRENT_SOFTSTART_RATE_IS_25MA_PER_800US VALUE 0x3

FLOAT_VOLTAGE_CFG ADDRESS 0x0070 RW
FLOAT_VOLTAGE_CFG RESET_VALUE 0x73
 FLOAT_VOLTAGE_SETTING BIT[7:0]
  FV_3P487V VALUE 0x00
  FV_3P495V VALUE 0x01
  FV_3P502V VALUE 0x02
  FV_3P510V VALUE 0x03
  FV_3P517V VALUE 0x04
  FV_3P525V VALUE 0x05
  FV_3P532V VALUE 0x06
  FV_3P540V VALUE 0x07
  FV_3P547V VALUE 0x08
  FV_3P555V VALUE 0x09
  FV_3P562V VALUE 0x0A
  FV_3P570V VALUE 0x0B
  FV_3P577V VALUE 0x0C
  FV_3P585V VALUE 0x0D
  FV_3P592V VALUE 0x0E
  FV_3P600V VALUE 0x0F
  FV_3P607V VALUE 0x10
  FV_3P615V VALUE 0x11
  FV_3P622V VALUE 0x12
  FV_3P630V VALUE 0x13
  FV_3P637V VALUE 0x14
  FV_3P645V VALUE 0x15
  FV_3P652V VALUE 0x16
  FV_3P660V VALUE 0x17
  FV_3P667V VALUE 0x18
  FV_3P675V VALUE 0x19
  FV_3P682V VALUE 0x1A
  FV_3P690V VALUE 0x1B
  FV_3P697V VALUE 0x1C
  FV_3P705V VALUE 0x1D
  FV_3P712V VALUE 0x1E
  FV_3P720V VALUE 0x1F
  FV_3P727V VALUE 0x20
  FV_3P735V VALUE 0x21
  FV_3P742V VALUE 0x22
  FV_3P750V VALUE 0x23
  FV_3P757V VALUE 0x24
  FV_3P765V VALUE 0x25
  FV_3P772V VALUE 0x26
  FV_3P780V VALUE 0x27
  FV_3P787V VALUE 0x28
  FV_3P795V VALUE 0x29
  FV_3P802V VALUE 0x2A
  FV_3P810V VALUE 0x2B
  FV_3P817V VALUE 0x2C
  FV_3P825V VALUE 0x2D
  FV_3P832V VALUE 0x2E
  FV_3P840V VALUE 0x2F
  FV_3P847V VALUE 0x30
  FV_3P855V VALUE 0x31
  FV_3P862V VALUE 0x32
  FV_3P870V VALUE 0x33
  FV_3P877V VALUE 0x34
  FV_3P885V VALUE 0x35
  FV_3P892V VALUE 0x36
  FV_3P900V VALUE 0x37
  FV_3P907V VALUE 0x38
  FV_3P915V VALUE 0x39
  FV_3P922V VALUE 0x3A
  FV_3P930V VALUE 0x3B
  FV_3P937V VALUE 0x3C
  FV_3P945V VALUE 0x3D
  FV_3P952V VALUE 0x3E
  FV_3P960V VALUE 0x3F
  FV_3P967V VALUE 0x40
  FV_3P975V VALUE 0x41
  FV_3P982V VALUE 0x42
  FV_3P990V VALUE 0x43
  FV_3P997V VALUE 0x44
  FV_4P004V VALUE 0x45
  FV_4P012V VALUE 0x46
  FV_4P019V VALUE 0x47
  FV_4P027V VALUE 0x48
  FV_4P035V VALUE 0x49
  FV_4P042V VALUE 0x4A
  FV_4P049V VALUE 0x4B
  FV_4P057V VALUE 0x4C
  FV_4P064V VALUE 0x4D
  FV_4P072V VALUE 0x4E
  FV_4P080V VALUE 0x4F
  FV_4P087V VALUE 0x50
  FV_4P094V VALUE 0x51
  FV_4P102V VALUE 0x52
  FV_4P109V VALUE 0x53
  FV_4P117V VALUE 0x54
  FV_4P125V VALUE 0x55
  FV_4P132V VALUE 0x56
  FV_4P140V VALUE 0x57
  FV_4P147V VALUE 0x58
  FV_4P154V VALUE 0x59
  FV_4P162V VALUE 0x5A
  FV_4P170V VALUE 0x5B
  FV_4P177V VALUE 0x5C
  FV_4P185V VALUE 0x5D
  FV_4P192V VALUE 0x5E
  FV_4P200V VALUE 0x5F
  FV_4P207V VALUE 0x60
  FV_4P215V VALUE 0x61
  FV_4P222V VALUE 0x62
  FV_4P230V VALUE 0x63
  FV_4P237V VALUE 0x64
  FV_4P245V VALUE 0x65
  FV_4P252V VALUE 0x66
  FV_4P260V VALUE 0x67
  FV_4P267V VALUE 0x68
  FV_4P274V VALUE 0x69
  FV_4P282V VALUE 0x6A
  FV_4P290V VALUE 0x6B
  FV_4P297V VALUE 0x6C
  FV_4P305V VALUE 0x6D
  FV_4P312V VALUE 0x6E
  FV_4P320V VALUE 0x6F
  FV_4P327V VALUE 0x70
  FV_4P335V VALUE 0x71
  FV_4P342V VALUE 0x72
  FV_4P350V VALUE 0x73
  FV_4P357V VALUE 0x74
  FV_4P365V VALUE 0x75
  FV_4P372V VALUE 0x76
  FV_4P380V VALUE 0x77
  FV_4P387V VALUE 0x78
  FV_4P395V VALUE 0x79
  FV_4P402V VALUE 0x7A
  FV_4P410V VALUE 0x7B
  FV_4P417V VALUE 0x7C
  FV_4P425V VALUE 0x7D
  FV_4P432V VALUE 0x7E
  FV_4P439V VALUE 0x7F
  FV_4P447V VALUE 0x80
  FV_4P455V VALUE 0x81
  FV_4P462V VALUE 0x82
  FV_4P470V VALUE 0x83
  FV_4P477V VALUE 0x84
  FV_4P484V VALUE 0x85
  FV_4P492V VALUE 0x86
  FV_4P500V VALUE 0x87
  FV_4P507V VALUE 0x88
  FV_4P515V VALUE 0x89
  FV_4P522V VALUE 0x8A
  FV_4P529V VALUE 0x8B
  FV_4P537V VALUE 0x8C
  FV_4P545V VALUE 0x8D
  FV_4P552V VALUE 0x8E
  FV_4P560V VALUE 0x8F
  FV_4P567V VALUE 0x90
  FV_4P574V VALUE 0x91
  FV_4P582V VALUE 0x92
  FV_4P590V VALUE 0x93
  FV_4P597V VALUE 0x94
  FV_4P605V VALUE 0x95
  FV_4P612V VALUE 0x96
  FV_4P620V VALUE 0x97
  FV_4P627V VALUE 0x98
  FV_4P635V VALUE 0x99
  FV_4P642V VALUE 0x9A
  FV_4P649V VALUE 0x9B
  FV_4P657V VALUE 0x9C
  FV_4P665V VALUE 0x9D
  FV_4P672V VALUE 0x9E
  FV_4P680V VALUE 0x9F
  FV_4P687V VALUE 0xA0
  FV_4P695V VALUE 0xA1
  FV_4P702V VALUE 0xA2
  FV_4P710V VALUE 0xA3
  FV_4P717V VALUE 0xA4
  FV_4P725V VALUE 0xA5
  FV_4P732V VALUE 0xA6
  FV_4P740V VALUE 0xA7
  FV_4P747V VALUE 0xA8
  FV_4P755V VALUE 0xA9
  FV_4P762V VALUE 0xAA
  FV_4P770V VALUE 0xAB
  FV_4P777V VALUE 0xAC
  FV_4P785V VALUE 0xAD
  FV_4P792V VALUE 0xAE
  FV_4P800V VALUE 0xAF
  FV_4P807V VALUE 0xB0
  FV_4P815V VALUE 0xB1
  FV_4P822V VALUE 0xB2
  FV_4P830V VALUE 0xB3
  FV_4P837V VALUE 0xB4
  FV_4P845V VALUE 0xB5
  FV_4P852V VALUE 0xB6
  FV_4P859V VALUE 0xB7
  FV_4P867V VALUE 0xB8
  FV_4P875V VALUE 0xB9
  FV_4P882V VALUE 0xBA
  FV_4P890V VALUE 0xBB
  FV_4P897V VALUE 0xBC
  FV_4P904V VALUE 0xBD
  FV_4P912V VALUE 0xBE
  FV_4P920V VALUE 0xBF

AUTO_FLOAT_VOLTAGE_COMPENSATION_CFG ADDRESS 0x0071 RW
AUTO_FLOAT_VOLTAGE_COMPENSATION_CFG RESET_VALUE 0x00
 AUTO_FLOAT_VOLTAGE_COMPENSATION BIT[2:0]

CHARGE_INHIBIT_THRESHOLD_CFG ADDRESS 0x0072 RW
CHARGE_INHIBIT_THRESHOLD_CFG RESET_VALUE 0x01
 CHARGE_INHIBIT_THRESHOLD BIT[1:0]
  INHIBIT_ANALOG_VFLT_MINUS_50MV VALUE 0x0
  INHIBIT_ANALOG_VFLT_MINUS_100MV VALUE 0x1
  INHIBIT_ANALOG_VFLT_MINUS_200MV VALUE 0x2
  INHIBIT_ANALOG_VFLT_MINUS_300MV VALUE 0x3

RECHARGE_THRESHOLD_CFG ADDRESS 0x0073 RW
RECHARGE_THRESHOLD_CFG RESET_VALUE 0x00
 RECHARGE_THRESHOLD BIT[1:0]

PRE_TO_FAST_CHARGE_THRESHOLD_CFG ADDRESS 0x0074 RW
PRE_TO_FAST_CHARGE_THRESHOLD_CFG RESET_VALUE 0x03
 PRE_TO_FAST_CHARGE_THRESHOLD BIT[1:0]
  P2F_ANALOG_2P4V VALUE 0x0
  P2F_ANALOG_2P6V VALUE 0x1
  P2F_ANALOG_2P8V VALUE 0x2
  P2F_ANALOG_3P0V VALUE 0x3

FV_HYSTERESIS_CFG ADDRESS 0x0075 RW
FV_HYSTERESIS_CFG RESET_VALUE 0x00
 FV_DROP_HYSTERESIS_CFG BIT[7:4]
  FV_DROP_HYS_0MV VALUE 0x0
  FV_DROP_HYS_DIGITAL_30MV VALUE 0x1
  FV_DROP_HYS_DIGITAL_60MV VALUE 0x2
  FV_DROP_HYS_DIGITAL_90MV VALUE 0x3
  FV_DROP_HYS_DIGITAL_120MV VALUE 0x4
  FV_DROP_HYS_DIGITAL_150MV VALUE 0x5
  FV_DROP_HYS_DIGITAL_180MV VALUE 0x6
  FV_DROP_HYS_DIGITAL_210MV VALUE 0x7
  FV_DROP_HYS_DIGITAL_240MV VALUE 0x8
 THRESH_HYSTERESIS_CFG BIT[3:0]
  P2F_AND_FULLON_DROP_HYS_DIGITAL_0MV VALUE 0x0
  P2F_AND_FULLON_DROP_HYS_DIGITAL_30MV VALUE 0x1
  P2F_AND_FULLON_DROP_HYS_DIGITAL_60MV VALUE 0x2
  P2F_AND_FULLON_DROP_HYS_DIGITAL_90MV VALUE 0x3
  P2F_AND_FULLON_DROP_HYS_DIGITAL_120MV VALUE 0x4
  P2F_AND_FULLON_DROP_HYS_DIGITAL_150MV VALUE 0x5
  P2F_AND_FULLON_DROP_HYS_DIGITAL_180MV VALUE 0x6
  P2F_AND_FULLON_DROP_HYS_DIGITAL_210MV VALUE 0x7
  P2F_AND_FULLON_DROP_HYS_DIGITAL_240MV VALUE 0x8

FVC_CHARGE_INHIBIT_THRESHOLD_CFG ADDRESS 0x0080 RW
FVC_CHARGE_INHIBIT_THRESHOLD_CFG RESET_VALUE 0x08
 FVC_CHARGE_INHIBIT_THRESHOLD BIT[5:0]
  FVC_CHG_INHIBIT_RCHG_PLUS_P0000V VALUE 0x00
  FVC_CHG_INHIBIT_RCHG_PLUS_P0075V VALUE 0x01
  FVC_CHG_INHIBIT_RCHG_PLUS_P0150V VALUE 0x02
  FVC_CHG_INHIBIT_RCHG_PLUS_P0225V VALUE 0x03
  FVC_CHG_INHIBIT_RCHG_PLUS_P0300V VALUE 0x04
  FVC_CHG_INHIBIT_RCHG_PLUS_P0375V VALUE 0x05
  FVC_CHG_INHIBIT_RCHG_PLUS_P0450V VALUE 0x06
  FVC_CHG_INHIBIT_RCHG_PLUS_P0525V VALUE 0x07
  FVC_CHG_INHIBIT_RCHG_PLUS_P0600V VALUE 0x08
  FVC_CHG_INHIBIT_RCHG_PLUS_P0675V VALUE 0x09
  FVC_CHG_INHIBIT_RCHG_PLUS_P0750V VALUE 0x0A
  FVC_CHG_INHIBIT_RCHG_PLUS_P0825V VALUE 0x0B
  FVC_CHG_INHIBIT_RCHG_PLUS_P0900V VALUE 0x0C
  FVC_CHG_INHIBIT_RCHG_PLUS_P0975V VALUE 0x0D
  FVC_CHG_INHIBIT_RCHG_PLUS_P1050V VALUE 0x0E
  FVC_CHG_INHIBIT_RCHG_PLUS_P1125V VALUE 0x0F
  FVC_CHG_INHIBIT_RCHG_PLUS_P1200V VALUE 0x10
  FVC_CHG_INHIBIT_RCHG_PLUS_P1275V VALUE 0x11
  FVC_CHG_INHIBIT_RCHG_PLUS_P1350V VALUE 0x12
  FVC_CHG_INHIBIT_RCHG_PLUS_P1425V VALUE 0x13
  FVC_CHG_INHIBIT_RCHG_PLUS_P1500V VALUE 0x14
  FVC_CHG_INHIBIT_RCHG_PLUS_P1575V VALUE 0x15
  FVC_CHG_INHIBIT_RCHG_PLUS_P1650V VALUE 0x16
  FVC_CHG_INHIBIT_RCHG_PLUS_P1725V VALUE 0x17
  FVC_CHG_INHIBIT_RCHG_PLUS_P1800V VALUE 0x18
  FVC_CHG_INHIBIT_RCHG_PLUS_P1875V VALUE 0x19
  FVC_CHG_INHIBIT_RCHG_PLUS_P1950V VALUE 0x1A
  FVC_CHG_INHIBIT_RCHG_PLUS_P2025V VALUE 0x1B
  FVC_CHG_INHIBIT_RCHG_PLUS_P2100V VALUE 0x1C
  FVC_CHG_INHIBIT_RCHG_PLUS_P2175V VALUE 0x1D
  FVC_CHG_INHIBIT_RCHG_PLUS_P2250V VALUE 0x1E
  FVC_CHG_INHIBIT_RCHG_PLUS_P2325V VALUE 0x1F
  FVC_CHG_INHIBIT_RCHG_PLUS_P2400V VALUE 0x20
  FVC_CHG_INHIBIT_RCHG_PLUS_P2475V VALUE 0x21
  FVC_CHG_INHIBIT_RCHG_PLUS_P2550V VALUE 0x22
  FVC_CHG_INHIBIT_RCHG_PLUS_P2625V VALUE 0x23
  FVC_CHG_INHIBIT_RCHG_PLUS_P2700V VALUE 0x24
  FVC_CHG_INHIBIT_RCHG_PLUS_P2775V VALUE 0x25
  FVC_CHG_INHIBIT_RCHG_PLUS_P2850V VALUE 0x26
  FVC_CHG_INHIBIT_RCHG_PLUS_P2925V VALUE 0x27
  FVC_CHG_INHIBIT_RCHG_PLUS_P3000V VALUE 0x28
  FVC_CHG_INHIBIT_RCHG_PLUS_P3075V VALUE 0x29
  FVC_CHG_INHIBIT_RCHG_PLUS_P3150V VALUE 0x2A
  FVC_CHG_INHIBIT_RCHG_PLUS_P3225V VALUE 0x2B
  FVC_CHG_INHIBIT_RCHG_PLUS_P3300V VALUE 0x2C
  FVC_CHG_INHIBIT_RCHG_PLUS_P3375V VALUE 0x2D
  FVC_CHG_INHIBIT_RCHG_PLUS_P3450V VALUE 0x2E
  FVC_CHG_INHIBIT_RCHG_PLUS_P3525V VALUE 0x2F
  FVC_CHG_INHIBIT_RCHG_PLUS_P3600V VALUE 0x30
  FVC_CHG_INHIBIT_RCHG_PLUS_P3675V VALUE 0x31
  FVC_CHG_INHIBIT_RCHG_PLUS_P3750V VALUE 0x32
  FVC_CHG_INHIBIT_RCHG_PLUS_P3825V VALUE 0x33
  FVC_CHG_INHIBIT_RCHG_PLUS_P3900V VALUE 0x34
  FVC_CHG_INHIBIT_RCHG_PLUS_P3975V VALUE 0x35
  FVC_CHG_INHIBIT_RCHG_PLUS_P4050V VALUE 0x36
  FVC_CHG_INHIBIT_RCHG_PLUS_P4125V VALUE 0x37
  FVC_CHG_INHIBIT_RCHG_PLUS_P4200V VALUE 0x38
  FVC_CHG_INHIBIT_RCHG_PLUS_P4275V VALUE 0x39
  FVC_CHG_INHIBIT_RCHG_PLUS_P4350V VALUE 0x3A
  FVC_CHG_INHIBIT_RCHG_PLUS_P4425V VALUE 0x3B
  FVC_CHG_INHIBIT_RCHG_PLUS_P4500V VALUE 0x3C
  FVC_CHG_INHIBIT_RCHG_PLUS_P4575V VALUE 0x3D
  FVC_CHG_INHIBIT_RCHG_PLUS_P4650V VALUE 0x3E
  FVC_CHG_INHIBIT_RCHG_PLUS_P4725V VALUE 0x3F

FVC_RECHARGE_THRESHOLD_CFG ADDRESS 0x0081 RW
FVC_RECHARGE_THRESHOLD_CFG RESET_VALUE 0x66
 FVC_RECHARGE_THRESHOLD BIT[7:0]
  FVC_RCHG_3P487V VALUE 0x00
  FVC_RCHG_3P495V VALUE 0x01
  FVC_RCHG_3P502V VALUE 0x02
  FVC_RCHG_3P510V VALUE 0x03
  FVC_RCHG_3P517V VALUE 0x04
  FVC_RCHG_3P525V VALUE 0x05
  FVC_RCHG_3P532V VALUE 0x06
  FVC_RCHG_3P540V VALUE 0x07
  FVC_RCHG_3P547V VALUE 0x08
  FVC_RCHG_3P555V VALUE 0x09
  FVC_RCHG_3P562V VALUE 0x0A
  FVC_RCHG_3P570V VALUE 0x0B
  FVC_RCHG_3P577V VALUE 0x0C
  FVC_RCHG_3P585V VALUE 0x0D
  FVC_RCHG_3P592V VALUE 0x0E
  FVC_RCHG_3P600V VALUE 0x0F
  FVC_RCHG_3P607V VALUE 0x10
  FVC_RCHG_3P615V VALUE 0x11
  FVC_RCHG_3P622V VALUE 0x12
  FVC_RCHG_3P630V VALUE 0x13
  FVC_RCHG_3P637V VALUE 0x14
  FVC_RCHG_3P645V VALUE 0x15
  FVC_RCHG_3P652V VALUE 0x16
  FVC_RCHG_3P660V VALUE 0x17
  FVC_RCHG_3P667V VALUE 0x18
  FVC_RCHG_3P675V VALUE 0x19
  FVC_RCHG_3P682V VALUE 0x1A
  FVC_RCHG_3P690V VALUE 0x1B
  FVC_RCHG_3P697V VALUE 0x1C
  FVC_RCHG_3P705V VALUE 0x1D
  FVC_RCHG_3P712V VALUE 0x1E
  FVC_RCHG_3P720V VALUE 0x1F
  FVC_RCHG_3P727V VALUE 0x20
  FVC_RCHG_3P735V VALUE 0x21
  FVC_RCHG_3P742V VALUE 0x22
  FVC_RCHG_3P750V VALUE 0x23
  FVC_RCHG_3P757V VALUE 0x24
  FVC_RCHG_3P765V VALUE 0x25
  FVC_RCHG_3P772V VALUE 0x26
  FVC_RCHG_3P780V VALUE 0x27
  FVC_RCHG_3P787V VALUE 0x28
  FVC_RCHG_3P795V VALUE 0x29
  FVC_RCHG_3P802V VALUE 0x2A
  FVC_RCHG_3P810V VALUE 0x2B
  FVC_RCHG_3P817V VALUE 0x2C
  FVC_RCHG_3P825V VALUE 0x2D
  FVC_RCHG_3P832V VALUE 0x2E
  FVC_RCHG_3P840V VALUE 0x2F
  FVC_RCHG_3P847V VALUE 0x30
  FVC_RCHG_3P855V VALUE 0x31
  FVC_RCHG_3P862V VALUE 0x32
  FVC_RCHG_3P870V VALUE 0x33
  FVC_RCHG_3P877V VALUE 0x34
  FVC_RCHG_3P885V VALUE 0x35
  FVC_RCHG_3P892V VALUE 0x36
  FVC_RCHG_3P900V VALUE 0x37
  FVC_RCHG_3P907V VALUE 0x38
  FVC_RCHG_3P915V VALUE 0x39
  FVC_RCHG_3P922V VALUE 0x3A
  FVC_RCHG_3P930V VALUE 0x3B
  FVC_RCHG_3P937V VALUE 0x3C
  FVC_RCHG_3P945V VALUE 0x3D
  FVC_RCHG_3P952V VALUE 0x3E
  FVC_RCHG_3P960V VALUE 0x3F
  FVC_RCHG_3P967V VALUE 0x40
  FVC_RCHG_3P975V VALUE 0x41
  FVC_RCHG_3P982V VALUE 0x42
  FVC_RCHG_3P990V VALUE 0x43
  FVC_RCHG_3P997V VALUE 0x44
  FVC_RCHG_4P004V VALUE 0x45
  FVC_RCHG_4P012V VALUE 0x46
  FVC_RCHG_4P019V VALUE 0x47
  FVC_RCHG_4P027V VALUE 0x48
  FVC_RCHG_4P035V VALUE 0x49
  FVC_RCHG_4P042V VALUE 0x4A
  FVC_RCHG_4P049V VALUE 0x4B
  FVC_RCHG_4P057V VALUE 0x4C
  FVC_RCHG_4P064V VALUE 0x4D
  FVC_RCHG_4P072V VALUE 0x4E
  FVC_RCHG_4P080V VALUE 0x4F
  FVC_RCHG_4P087V VALUE 0x50
  FVC_RCHG_4P094V VALUE 0x51
  FVC_RCHG_4P102V VALUE 0x52
  FVC_RCHG_4P109V VALUE 0x53
  FVC_RCHG_4P117V VALUE 0x54
  FVC_RCHG_4P125V VALUE 0x55
  FVC_RCHG_4P132V VALUE 0x56
  FVC_RCHG_4P140V VALUE 0x57
  FVC_RCHG_4P147V VALUE 0x58
  FVC_RCHG_4P154V VALUE 0x59
  FVC_RCHG_4P162V VALUE 0x5A
  FVC_RCHG_4P170V VALUE 0x5B
  FVC_RCHG_4P177V VALUE 0x5C
  FVC_RCHG_4P185V VALUE 0x5D
  FVC_RCHG_4P192V VALUE 0x5E
  FVC_RCHG_4P200V VALUE 0x5F
  FVC_RCHG_4P207V VALUE 0x60
  FVC_RCHG_4P215V VALUE 0x61
  FVC_RCHG_4P222V VALUE 0x62
  FVC_RCHG_4P230V VALUE 0x63
  FVC_RCHG_4P237V VALUE 0x64
  FVC_RCHG_4P245V VALUE 0x65
  FVC_RCHG_4P252V VALUE 0x66
  FVC_RCHG_4P260V VALUE 0x67
  FVC_RCHG_4P267V VALUE 0x68
  FVC_RCHG_4P274V VALUE 0x69
  FVC_RCHG_4P282V VALUE 0x6A
  FVC_RCHG_4P290V VALUE 0x6B
  FVC_RCHG_4P297V VALUE 0x6C
  FVC_RCHG_4P305V VALUE 0x6D
  FVC_RCHG_4P312V VALUE 0x6E
  FVC_RCHG_4P320V VALUE 0x6F
  FVC_RCHG_4P327V VALUE 0x70
  FVC_RCHG_4P335V VALUE 0x71
  FVC_RCHG_4P342V VALUE 0x72
  FVC_RCHG_4P350V VALUE 0x73
  FVC_RCHG_4P357V VALUE 0x74
  FVC_RCHG_4P365V VALUE 0x75
  FVC_RCHG_4P372V VALUE 0x76
  FVC_RCHG_4P380V VALUE 0x77
  FVC_RCHG_4P387V VALUE 0x78
  FVC_RCHG_4P395V VALUE 0x79
  FVC_RCHG_4P402V VALUE 0x7A
  FVC_RCHG_4P410V VALUE 0x7B
  FVC_RCHG_4P417V VALUE 0x7C
  FVC_RCHG_4P425V VALUE 0x7D
  FVC_RCHG_4P432V VALUE 0x7E
  FVC_RCHG_4P439V VALUE 0x7F
  FVC_RCHG_4P447V VALUE 0x80
  FVC_RCHG_4P455V VALUE 0x81
  FVC_RCHG_4P462V VALUE 0x82
  FVC_RCHG_4P470V VALUE 0x83
  FVC_RCHG_4P477V VALUE 0x84
  FVC_RCHG_4P484V VALUE 0x85
  FVC_RCHG_4P492V VALUE 0x86
  FVC_RCHG_4P500V VALUE 0x87
  FVC_RCHG_4P507V VALUE 0x88
  FVC_RCHG_4P515V VALUE 0x89
  FVC_RCHG_4P522V VALUE 0x8A
  FVC_RCHG_4P529V VALUE 0x8B
  FVC_RCHG_4P537V VALUE 0x8C
  FVC_RCHG_4P545V VALUE 0x8D
  FVC_RCHG_4P552V VALUE 0x8E
  FVC_RCHG_4P560V VALUE 0x8F
  FVC_RCHG_4P567V VALUE 0x90
  FVC_RCHG_4P574V VALUE 0x91
  FVC_RCHG_4P582V VALUE 0x92
  FVC_RCHG_4P590V VALUE 0x93
  FVC_RCHG_4P597V VALUE 0x94
  FVC_RCHG_4P605V VALUE 0x95
  FVC_RCHG_4P612V VALUE 0x96
  FVC_RCHG_4P620V VALUE 0x97
  FVC_RCHG_4P627V VALUE 0x98
  FVC_RCHG_4P635V VALUE 0x99
  FVC_RCHG_4P642V VALUE 0x9A
  FVC_RCHG_4P649V VALUE 0x9B
  FVC_RCHG_4P657V VALUE 0x9C
  FVC_RCHG_4P665V VALUE 0x9D
  FVC_RCHG_4P672V VALUE 0x9E
  FVC_RCHG_4P680V VALUE 0x9F
  FVC_RCHG_4P687V VALUE 0xA0
  FVC_RCHG_4P695V VALUE 0xA1
  FVC_RCHG_4P702V VALUE 0xA2
  FVC_RCHG_4P710V VALUE 0xA3
  FVC_RCHG_4P717V VALUE 0xA4
  FVC_RCHG_4P725V VALUE 0xA5
  FVC_RCHG_4P732V VALUE 0xA6
  FVC_RCHG_4P740V VALUE 0xA7
  FVC_RCHG_4P747V VALUE 0xA8
  FVC_RCHG_4P755V VALUE 0xA9
  FVC_RCHG_4P762V VALUE 0xAA
  FVC_RCHG_4P770V VALUE 0xAB
  FVC_RCHG_4P777V VALUE 0xAC
  FVC_RCHG_4P785V VALUE 0xAD
  FVC_RCHG_4P792V VALUE 0xAE
  FVC_RCHG_4P800V VALUE 0xAF
  FVC_RCHG_4P807V VALUE 0xB0
  FVC_RCHG_4P815V VALUE 0xB1
  FVC_RCHG_4P822V VALUE 0xB2
  FVC_RCHG_4P830V VALUE 0xB3
  FVC_RCHG_4P837V VALUE 0xB4
  FVC_RCHG_4P845V VALUE 0xB5
  FVC_RCHG_4P852V VALUE 0xB6
  FVC_RCHG_4P859V VALUE 0xB7
  FVC_RCHG_4P867V VALUE 0xB8
  FVC_RCHG_4P875V VALUE 0xB9
  FVC_RCHG_4P882V VALUE 0xBA
  FVC_RCHG_4P890V VALUE 0xBB
  FVC_RCHG_4P897V VALUE 0xBC
  FVC_RCHG_4P904V VALUE 0xBD
  FVC_RCHG_4P912V VALUE 0xBE
  FVC_RCHG_4P920V VALUE 0xBF

FVC_PRE_TO_FAST_CHARGE_THRESHOLD_CFG ADDRESS 0x0082 RW
FVC_PRE_TO_FAST_CHARGE_THRESHOLD_CFG RESET_VALUE 0x00
 FVC_PRE_TO_FAST_CHARGE_THRESHOLD BIT[7:0]
  FVC_P2F_3P487V VALUE 0x00
  FVC_P2F_3P495V VALUE 0x01
  FVC_P2F_3P502V VALUE 0x02
  FVC_P2F_3P510V VALUE 0x03
  FVC_P2F_3P517V VALUE 0x04
  FVC_P2F_3P525V VALUE 0x05
  FVC_P2F_3P532V VALUE 0x06
  FVC_P2F_3P540V VALUE 0x07
  FVC_P2F_3P547V VALUE 0x08
  FVC_P2F_3P555V VALUE 0x09
  FVC_P2F_3P562V VALUE 0x0A
  FVC_P2F_3P570V VALUE 0x0B
  FVC_P2F_3P577V VALUE 0x0C
  FVC_P2F_3P585V VALUE 0x0D
  FVC_P2F_3P592V VALUE 0x0E
  FVC_P2F_3P600V VALUE 0x0F
  FVC_P2F_3P607V VALUE 0x10
  FVC_P2F_3P615V VALUE 0x11
  FVC_P2F_3P622V VALUE 0x12
  FVC_P2F_3P630V VALUE 0x13
  FVC_P2F_3P637V VALUE 0x14
  FVC_P2F_3P645V VALUE 0x15
  FVC_P2F_3P652V VALUE 0x16
  FVC_P2F_3P660V VALUE 0x17
  FVC_P2F_3P667V VALUE 0x18
  FVC_P2F_3P675V VALUE 0x19
  FVC_P2F_3P682V VALUE 0x1A
  FVC_P2F_3P690V VALUE 0x1B
  FVC_P2F_3P697V VALUE 0x1C
  FVC_P2F_3P705V VALUE 0x1D
  FVC_P2F_3P712V VALUE 0x1E
  FVC_P2F_3P720V VALUE 0x1F
  FVC_P2F_3P727V VALUE 0x20
  FVC_P2F_3P735V VALUE 0x21
  FVC_P2F_3P742V VALUE 0x22
  FVC_P2F_3P750V VALUE 0x23
  FVC_P2F_3P757V VALUE 0x24
  FVC_P2F_3P765V VALUE 0x25
  FVC_P2F_3P772V VALUE 0x26
  FVC_P2F_3P780V VALUE 0x27
  FVC_P2F_3P787V VALUE 0x28
  FVC_P2F_3P795V VALUE 0x29
  FVC_P2F_3P802V VALUE 0x2A
  FVC_P2F_3P810V VALUE 0x2B
  FVC_P2F_3P817V VALUE 0x2C
  FVC_P2F_3P825V VALUE 0x2D
  FVC_P2F_3P832V VALUE 0x2E
  FVC_P2F_3P840V VALUE 0x2F
  FVC_P2F_3P847V VALUE 0x30
  FVC_P2F_3P855V VALUE 0x31
  FVC_P2F_3P862V VALUE 0x32
  FVC_P2F_3P870V VALUE 0x33
  FVC_P2F_3P877V VALUE 0x34
  FVC_P2F_3P885V VALUE 0x35
  FVC_P2F_3P892V VALUE 0x36
  FVC_P2F_3P900V VALUE 0x37
  FVC_P2F_3P907V VALUE 0x38
  FVC_P2F_3P915V VALUE 0x39
  FVC_P2F_3P922V VALUE 0x3A
  FVC_P2F_3P930V VALUE 0x3B
  FVC_P2F_3P937V VALUE 0x3C
  FVC_P2F_3P945V VALUE 0x3D
  FVC_P2F_3P952V VALUE 0x3E
  FVC_P2F_3P960V VALUE 0x3F
  FVC_P2F_3P967V VALUE 0x40
  FVC_P2F_3P975V VALUE 0x41
  FVC_P2F_3P982V VALUE 0x42
  FVC_P2F_3P990V VALUE 0x43
  FVC_P2F_3P997V VALUE 0x44
  FVC_P2F_4P004V VALUE 0x45
  FVC_P2F_4P012V VALUE 0x46
  FVC_P2F_4P019V VALUE 0x47
  FVC_P2F_4P027V VALUE 0x48
  FVC_P2F_4P035V VALUE 0x49
  FVC_P2F_4P042V VALUE 0x4A
  FVC_P2F_4P049V VALUE 0x4B
  FVC_P2F_4P057V VALUE 0x4C
  FVC_P2F_4P064V VALUE 0x4D
  FVC_P2F_4P072V VALUE 0x4E
  FVC_P2F_4P080V VALUE 0x4F
  FVC_P2F_4P087V VALUE 0x50
  FVC_P2F_4P094V VALUE 0x51
  FVC_P2F_4P102V VALUE 0x52
  FVC_P2F_4P109V VALUE 0x53
  FVC_P2F_4P117V VALUE 0x54
  FVC_P2F_4P125V VALUE 0x55
  FVC_P2F_4P132V VALUE 0x56
  FVC_P2F_4P140V VALUE 0x57
  FVC_P2F_4P147V VALUE 0x58
  FVC_P2F_4P154V VALUE 0x59
  FVC_P2F_4P162V VALUE 0x5A
  FVC_P2F_4P170V VALUE 0x5B
  FVC_P2F_4P177V VALUE 0x5C
  FVC_P2F_4P185V VALUE 0x5D
  FVC_P2F_4P192V VALUE 0x5E
  FVC_P2F_4P200V VALUE 0x5F
  FVC_P2F_4P207V VALUE 0x60
  FVC_P2F_4P215V VALUE 0x61
  FVC_P2F_4P222V VALUE 0x62
  FVC_P2F_4P230V VALUE 0x63
  FVC_P2F_4P237V VALUE 0x64
  FVC_P2F_4P245V VALUE 0x65
  FVC_P2F_4P252V VALUE 0x66
  FVC_P2F_4P260V VALUE 0x67
  FVC_P2F_4P267V VALUE 0x68
  FVC_P2F_4P274V VALUE 0x69
  FVC_P2F_4P282V VALUE 0x6A
  FVC_P2F_4P290V VALUE 0x6B
  FVC_P2F_4P297V VALUE 0x6C
  FVC_P2F_4P305V VALUE 0x6D
  FVC_P2F_4P312V VALUE 0x6E
  FVC_P2F_4P320V VALUE 0x6F
  FVC_P2F_4P327V VALUE 0x70
  FVC_P2F_4P335V VALUE 0x71
  FVC_P2F_4P342V VALUE 0x72
  FVC_P2F_4P350V VALUE 0x73
  FVC_P2F_4P357V VALUE 0x74
  FVC_P2F_4P365V VALUE 0x75
  FVC_P2F_4P372V VALUE 0x76
  FVC_P2F_4P380V VALUE 0x77
  FVC_P2F_4P387V VALUE 0x78
  FVC_P2F_4P395V VALUE 0x79
  FVC_P2F_4P402V VALUE 0x7A
  FVC_P2F_4P410V VALUE 0x7B
  FVC_P2F_4P417V VALUE 0x7C
  FVC_P2F_4P425V VALUE 0x7D
  FVC_P2F_4P432V VALUE 0x7E
  FVC_P2F_4P439V VALUE 0x7F
  FVC_P2F_4P447V VALUE 0x80
  FVC_P2F_4P455V VALUE 0x81
  FVC_P2F_4P462V VALUE 0x82
  FVC_P2F_4P470V VALUE 0x83
  FVC_P2F_4P477V VALUE 0x84
  FVC_P2F_4P484V VALUE 0x85
  FVC_P2F_4P492V VALUE 0x86
  FVC_P2F_4P500V VALUE 0x87
  FVC_P2F_4P507V VALUE 0x88
  FVC_P2F_4P515V VALUE 0x89
  FVC_P2F_4P522V VALUE 0x8A
  FVC_P2F_4P529V VALUE 0x8B
  FVC_P2F_4P537V VALUE 0x8C
  FVC_P2F_4P545V VALUE 0x8D
  FVC_P2F_4P552V VALUE 0x8E
  FVC_P2F_4P560V VALUE 0x8F
  FVC_P2F_4P567V VALUE 0x90
  FVC_P2F_4P574V VALUE 0x91
  FVC_P2F_4P582V VALUE 0x92
  FVC_P2F_4P590V VALUE 0x93
  FVC_P2F_4P597V VALUE 0x94
  FVC_P2F_4P605V VALUE 0x95
  FVC_P2F_4P612V VALUE 0x96
  FVC_P2F_4P620V VALUE 0x97
  FVC_P2F_4P627V VALUE 0x98
  FVC_P2F_4P635V VALUE 0x99
  FVC_P2F_4P642V VALUE 0x9A
  FVC_P2F_4P649V VALUE 0x9B
  FVC_P2F_4P657V VALUE 0x9C
  FVC_P2F_4P665V VALUE 0x9D
  FVC_P2F_4P672V VALUE 0x9E
  FVC_P2F_4P680V VALUE 0x9F
  FVC_P2F_4P687V VALUE 0xA0
  FVC_P2F_4P695V VALUE 0xA1
  FVC_P2F_4P702V VALUE 0xA2
  FVC_P2F_4P710V VALUE 0xA3
  FVC_P2F_4P717V VALUE 0xA4
  FVC_P2F_4P725V VALUE 0xA5
  FVC_P2F_4P732V VALUE 0xA6
  FVC_P2F_4P740V VALUE 0xA7
  FVC_P2F_4P747V VALUE 0xA8
  FVC_P2F_4P755V VALUE 0xA9
  FVC_P2F_4P762V VALUE 0xAA
  FVC_P2F_4P770V VALUE 0xAB
  FVC_P2F_4P777V VALUE 0xAC
  FVC_P2F_4P785V VALUE 0xAD
  FVC_P2F_4P792V VALUE 0xAE
  FVC_P2F_4P800V VALUE 0xAF
  FVC_P2F_4P807V VALUE 0xB0
  FVC_P2F_4P815V VALUE 0xB1
  FVC_P2F_4P822V VALUE 0xB2
  FVC_P2F_4P830V VALUE 0xB3
  FVC_P2F_4P837V VALUE 0xB4
  FVC_P2F_4P845V VALUE 0xB5
  FVC_P2F_4P852V VALUE 0xB6
  FVC_P2F_4P859V VALUE 0xB7
  FVC_P2F_4P867V VALUE 0xB8
  FVC_P2F_4P875V VALUE 0xB9
  FVC_P2F_4P882V VALUE 0xBA
  FVC_P2F_4P890V VALUE 0xBB
  FVC_P2F_4P897V VALUE 0xBC
  FVC_P2F_4P904V VALUE 0xBD
  FVC_P2F_4P912V VALUE 0xBE
  FVC_P2F_4P920V VALUE 0xBF
  FVC_P2F_4P927V VALUE 0xC0
  FVC_P2F_4P935V VALUE 0xC1
  FVC_P2F_4P942V VALUE 0xC2
  FVC_P2F_4P949V VALUE 0xC3
  FVC_P2F_4P957V VALUE 0xC4
  FVC_P2F_4P965V VALUE 0xC5
  FVC_P2F_4P972V VALUE 0xC6
  FVC_P2F_4P980V VALUE 0xC7
  FVC_P2F_4P987V VALUE 0xC8
  FVC_P2F_4P994V VALUE 0xC9
  FVC_P2F_5P002V VALUE 0xCA
  FVC_P2F_5P009V VALUE 0xCB
  FVC_P2F_5P017V VALUE 0xCC
  FVC_P2F_5P024V VALUE 0xCD
  FVC_P2F_5P032V VALUE 0xCE
  FVC_P2F_5P040V VALUE 0xCF
  FVC_P2F_5P047V VALUE 0xD0
  FVC_P2F_5P054V VALUE 0xD1
  FVC_P2F_5P062V VALUE 0xD2
  FVC_P2F_5P070V VALUE 0xD3
  FVC_P2F_5P077V VALUE 0xD4
  FVC_P2F_5P085V VALUE 0xD5
  FVC_P2F_5P092V VALUE 0xD6
  FVC_P2F_5P099V VALUE 0xD7
  FVC_P2F_5P107V VALUE 0xD8
  FVC_P2F_5P115V VALUE 0xD9
  FVC_P2F_5P122V VALUE 0xDA
  FVC_P2F_5P130V VALUE 0xDB
  FVC_P2F_5P137V VALUE 0xDC
  FVC_P2F_5P145V VALUE 0xDD
  FVC_P2F_5P152V VALUE 0xDE
  FVC_P2F_5P160V VALUE 0xDF
  FVC_P2F_5P167V VALUE 0xE0
  FVC_P2F_5P175V VALUE 0xE1
  FVC_P2F_5P182V VALUE 0xE2
  FVC_P2F_5P189V VALUE 0xE3
  FVC_P2F_5P197V VALUE 0xE4
  FVC_P2F_5P205V VALUE 0xE5
  FVC_P2F_5P212V VALUE 0xE6
  FVC_P2F_5P220V VALUE 0xE7
  FVC_P2F_5P227V VALUE 0xE8
  FVC_P2F_5P234V VALUE 0xE9
  FVC_P2F_5P242V VALUE 0xEA
  FVC_P2F_5P250V VALUE 0xEB
  FVC_P2F_5P257V VALUE 0xEC
  FVC_P2F_5P265V VALUE 0xED
  FVC_P2F_5P272V VALUE 0xEE
  FVC_P2F_5P279V VALUE 0xEF
  FVC_P2F_5P287V VALUE 0xF0
  FVC_P2F_5P295V VALUE 0xF1
  FVC_P2F_5P302V VALUE 0xF2
  FVC_P2F_5P310V VALUE 0xF3
  FVC_P2F_5P317V VALUE 0xF4
  FVC_P2F_5P324V VALUE 0xF5
  FVC_P2F_5P332V VALUE 0xF6
  FVC_P2F_5P340V VALUE 0xF7
  FVC_P2F_5P347V VALUE 0xF8
  FVC_P2F_5P355V VALUE 0xF9
  FVC_P2F_5P362V VALUE 0xFA
  FVC_P2F_5P369V VALUE 0xFB
  FVC_P2F_5P377V VALUE 0xFC
  FVC_P2F_5P385V VALUE 0xFD
  FVC_P2F_5P392V VALUE 0xFE
  FVC_P2F_5P399V VALUE 0xFF

FVC_FULL_ON_THRESHOLD_CFG ADDRESS 0x0083 RW
FVC_FULL_ON_THRESHOLD_CFG RESET_VALUE 0x0F
 FVC_FULL_ON_THRESHOLD BIT[7:0]
  FVC_FULLON_3P487V VALUE 0x00
  FVC_FULLON_3P495V VALUE 0x01
  FVC_FULLON_3P502V VALUE 0x02
  FVC_FULLON_3P510V VALUE 0x03
  FVC_FULLON_3P517V VALUE 0x04
  FVC_FULLON_3P525V VALUE 0x05
  FVC_FULLON_3P532V VALUE 0x06
  FVC_FULLON_3P540V VALUE 0x07
  FVC_FULLON_3P547V VALUE 0x08
  FVC_FULLON_3P555V VALUE 0x09
  FVC_FULLON_3P562V VALUE 0x0A
  FVC_FULLON_3P570V VALUE 0x0B
  FVC_FULLON_3P577V VALUE 0x0C
  FVC_FULLON_3P585V VALUE 0x0D
  FVC_FULLON_3P592V VALUE 0x0E
  FVC_FULLON_3P600V VALUE 0x0F
  FVC_FULLON_3P607V VALUE 0x10
  FVC_FULLON_3P615V VALUE 0x11
  FVC_FULLON_3P622V VALUE 0x12
  FVC_FULLON_3P630V VALUE 0x13
  FVC_FULLON_3P637V VALUE 0x14
  FVC_FULLON_3P645V VALUE 0x15
  FVC_FULLON_3P652V VALUE 0x16
  FVC_FULLON_3P660V VALUE 0x17
  FVC_FULLON_3P667V VALUE 0x18
  FVC_FULLON_3P675V VALUE 0x19
  FVC_FULLON_3P682V VALUE 0x1A
  FVC_FULLON_3P690V VALUE 0x1B
  FVC_FULLON_3P697V VALUE 0x1C
  FVC_FULLON_3P705V VALUE 0x1D
  FVC_FULLON_3P712V VALUE 0x1E
  FVC_FULLON_3P720V VALUE 0x1F
  FVC_FULLON_3P727V VALUE 0x20
  FVC_FULLON_3P735V VALUE 0x21
  FVC_FULLON_3P742V VALUE 0x22
  FVC_FULLON_3P750V VALUE 0x23
  FVC_FULLON_3P757V VALUE 0x24
  FVC_FULLON_3P765V VALUE 0x25
  FVC_FULLON_3P772V VALUE 0x26
  FVC_FULLON_3P780V VALUE 0x27
  FVC_FULLON_3P787V VALUE 0x28
  FVC_FULLON_3P795V VALUE 0x29
  FVC_FULLON_3P802V VALUE 0x2A
  FVC_FULLON_3P810V VALUE 0x2B
  FVC_FULLON_3P817V VALUE 0x2C
  FVC_FULLON_3P825V VALUE 0x2D
  FVC_FULLON_3P832V VALUE 0x2E
  FVC_FULLON_3P840V VALUE 0x2F
  FVC_FULLON_3P847V VALUE 0x30
  FVC_FULLON_3P855V VALUE 0x31
  FVC_FULLON_3P862V VALUE 0x32
  FVC_FULLON_3P870V VALUE 0x33
  FVC_FULLON_3P877V VALUE 0x34
  FVC_FULLON_3P885V VALUE 0x35
  FVC_FULLON_3P892V VALUE 0x36
  FVC_FULLON_3P900V VALUE 0x37
  FVC_FULLON_3P907V VALUE 0x38
  FVC_FULLON_3P915V VALUE 0x39
  FVC_FULLON_3P922V VALUE 0x3A
  FVC_FULLON_3P930V VALUE 0x3B
  FVC_FULLON_3P937V VALUE 0x3C
  FVC_FULLON_3P945V VALUE 0x3D
  FVC_FULLON_3P952V VALUE 0x3E
  FVC_FULLON_3P960V VALUE 0x3F
  FVC_FULLON_3P967V VALUE 0x40
  FVC_FULLON_3P975V VALUE 0x41
  FVC_FULLON_3P982V VALUE 0x42
  FVC_FULLON_3P990V VALUE 0x43
  FVC_FULLON_3P997V VALUE 0x44
  FVC_FULLON_4P004V VALUE 0x45
  FVC_FULLON_4P012V VALUE 0x46
  FVC_FULLON_4P019V VALUE 0x47
  FVC_FULLON_4P027V VALUE 0x48
  FVC_FULLON_4P035V VALUE 0x49
  FVC_FULLON_4P042V VALUE 0x4A
  FVC_FULLON_4P049V VALUE 0x4B
  FVC_FULLON_4P057V VALUE 0x4C
  FVC_FULLON_4P064V VALUE 0x4D
  FVC_FULLON_4P072V VALUE 0x4E
  FVC_FULLON_4P080V VALUE 0x4F
  FVC_FULLON_4P087V VALUE 0x50
  FVC_FULLON_4P094V VALUE 0x51
  FVC_FULLON_4P102V VALUE 0x52
  FVC_FULLON_4P109V VALUE 0x53
  FVC_FULLON_4P117V VALUE 0x54
  FVC_FULLON_4P125V VALUE 0x55
  FVC_FULLON_4P132V VALUE 0x56
  FVC_FULLON_4P140V VALUE 0x57
  FVC_FULLON_4P147V VALUE 0x58
  FVC_FULLON_4P154V VALUE 0x59
  FVC_FULLON_4P162V VALUE 0x5A
  FVC_FULLON_4P170V VALUE 0x5B
  FVC_FULLON_4P177V VALUE 0x5C
  FVC_FULLON_4P185V VALUE 0x5D
  FVC_FULLON_4P192V VALUE 0x5E
  FVC_FULLON_4P200V VALUE 0x5F
  FVC_FULLON_4P207V VALUE 0x60
  FVC_FULLON_4P215V VALUE 0x61
  FVC_FULLON_4P222V VALUE 0x62
  FVC_FULLON_4P230V VALUE 0x63
  FVC_FULLON_4P237V VALUE 0x64
  FVC_FULLON_4P245V VALUE 0x65
  FVC_FULLON_4P252V VALUE 0x66
  FVC_FULLON_4P260V VALUE 0x67
  FVC_FULLON_4P267V VALUE 0x68
  FVC_FULLON_4P274V VALUE 0x69
  FVC_FULLON_4P282V VALUE 0x6A
  FVC_FULLON_4P290V VALUE 0x6B
  FVC_FULLON_4P297V VALUE 0x6C
  FVC_FULLON_4P305V VALUE 0x6D
  FVC_FULLON_4P312V VALUE 0x6E
  FVC_FULLON_4P320V VALUE 0x6F
  FVC_FULLON_4P327V VALUE 0x70
  FVC_FULLON_4P335V VALUE 0x71
  FVC_FULLON_4P342V VALUE 0x72
  FVC_FULLON_4P350V VALUE 0x73
  FVC_FULLON_4P357V VALUE 0x74
  FVC_FULLON_4P365V VALUE 0x75
  FVC_FULLON_4P372V VALUE 0x76
  FVC_FULLON_4P380V VALUE 0x77
  FVC_FULLON_4P387V VALUE 0x78
  FVC_FULLON_4P395V VALUE 0x79
  FVC_FULLON_4P402V VALUE 0x7A
  FVC_FULLON_4P410V VALUE 0x7B
  FVC_FULLON_4P417V VALUE 0x7C
  FVC_FULLON_4P425V VALUE 0x7D
  FVC_FULLON_4P432V VALUE 0x7E
  FVC_FULLON_4P439V VALUE 0x7F
  FVC_FULLON_4P447V VALUE 0x80
  FVC_FULLON_4P455V VALUE 0x81
  FVC_FULLON_4P462V VALUE 0x82
  FVC_FULLON_4P470V VALUE 0x83
  FVC_FULLON_4P477V VALUE 0x84
  FVC_FULLON_4P484V VALUE 0x85
  FVC_FULLON_4P492V VALUE 0x86
  FVC_FULLON_4P500V VALUE 0x87
  FVC_FULLON_4P507V VALUE 0x88
  FVC_FULLON_4P515V VALUE 0x89
  FVC_FULLON_4P522V VALUE 0x8A
  FVC_FULLON_4P529V VALUE 0x8B
  FVC_FULLON_4P537V VALUE 0x8C
  FVC_FULLON_4P545V VALUE 0x8D
  FVC_FULLON_4P552V VALUE 0x8E
  FVC_FULLON_4P560V VALUE 0x8F
  FVC_FULLON_4P567V VALUE 0x90
  FVC_FULLON_4P574V VALUE 0x91
  FVC_FULLON_4P582V VALUE 0x92
  FVC_FULLON_4P590V VALUE 0x93
  FVC_FULLON_4P597V VALUE 0x94
  FVC_FULLON_4P605V VALUE 0x95
  FVC_FULLON_4P612V VALUE 0x96
  FVC_FULLON_4P620V VALUE 0x97
  FVC_FULLON_4P627V VALUE 0x98
  FVC_FULLON_4P635V VALUE 0x99
  FVC_FULLON_4P642V VALUE 0x9A
  FVC_FULLON_4P649V VALUE 0x9B
  FVC_FULLON_4P657V VALUE 0x9C
  FVC_FULLON_4P665V VALUE 0x9D
  FVC_FULLON_4P672V VALUE 0x9E
  FVC_FULLON_4P680V VALUE 0x9F
  FVC_FULLON_4P687V VALUE 0xA0
  FVC_FULLON_4P695V VALUE 0xA1
  FVC_FULLON_4P702V VALUE 0xA2
  FVC_FULLON_4P710V VALUE 0xA3
  FVC_FULLON_4P717V VALUE 0xA4
  FVC_FULLON_4P725V VALUE 0xA5
  FVC_FULLON_4P732V VALUE 0xA6
  FVC_FULLON_4P740V VALUE 0xA7
  FVC_FULLON_4P747V VALUE 0xA8
  FVC_FULLON_4P755V VALUE 0xA9
  FVC_FULLON_4P762V VALUE 0xAA
  FVC_FULLON_4P770V VALUE 0xAB
  FVC_FULLON_4P777V VALUE 0xAC
  FVC_FULLON_4P785V VALUE 0xAD
  FVC_FULLON_4P792V VALUE 0xAE
  FVC_FULLON_4P800V VALUE 0xAF
  FVC_FULLON_4P807V VALUE 0xB0
  FVC_FULLON_4P815V VALUE 0xB1
  FVC_FULLON_4P822V VALUE 0xB2
  FVC_FULLON_4P830V VALUE 0xB3
  FVC_FULLON_4P837V VALUE 0xB4
  FVC_FULLON_4P845V VALUE 0xB5
  FVC_FULLON_4P852V VALUE 0xB6
  FVC_FULLON_4P859V VALUE 0xB7
  FVC_FULLON_4P867V VALUE 0xB8
  FVC_FULLON_4P875V VALUE 0xB9
  FVC_FULLON_4P882V VALUE 0xBA
  FVC_FULLON_4P890V VALUE 0xBB
  FVC_FULLON_4P897V VALUE 0xBC
  FVC_FULLON_4P904V VALUE 0xBD
  FVC_FULLON_4P912V VALUE 0xBE
  FVC_FULLON_4P920V VALUE 0xBF
  FVC_FULLON_4P927V VALUE 0xC0
  FVC_FULLON_4P935V VALUE 0xC1
  FVC_FULLON_4P942V VALUE 0xC2
  FVC_FULLON_4P949V VALUE 0xC3
  FVC_FULLON_4P957V VALUE 0xC4
  FVC_FULLON_4P965V VALUE 0xC5
  FVC_FULLON_4P972V VALUE 0xC6
  FVC_FULLON_4P980V VALUE 0xC7
  FVC_FULLON_4P987V VALUE 0xC8
  FVC_FULLON_4P994V VALUE 0xC9
  FVC_FULLON_5P002V VALUE 0xCA
  FVC_FULLON_5P009V VALUE 0xCB
  FVC_FULLON_5P017V VALUE 0xCC
  FVC_FULLON_5P024V VALUE 0xCD
  FVC_FULLON_5P032V VALUE 0xCE
  FVC_FULLON_5P040V VALUE 0xCF
  FVC_FULLON_5P047V VALUE 0xD0
  FVC_FULLON_5P054V VALUE 0xD1
  FVC_FULLON_5P062V VALUE 0xD2
  FVC_FULLON_5P070V VALUE 0xD3
  FVC_FULLON_5P077V VALUE 0xD4
  FVC_FULLON_5P085V VALUE 0xD5
  FVC_FULLON_5P092V VALUE 0xD6
  FVC_FULLON_5P099V VALUE 0xD7
  FVC_FULLON_5P107V VALUE 0xD8
  FVC_FULLON_5P115V VALUE 0xD9
  FVC_FULLON_5P122V VALUE 0xDA
  FVC_FULLON_5P130V VALUE 0xDB
  FVC_FULLON_5P137V VALUE 0xDC
  FVC_FULLON_5P145V VALUE 0xDD
  FVC_FULLON_5P152V VALUE 0xDE
  FVC_FULLON_5P160V VALUE 0xDF
  FVC_FULLON_5P167V VALUE 0xE0
  FVC_FULLON_5P175V VALUE 0xE1
  FVC_FULLON_5P182V VALUE 0xE2
  FVC_FULLON_5P189V VALUE 0xE3
  FVC_FULLON_5P197V VALUE 0xE4
  FVC_FULLON_5P205V VALUE 0xE5
  FVC_FULLON_5P212V VALUE 0xE6
  FVC_FULLON_5P220V VALUE 0xE7
  FVC_FULLON_5P227V VALUE 0xE8
  FVC_FULLON_5P234V VALUE 0xE9
  FVC_FULLON_5P242V VALUE 0xEA
  FVC_FULLON_5P250V VALUE 0xEB
  FVC_FULLON_5P257V VALUE 0xEC
  FVC_FULLON_5P265V VALUE 0xED
  FVC_FULLON_5P272V VALUE 0xEE
  FVC_FULLON_5P279V VALUE 0xEF
  FVC_FULLON_5P287V VALUE 0xF0
  FVC_FULLON_5P295V VALUE 0xF1
  FVC_FULLON_5P302V VALUE 0xF2
  FVC_FULLON_5P310V VALUE 0xF3
  FVC_FULLON_5P317V VALUE 0xF4
  FVC_FULLON_5P324V VALUE 0xF5
  FVC_FULLON_5P332V VALUE 0xF6
  FVC_FULLON_5P340V VALUE 0xF7
  FVC_FULLON_5P347V VALUE 0xF8
  FVC_FULLON_5P355V VALUE 0xF9
  FVC_FULLON_5P362V VALUE 0xFA
  FVC_FULLON_5P369V VALUE 0xFB
  FVC_FULLON_5P377V VALUE 0xFC
  FVC_FULLON_5P385V VALUE 0xFD
  FVC_FULLON_5P392V VALUE 0xFE
  FVC_FULLON_5P399V VALUE 0xFF

FVC_CC_MODE_GLITCH_FILTER_SEL_CFG ADDRESS 0x0084 RW
FVC_CC_MODE_GLITCH_FILTER_SEL_CFG RESET_VALUE 0x00
 FVC_CC_MODE_GLITCH_FILTER_SEL BIT[1:0]
  FVC_CC_MODE_GLITCH_FILTER_100MS VALUE 0x0
  FVC_CC_MODE_GLITCH_FILTER_50MS VALUE 0x1
  FVC_CC_MODE_GLITCH_FILTER_24MS VALUE 0x2
  FVC_CC_MODE_GLITCH_FILTER_16MS VALUE 0x3

FVC_TERMINATION_GLITCH_FILTER_SEL_CFG ADDRESS 0x0085 RW
FVC_TERMINATION_GLITCH_FILTER_SEL_CFG RESET_VALUE 0x00
 FVC_TERMINATION_GLITCH_FILTER_SEL BIT[1:0]
  FVC_TERMINATION_GLITCH_FILTER_100MS VALUE 0x0
  FVC_TERMINATION_GLITCH_FILTER_50MS VALUE 0x1
  FVC_TERMINATION_GLITCH_FILTER_25MS VALUE 0x2
  FVC_TERMINATION_GLITCH_FILTER_1MS VALUE 0x3

JEITA_EN_CFG ADDRESS 0x0090 RW
JEITA_EN_CFG RESET_VALUE 0x1F
 JEITA_EN_FVCOMP_IN_CV BIT[5]
  JEITA_EN_FVCOMP_IN_CV_DIS VALUE 0x0
  JEITA_EN_FVCOMP_IN_CV_EN VALUE 0x1
 JEITA_EN_HARDLIMIT BIT[4]
  JEITA_TEMP_HARD_LIMIT_DIS VALUE 0x0
  JEITA_TEMP_HARD_LIMIT_EN VALUE 0x1
 JEITA_EN_HOT_SL_FCV BIT[3]
  JEITA_HOT_SOFT_LIMIT_FV_COMP_DIS VALUE 0x0
  JEITA_HOT_SOFT_LIMIT_FV_COMP_EN VALUE 0x1
 JEITA_EN_COLD_SL_FCV BIT[2]
  JEITA_COLD_SOFT_LIMIT_FV_COMP_DIS VALUE 0x0
  JEITA_COLD_SOFT_LIMIT_FV_COMP_EN VALUE 0x1
 JEITA_EN_HOT_SL_CCC BIT[1]
  JEITA_HOT_SOFT_LIMIT_CC_COMP_DIS VALUE 0x0
  JEITA_HOT_SOFT_LIMIT_CC_COMP_EN VALUE 0x1
 JEITA_EN_COLD_SL_CCC BIT[0]
  JEITA_COLD_SOFT_LIMIT_CC_COMP_DIS VALUE 0x0
  JEITA_COLD_SOFT_LIMIT_CC_COMP_EN VALUE 0x1

JEITA_FVCOMP_CFG ADDRESS 0x0091 RW
JEITA_FVCOMP_CFG RESET_VALUE 0x0E
 JEITA_FVCOMP BIT[7:0]
  JEITA_FV_MINUS_P0000V VALUE 0x00
  JEITA_FV_MINUS_P0075V VALUE 0x01
  JEITA_FV_MINUS_P0150V VALUE 0x02
  JEITA_FV_MINUS_P0225V VALUE 0x03
  JEITA_FV_MINUS_P0300V VALUE 0x04
  JEITA_FV_MINUS_P0375V VALUE 0x05
  JEITA_FV_MINUS_P0450V VALUE 0x06
  JEITA_FV_MINUS_P0525V VALUE 0x07
  JEITA_FV_MINUS_P0600V VALUE 0x08
  JEITA_FV_MINUS_P0675V VALUE 0x09
  JEITA_FV_MINUS_P0750V VALUE 0x0A
  JEITA_FV_MINUS_P0825V VALUE 0x0B
  JEITA_FV_MINUS_P0900V VALUE 0x0C
  JEITA_FV_MINUS_P0975V VALUE 0x0D
  JEITA_FV_MINUS_P1050V VALUE 0x0E
  JEITA_FV_MINUS_P1125V VALUE 0x0F
  JEITA_FV_MINUS_P1200V VALUE 0x10
  JEITA_FV_MINUS_P1275V VALUE 0x11
  JEITA_FV_MINUS_P1350V VALUE 0x12
  JEITA_FV_MINUS_P1425V VALUE 0x13
  JEITA_FV_MINUS_P1500V VALUE 0x14
  JEITA_FV_MINUS_P1575V VALUE 0x15
  JEITA_FV_MINUS_P1650V VALUE 0x16
  JEITA_FV_MINUS_P1725V VALUE 0x17
  JEITA_FV_MINUS_P1800V VALUE 0x18
  JEITA_FV_MINUS_P1875V VALUE 0x19
  JEITA_FV_MINUS_P1950V VALUE 0x1A
  JEITA_FV_MINUS_P2025V VALUE 0x1B
  JEITA_FV_MINUS_P2100V VALUE 0x1C
  JEITA_FV_MINUS_P2175V VALUE 0x1D
  JEITA_FV_MINUS_P2250V VALUE 0x1E
  JEITA_FV_MINUS_P2325V VALUE 0x1F
  JEITA_FV_MINUS_P2400V VALUE 0x20
  JEITA_FV_MINUS_P2475V VALUE 0x21
  JEITA_FV_MINUS_P2550V VALUE 0x22
  JEITA_FV_MINUS_P2625V VALUE 0x23
  JEITA_FV_MINUS_P2700V VALUE 0x24
  JEITA_FV_MINUS_P2775V VALUE 0x25
  JEITA_FV_MINUS_P2850V VALUE 0x26
  JEITA_FV_MINUS_P2925V VALUE 0x27
  JEITA_FV_MINUS_P3000V VALUE 0x28
  JEITA_FV_MINUS_P3075V VALUE 0x29
  JEITA_FV_MINUS_P3150V VALUE 0x2A
  JEITA_FV_MINUS_P3225V VALUE 0x2B
  JEITA_FV_MINUS_P3300V VALUE 0x2C
  JEITA_FV_MINUS_P3375V VALUE 0x2D
  JEITA_FV_MINUS_P3450V VALUE 0x2E
  JEITA_FV_MINUS_P3525V VALUE 0x2F
  JEITA_FV_MINUS_P3600V VALUE 0x30
  JEITA_FV_MINUS_P3675V VALUE 0x31
  JEITA_FV_MINUS_P3750V VALUE 0x32
  JEITA_FV_MINUS_P3825V VALUE 0x33
  JEITA_FV_MINUS_P3900V VALUE 0x34
  JEITA_FV_MINUS_P3975V VALUE 0x35
  JEITA_FV_MINUS_P4050V VALUE 0x36
  JEITA_FV_MINUS_P4125V VALUE 0x37
  JEITA_FV_MINUS_P4200V VALUE 0x38
  JEITA_FV_MINUS_P4275V VALUE 0x39
  JEITA_FV_MINUS_P4350V VALUE 0x3A
  JEITA_FV_MINUS_P4425V VALUE 0x3B
  JEITA_FV_MINUS_P4500V VALUE 0x3C
  JEITA_FV_MINUS_P4575V VALUE 0x3D
  JEITA_FV_MINUS_P4650V VALUE 0x3E
  JEITA_FV_MINUS_P4725V VALUE 0x3F

JEITA_CCCOMP_CFG ADDRESS 0x0092 RW
JEITA_CCCOMP_CFG RESET_VALUE 0x28
 JEITA_CCCOMP BIT[7:0]
  JEITA_FCC_MINUS_0MA VALUE 0x00
  JEITA_FCC_MINUS_25MA VALUE 0x01
  JEITA_FCC_MINUS_50MA VALUE 0x02
  JEITA_FCC_MINUS_75MA VALUE 0x03
  JEITA_FCC_MINUS_100MA VALUE 0x04
  JEITA_FCC_MINUS_125MA VALUE 0x05
  JEITA_FCC_MINUS_150MA VALUE 0x06
  JEITA_FCC_MINUS_175MA VALUE 0x07
  JEITA_FCC_MINUS_200MA VALUE 0x08
  JEITA_FCC_MINUS_225MA VALUE 0x09
  JEITA_FCC_MINUS_250MA VALUE 0x0A
  JEITA_FCC_MINUS_275MA VALUE 0x0B
  JEITA_FCC_MINUS_300MA VALUE 0x0C
  JEITA_FCC_MINUS_325MA VALUE 0x0D
  JEITA_FCC_MINUS_350MA VALUE 0x0E
  JEITA_FCC_MINUS_375MA VALUE 0x0F
  JEITA_FCC_MINUS_400MA VALUE 0x10
  JEITA_FCC_MINUS_425MA VALUE 0x11
  JEITA_FCC_MINUS_450MA VALUE 0x12
  JEITA_FCC_MINUS_475MA VALUE 0x13
  JEITA_FCC_MINUS_500MA VALUE 0x14
  JEITA_FCC_MINUS_525MA VALUE 0x15
  JEITA_FCC_MINUS_550MA VALUE 0x16
  JEITA_FCC_MINUS_575MA VALUE 0x17
  JEITA_FCC_MINUS_600MA VALUE 0x18
  JEITA_FCC_MINUS_625MA VALUE 0x19
  JEITA_FCC_MINUS_650MA VALUE 0x1A
  JEITA_FCC_MINUS_675MA VALUE 0x1B
  JEITA_FCC_MINUS_700MA VALUE 0x1C
  JEITA_FCC_MINUS_725MA VALUE 0x1D
  JEITA_FCC_MINUS_750MA VALUE 0x1E
  JEITA_FCC_MINUS_775MA VALUE 0x1F
  JEITA_FCC_MINUS_800MA VALUE 0x20
  JEITA_FCC_MINUS_825MA VALUE 0x21
  JEITA_FCC_MINUS_850MA VALUE 0x22
  JEITA_FCC_MINUS_875MA VALUE 0x23
  JEITA_FCC_MINUS_900MA VALUE 0x24
  JEITA_FCC_MINUS_925MA VALUE 0x25
  JEITA_FCC_MINUS_950MA VALUE 0x26
  JEITA_FCC_MINUS_975MA VALUE 0x27
  JEITA_FCC_MINUS_1000MA VALUE 0x28
  JEITA_FCC_MINUS_1025MA VALUE 0x29
  JEITA_FCC_MINUS_1050MA VALUE 0x2A
  JEITA_FCC_MINUS_1075MA VALUE 0x2B
  JEITA_FCC_MINUS_1100MA VALUE 0x2C
  JEITA_FCC_MINUS_1125MA VALUE 0x2D
  JEITA_FCC_MINUS_1150MA VALUE 0x2E
  JEITA_FCC_MINUS_1175MA VALUE 0x2F
  JEITA_FCC_MINUS_1200MA VALUE 0x30
  JEITA_FCC_MINUS_1225MA VALUE 0x31
  JEITA_FCC_MINUS_1250MA VALUE 0x32
  JEITA_FCC_MINUS_1275MA VALUE 0x33
  JEITA_FCC_MINUS_1300MA VALUE 0x34
  JEITA_FCC_MINUS_1325MA VALUE 0x35
  JEITA_FCC_MINUS_1350MA VALUE 0x36
  JEITA_FCC_MINUS_1375MA VALUE 0x37
  JEITA_FCC_MINUS_1400MA VALUE 0x38
  JEITA_FCC_MINUS_1425MA VALUE 0x39
  JEITA_FCC_MINUS_1450MA VALUE 0x3A
  JEITA_FCC_MINUS_1475MA VALUE 0x3B
  JEITA_FCC_MINUS_1500MA VALUE 0x3C
  JEITA_FCC_MINUS_1525MA VALUE 0x3D
  JEITA_FCC_MINUS_1550MA VALUE 0x3E
  JEITA_FCC_MINUS_1575MA VALUE 0x3F

CHGR_CFG3 ADDRESS 0x0093 RW
CHGR_CFG3 RESET_VALUE 0x00
 DISABLE_CHGR_MAIN_HOLDOFF_TIMER BIT[0]
  ENABLE_CHGR_MAIN_HOLDOFF_TIMER VALUE 0x0
  DISABLE_CHGR_MAIN_HOLDOFF_TIMER VALUE 0x1

FV_ADJUST_LDO_MODE ADDRESS 0x0094 RW
FV_ADJUST_LDO_MODE RESET_VALUE 0x00
 FLOAT_VOLTAGE_ADJUSTMENT_LDO_MODE BIT[4:0]

LDO_TERMINATION_THRESH_DIG ADDRESS 0x0095 RW
LDO_TERMINATION_THRESH_DIG RESET_VALUE 0x0A
 LDO_TERMINATION_THRESH_DIGITAL BIT[4:0]
  LDO_TERMINATION_THRESH_DIGITAL_0MA VALUE 0x00
  LDO_TERMINATION_THRESH_DIGITAL_50MA VALUE 0x01
  LDO_TERMINATION_THRESH_DIGITAL_100MA VALUE 0x02
  LDO_TERMINATION_THRESH_DIGITAL_150MA VALUE 0x03
  LDO_TERMINATION_THRESH_DIGITAL_200MA VALUE 0x04
  LDO_TERMINATION_THRESH_DIGITAL_250MA VALUE 0x05
  LDO_TERMINATION_THRESH_DIGITAL_300MA VALUE 0x06
  LDO_TERMINATION_THRESH_DIGITAL_350MA VALUE 0x07
  LDO_TERMINATION_THRESH_DIGITAL_400MA VALUE 0x08
  LDO_TERMINATION_THRESH_DIGITAL_450MA VALUE 0x09
  LDO_TERMINATION_THRESH_DIGITAL_500MA VALUE 0x0A
  LDO_TERMINATION_THRESH_DIGITAL_550MA VALUE 0x0B
  LDO_TERMINATION_THRESH_DIGITAL_600MA VALUE 0x0C
  LDO_TERMINATION_THRESH_DIGITAL_650MA VALUE 0x0D
  LDO_TERMINATION_THRESH_DIGITAL_700MA VALUE 0x0E
  LDO_TERMINATION_THRESH_DIGITAL_750MA VALUE 0x0F
  LDO_TERMINATION_THRESH_DIGITAL_800MA VALUE 0x10
  LDO_TERMINATION_THRESH_DIGITAL_850MA VALUE 0x11
  LDO_TERMINATION_THRESH_DIGITAL_900MA VALUE 0x12
  LDO_TERMINATION_THRESH_DIGITAL_950MA VALUE 0x13
  LDO_TERMINATION_THRESH_DIGITAL_1000MA VALUE 0x14

BATTCHG_LDO_MODE_CFG ADDRESS 0x0096 RW
BATTCHG_LDO_MODE_CFG RESET_VALUE 0x78
 LDO_TERM_QUALIFY BIT[7:3]
 FULLON_FE_DEGLITCH_LDO BIT[2:1]
  FULLON_FE_DEGLITCH_LDO_500MS VALUE 0x0
  FULLON_FE_DEGLITCH_LDO_1S VALUE 0x1
  FULLON_FE_DEGLITCH_LDO_2S VALUE 0x2
  FULLON_FE_DEGLITCH_LDO_100MS VALUE 0x3
 ENABLE_240MA_PULLDOWN_IN_LDO BIT[0]
  DISABLE_240MA_PULLDOWN_IN_LDO VALUE 0x0
  ENABLE_240MA_PULLDOWN_IN_LDO VALUE 0x1

SAFETY_TIMER_ENABLE_CFG ADDRESS 0x00A0 RW
SAFETY_TIMER_ENABLE_CFG RESET_VALUE 0x03
 PRE_CHARGE_SAFETY_TIMER_EN BIT[1]
 FAST_CHARGE_SAFETY_TIMER_EN BIT[0]

PRE_CHARGE_SAFETY_TIMER_CFG ADDRESS 0x00A1 RW
PRE_CHARGE_SAFETY_TIMER_CFG RESET_VALUE 0x03
 PRECHARGE_SAFETY_TIMER BIT[1:0]
  PC_TMOUT_24MIN VALUE 0x0
  PC_TMOUT_48MIN VALUE 0x1
  PC_TMOUT_96MIN VALUE 0x2
  PC_TMOUT_192MIN VALUE 0x3

FAST_CHARGE_SAFETY_TIMER_CFG ADDRESS 0x00A2 RW
FAST_CHARGE_SAFETY_TIMER_CFG RESET_VALUE 0x03
 FAST_CHARGE_SAFETY_TIMER BIT[1:0]
  FC_TMOUT_192MIN VALUE 0x0
  FC_TMOUT_384MIN VALUE 0x1
  FC_TMOUT_768MIN VALUE 0x2
  FC_TMOUT_1536MIN VALUE 0x3

STEP_CHG_MODE_CFG ADDRESS 0x00B0 RW
STEP_CHG_MODE_CFG RESET_VALUE 0x04
 STEP_CHARGING_SOC_FAIL_OPTION BIT[3]
  STEP_CHARGING_STANDARD_MODE VALUE 0x0
  STEP_CHARGING_AUTONOMOUS_MODE VALUE 0x1
 STEP_CHARGING_MODE_SELECT BIT[2]
  STEP_CHARGING_STANDARD_MODE VALUE 0x0
  STEP_CHARGING_AUTONOMOUS_MODE VALUE 0x1
 STEP_CHARGING_SOURCE_SELECT BIT[1]
  STEP_CHARGING_CONTROL_FROM_SOC VALUE 0x0
  STEP_CHARGING_CONTROL_FROM_VBATT VALUE 0x1
 STEP_CHARGING_ENABLE BIT[0]
  STEP_CHARGING_DISABLED VALUE 0x0
  STEP_CHARGING_ENABLED VALUE 0x1

STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_CFG ADDRESS 0x00B1 RW
STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_CFG RESET_VALUE 0x00
 STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT BIT[1:0]
  STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_5S VALUE 0x0
  STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_10S VALUE 0x1
  STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_20S VALUE 0x2
  STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_40S VALUE 0x3

STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_CFG ADDRESS 0x00B2 RW
STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_CFG RESET_VALUE 0x00
 STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT BIT[1:0]
  STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_10S VALUE 0x0
  STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_30S VALUE 0x1
  STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_60S VALUE 0x2
  STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_120S VALUE 0x3

STEP_CHG_SOC_OR_BATT_V_THRESHOLD1 ADDRESS 0x00B3 RW
STEP_CHG_SOC_OR_BATT_V_THRESHOLD1 RESET_VALUE 0x00
 STEP_CHG_SOC_OR_BATT_V_THRESHOLD1 BIT[6:0]
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X00 VALUE 0x00
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X01 VALUE 0x01
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X02 VALUE 0x02
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X03 VALUE 0x03
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X04 VALUE 0x04
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X05 VALUE 0x05
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X06 VALUE 0x06
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X07 VALUE 0x07
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X08 VALUE 0x08
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X09 VALUE 0x09
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X0A VALUE 0x0A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X0B VALUE 0x0B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X0C VALUE 0x0C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X0D VALUE 0x0D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X0E VALUE 0x0E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X0F VALUE 0x0F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X10 VALUE 0x10
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X11 VALUE 0x11
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X12 VALUE 0x12
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X13 VALUE 0x13
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X14 VALUE 0x14
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X15 VALUE 0x15
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X16 VALUE 0x16
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X17 VALUE 0x17
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X18 VALUE 0x18
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X19 VALUE 0x19
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X1A VALUE 0x1A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X1B VALUE 0x1B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X1C VALUE 0x1C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X1D VALUE 0x1D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X1E VALUE 0x1E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X1F VALUE 0x1F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X20 VALUE 0x20
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X21 VALUE 0x21
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X22 VALUE 0x22
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X23 VALUE 0x23
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X24 VALUE 0x24
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X25 VALUE 0x25
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X26 VALUE 0x26
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X27 VALUE 0x27
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X28 VALUE 0x28
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X29 VALUE 0x29
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X2A VALUE 0x2A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X2B VALUE 0x2B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X2C VALUE 0x2C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X2D VALUE 0x2D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X2E VALUE 0x2E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X2F VALUE 0x2F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X30 VALUE 0x30
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X31 VALUE 0x31
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X32 VALUE 0x32
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X33 VALUE 0x33
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X34 VALUE 0x34
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X35 VALUE 0x35
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X36 VALUE 0x36
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X37 VALUE 0x37
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X38 VALUE 0x38
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X39 VALUE 0x39
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X3A VALUE 0x3A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X3B VALUE 0x3B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X3C VALUE 0x3C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X3D VALUE 0x3D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X3E VALUE 0x3E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X3F VALUE 0x3F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X40 VALUE 0x40
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X41 VALUE 0x41
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X42 VALUE 0x42
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X43 VALUE 0x43
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X44 VALUE 0x44
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X45 VALUE 0x45
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X46 VALUE 0x46
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X47 VALUE 0x47
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X48 VALUE 0x48
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X49 VALUE 0x49
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X4A VALUE 0x4A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X4B VALUE 0x4B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X4C VALUE 0x4C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X4D VALUE 0x4D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X4E VALUE 0x4E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X4F VALUE 0x4F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X50 VALUE 0x50
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X51 VALUE 0x51
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X52 VALUE 0x52
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X53 VALUE 0x53
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X54 VALUE 0x54
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X55 VALUE 0x55
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X56 VALUE 0x56
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X57 VALUE 0x57
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X58 VALUE 0x58
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X59 VALUE 0x59
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X5A VALUE 0x5A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X5B VALUE 0x5B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X5C VALUE 0x5C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X5D VALUE 0x5D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X5E VALUE 0x5E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X5F VALUE 0x5F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X60 VALUE 0x60
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X61 VALUE 0x61
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X62 VALUE 0x62
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X63 VALUE 0x63
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X64 VALUE 0x64
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X65 VALUE 0x65
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X66 VALUE 0x66
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X67 VALUE 0x67
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X68 VALUE 0x68
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X69 VALUE 0x69
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X6A VALUE 0x6A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X6B VALUE 0x6B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X6C VALUE 0x6C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X6D VALUE 0x6D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X6E VALUE 0x6E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X6F VALUE 0x6F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X70 VALUE 0x70
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X71 VALUE 0x71
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X72 VALUE 0x72
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X73 VALUE 0x73
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X74 VALUE 0x74
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X75 VALUE 0x75
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X76 VALUE 0x76
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X77 VALUE 0x77
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X78 VALUE 0x78
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X79 VALUE 0x79
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X7A VALUE 0x7A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X7B VALUE 0x7B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X7C VALUE 0x7C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X7D VALUE 0x7D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X7E VALUE 0x7E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0X7F VALUE 0x7F

STEP_CHG_SOC_OR_BATT_V_THRESHOLD2 ADDRESS 0x00B4 RW
STEP_CHG_SOC_OR_BATT_V_THRESHOLD2 RESET_VALUE 0x00
 STEP_CHG_SOC_OR_BATT_V_THRESHOLD2 BIT[6:0]
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X00 VALUE 0x00
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X01 VALUE 0x01
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X02 VALUE 0x02
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X03 VALUE 0x03
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X04 VALUE 0x04
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X05 VALUE 0x05
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X06 VALUE 0x06
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X07 VALUE 0x07
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X08 VALUE 0x08
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X09 VALUE 0x09
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X0A VALUE 0x0A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X0B VALUE 0x0B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X0C VALUE 0x0C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X0D VALUE 0x0D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X0E VALUE 0x0E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X0F VALUE 0x0F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X10 VALUE 0x10
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X11 VALUE 0x11
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X12 VALUE 0x12
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X13 VALUE 0x13
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X14 VALUE 0x14
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X15 VALUE 0x15
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X16 VALUE 0x16
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X17 VALUE 0x17
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X18 VALUE 0x18
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X19 VALUE 0x19
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X1A VALUE 0x1A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X1B VALUE 0x1B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X1C VALUE 0x1C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X1D VALUE 0x1D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X1E VALUE 0x1E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X1F VALUE 0x1F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X20 VALUE 0x20
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X21 VALUE 0x21
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X22 VALUE 0x22
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X23 VALUE 0x23
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X24 VALUE 0x24
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X25 VALUE 0x25
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X26 VALUE 0x26
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X27 VALUE 0x27
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X28 VALUE 0x28
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X29 VALUE 0x29
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X2A VALUE 0x2A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X2B VALUE 0x2B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X2C VALUE 0x2C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X2D VALUE 0x2D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X2E VALUE 0x2E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X2F VALUE 0x2F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X30 VALUE 0x30
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X31 VALUE 0x31
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X32 VALUE 0x32
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X33 VALUE 0x33
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X34 VALUE 0x34
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X35 VALUE 0x35
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X36 VALUE 0x36
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X37 VALUE 0x37
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X38 VALUE 0x38
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X39 VALUE 0x39
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X3A VALUE 0x3A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X3B VALUE 0x3B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X3C VALUE 0x3C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X3D VALUE 0x3D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X3E VALUE 0x3E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X3F VALUE 0x3F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X40 VALUE 0x40
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X41 VALUE 0x41
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X42 VALUE 0x42
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X43 VALUE 0x43
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X44 VALUE 0x44
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X45 VALUE 0x45
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X46 VALUE 0x46
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X47 VALUE 0x47
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X48 VALUE 0x48
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X49 VALUE 0x49
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X4A VALUE 0x4A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X4B VALUE 0x4B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X4C VALUE 0x4C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X4D VALUE 0x4D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X4E VALUE 0x4E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X4F VALUE 0x4F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X50 VALUE 0x50
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X51 VALUE 0x51
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X52 VALUE 0x52
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X53 VALUE 0x53
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X54 VALUE 0x54
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X55 VALUE 0x55
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X56 VALUE 0x56
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X57 VALUE 0x57
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X58 VALUE 0x58
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X59 VALUE 0x59
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X5A VALUE 0x5A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X5B VALUE 0x5B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X5C VALUE 0x5C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X5D VALUE 0x5D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X5E VALUE 0x5E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X5F VALUE 0x5F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X60 VALUE 0x60
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X61 VALUE 0x61
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X62 VALUE 0x62
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X63 VALUE 0x63
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X64 VALUE 0x64
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X65 VALUE 0x65
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X66 VALUE 0x66
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X67 VALUE 0x67
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X68 VALUE 0x68
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X69 VALUE 0x69
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X6A VALUE 0x6A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X6B VALUE 0x6B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X6C VALUE 0x6C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X6D VALUE 0x6D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X6E VALUE 0x6E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X6F VALUE 0x6F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X70 VALUE 0x70
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X71 VALUE 0x71
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X72 VALUE 0x72
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X73 VALUE 0x73
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X74 VALUE 0x74
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X75 VALUE 0x75
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X76 VALUE 0x76
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X77 VALUE 0x77
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X78 VALUE 0x78
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X79 VALUE 0x79
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X7A VALUE 0x7A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X7B VALUE 0x7B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X7C VALUE 0x7C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X7D VALUE 0x7D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X7E VALUE 0x7E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0X7F VALUE 0x7F

STEP_CHG_SOC_OR_BATT_V_THRESHOLD3 ADDRESS 0x00B5 RW
STEP_CHG_SOC_OR_BATT_V_THRESHOLD3 RESET_VALUE 0x00
 STEP_CHG_SOC_OR_BATT_V_THRESHOLD3 BIT[6:0]
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X00 VALUE 0x00
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X01 VALUE 0x01
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X02 VALUE 0x02
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X03 VALUE 0x03
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X04 VALUE 0x04
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X05 VALUE 0x05
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X06 VALUE 0x06
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X07 VALUE 0x07
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X08 VALUE 0x08
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X09 VALUE 0x09
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X0A VALUE 0x0A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X0B VALUE 0x0B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X0C VALUE 0x0C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X0D VALUE 0x0D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X0E VALUE 0x0E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X0F VALUE 0x0F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X10 VALUE 0x10
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X11 VALUE 0x11
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X12 VALUE 0x12
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X13 VALUE 0x13
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X14 VALUE 0x14
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X15 VALUE 0x15
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X16 VALUE 0x16
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X17 VALUE 0x17
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X18 VALUE 0x18
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X19 VALUE 0x19
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X1A VALUE 0x1A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X1B VALUE 0x1B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X1C VALUE 0x1C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X1D VALUE 0x1D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X1E VALUE 0x1E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X1F VALUE 0x1F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X20 VALUE 0x20
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X21 VALUE 0x21
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X22 VALUE 0x22
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X23 VALUE 0x23
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X24 VALUE 0x24
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X25 VALUE 0x25
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X26 VALUE 0x26
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X27 VALUE 0x27
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X28 VALUE 0x28
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X29 VALUE 0x29
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X2A VALUE 0x2A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X2B VALUE 0x2B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X2C VALUE 0x2C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X2D VALUE 0x2D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X2E VALUE 0x2E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X2F VALUE 0x2F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X30 VALUE 0x30
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X31 VALUE 0x31
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X32 VALUE 0x32
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X33 VALUE 0x33
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X34 VALUE 0x34
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X35 VALUE 0x35
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X36 VALUE 0x36
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X37 VALUE 0x37
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X38 VALUE 0x38
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X39 VALUE 0x39
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X3A VALUE 0x3A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X3B VALUE 0x3B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X3C VALUE 0x3C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X3D VALUE 0x3D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X3E VALUE 0x3E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X3F VALUE 0x3F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X40 VALUE 0x40
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X41 VALUE 0x41
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X42 VALUE 0x42
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X43 VALUE 0x43
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X44 VALUE 0x44
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X45 VALUE 0x45
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X46 VALUE 0x46
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X47 VALUE 0x47
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X48 VALUE 0x48
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X49 VALUE 0x49
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X4A VALUE 0x4A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X4B VALUE 0x4B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X4C VALUE 0x4C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X4D VALUE 0x4D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X4E VALUE 0x4E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X4F VALUE 0x4F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X50 VALUE 0x50
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X51 VALUE 0x51
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X52 VALUE 0x52
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X53 VALUE 0x53
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X54 VALUE 0x54
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X55 VALUE 0x55
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X56 VALUE 0x56
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X57 VALUE 0x57
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X58 VALUE 0x58
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X59 VALUE 0x59
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X5A VALUE 0x5A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X5B VALUE 0x5B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X5C VALUE 0x5C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X5D VALUE 0x5D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X5E VALUE 0x5E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X5F VALUE 0x5F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X60 VALUE 0x60
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X61 VALUE 0x61
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X62 VALUE 0x62
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X63 VALUE 0x63
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X64 VALUE 0x64
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X65 VALUE 0x65
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X66 VALUE 0x66
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X67 VALUE 0x67
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X68 VALUE 0x68
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X69 VALUE 0x69
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X6A VALUE 0x6A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X6B VALUE 0x6B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X6C VALUE 0x6C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X6D VALUE 0x6D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X6E VALUE 0x6E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X6F VALUE 0x6F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X70 VALUE 0x70
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X71 VALUE 0x71
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X72 VALUE 0x72
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X73 VALUE 0x73
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X74 VALUE 0x74
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X75 VALUE 0x75
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X76 VALUE 0x76
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X77 VALUE 0x77
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X78 VALUE 0x78
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X79 VALUE 0x79
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X7A VALUE 0x7A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X7B VALUE 0x7B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X7C VALUE 0x7C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X7D VALUE 0x7D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X7E VALUE 0x7E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0X7F VALUE 0x7F

STEP_CHG_SOC_OR_BATT_V_THRESHOLD4 ADDRESS 0x00B6 RW
STEP_CHG_SOC_OR_BATT_V_THRESHOLD4 RESET_VALUE 0x00
 STEP_CHG_SOC_OR_BATT_V_THRESHOLD4 BIT[6:0]
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X00 VALUE 0x00
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X01 VALUE 0x01
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X02 VALUE 0x02
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X03 VALUE 0x03
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X04 VALUE 0x04
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X05 VALUE 0x05
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X06 VALUE 0x06
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X07 VALUE 0x07
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X08 VALUE 0x08
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X09 VALUE 0x09
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X0A VALUE 0x0A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X0B VALUE 0x0B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X0C VALUE 0x0C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X0D VALUE 0x0D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X0E VALUE 0x0E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X0F VALUE 0x0F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X10 VALUE 0x10
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X11 VALUE 0x11
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X12 VALUE 0x12
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X13 VALUE 0x13
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X14 VALUE 0x14
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X15 VALUE 0x15
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X16 VALUE 0x16
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X17 VALUE 0x17
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X18 VALUE 0x18
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X19 VALUE 0x19
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X1A VALUE 0x1A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X1B VALUE 0x1B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X1C VALUE 0x1C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X1D VALUE 0x1D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X1E VALUE 0x1E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X1F VALUE 0x1F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X20 VALUE 0x20
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X21 VALUE 0x21
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X22 VALUE 0x22
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X23 VALUE 0x23
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X24 VALUE 0x24
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X25 VALUE 0x25
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X26 VALUE 0x26
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X27 VALUE 0x27
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X28 VALUE 0x28
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X29 VALUE 0x29
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X2A VALUE 0x2A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X2B VALUE 0x2B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X2C VALUE 0x2C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X2D VALUE 0x2D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X2E VALUE 0x2E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X2F VALUE 0x2F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X30 VALUE 0x30
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X31 VALUE 0x31
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X32 VALUE 0x32
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X33 VALUE 0x33
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X34 VALUE 0x34
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X35 VALUE 0x35
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X36 VALUE 0x36
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X37 VALUE 0x37
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X38 VALUE 0x38
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X39 VALUE 0x39
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X3A VALUE 0x3A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X3B VALUE 0x3B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X3C VALUE 0x3C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X3D VALUE 0x3D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X3E VALUE 0x3E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X3F VALUE 0x3F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X40 VALUE 0x40
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X41 VALUE 0x41
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X42 VALUE 0x42
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X43 VALUE 0x43
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X44 VALUE 0x44
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X45 VALUE 0x45
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X46 VALUE 0x46
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X47 VALUE 0x47
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X48 VALUE 0x48
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X49 VALUE 0x49
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X4A VALUE 0x4A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X4B VALUE 0x4B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X4C VALUE 0x4C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X4D VALUE 0x4D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X4E VALUE 0x4E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X4F VALUE 0x4F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X50 VALUE 0x50
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X51 VALUE 0x51
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X52 VALUE 0x52
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X53 VALUE 0x53
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X54 VALUE 0x54
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X55 VALUE 0x55
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X56 VALUE 0x56
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X57 VALUE 0x57
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X58 VALUE 0x58
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X59 VALUE 0x59
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X5A VALUE 0x5A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X5B VALUE 0x5B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X5C VALUE 0x5C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X5D VALUE 0x5D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X5E VALUE 0x5E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X5F VALUE 0x5F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X60 VALUE 0x60
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X61 VALUE 0x61
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X62 VALUE 0x62
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X63 VALUE 0x63
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X64 VALUE 0x64
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X65 VALUE 0x65
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X66 VALUE 0x66
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X67 VALUE 0x67
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X68 VALUE 0x68
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X69 VALUE 0x69
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X6A VALUE 0x6A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X6B VALUE 0x6B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X6C VALUE 0x6C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X6D VALUE 0x6D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X6E VALUE 0x6E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X6F VALUE 0x6F
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X70 VALUE 0x70
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X71 VALUE 0x71
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X72 VALUE 0x72
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X73 VALUE 0x73
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X74 VALUE 0x74
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X75 VALUE 0x75
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X76 VALUE 0x76
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X77 VALUE 0x77
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X78 VALUE 0x78
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X79 VALUE 0x79
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X7A VALUE 0x7A
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X7B VALUE 0x7B
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X7C VALUE 0x7C
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X7D VALUE 0x7D
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X7E VALUE 0x7E
  STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0X7F VALUE 0x7F

STEP_CHG_CURRENT_DELTA1 ADDRESS 0x00B7 RW
STEP_CHG_CURRENT_DELTA1 RESET_VALUE 0x00
 STEP_CHG_CURRENT_DELTA1 BIT[5:0]
  STEP_CHG_CURRENT_DELTA1_PLUS_100MA VALUE 0x00
  STEP_CHG_CURRENT_DELTA1_PLUS_200MA VALUE 0x01
  STEP_CHG_CURRENT_DELTA1_PLUS_300MA VALUE 0x02
  STEP_CHG_CURRENT_DELTA1_PLUS_400MA VALUE 0x03
  STEP_CHG_CURRENT_DELTA1_PLUS_500MA VALUE 0x04
  STEP_CHG_CURRENT_DELTA1_PLUS_600MA VALUE 0x05
  STEP_CHG_CURRENT_DELTA1_PLUS_700MA VALUE 0x06
  STEP_CHG_CURRENT_DELTA1_PLUS_800MA VALUE 0x07
  STEP_CHG_CURRENT_DELTA1_PLUS_900MA VALUE 0x08
  STEP_CHG_CURRENT_DELTA1_PLUS_1000MA VALUE 0x09
  STEP_CHG_CURRENT_DELTA1_PLUS_1100MA VALUE 0x0A
  STEP_CHG_CURRENT_DELTA1_PLUS_1200MA VALUE 0x0B
  STEP_CHG_CURRENT_DELTA1_PLUS_1300MA VALUE 0x0C
  STEP_CHG_CURRENT_DELTA1_PLUS_1400MA VALUE 0x0D
  STEP_CHG_CURRENT_DELTA1_PLUS_1500MA VALUE 0x0E
  STEP_CHG_CURRENT_DELTA1_PLUS_1600MA VALUE 0x0F
  STEP_CHG_CURRENT_DELTA1_PLUS_1700MA VALUE 0x10
  STEP_CHG_CURRENT_DELTA1_PLUS_1800MA VALUE 0x11
  STEP_CHG_CURRENT_DELTA1_PLUS_1900MA VALUE 0x12
  STEP_CHG_CURRENT_DELTA1_PLUS_2000MA VALUE 0x13
  STEP_CHG_CURRENT_DELTA1_PLUS_2100MA VALUE 0x14
  STEP_CHG_CURRENT_DELTA1_PLUS_2200MA VALUE 0x15
  STEP_CHG_CURRENT_DELTA1_PLUS_2300MA VALUE 0x16
  STEP_CHG_CURRENT_DELTA1_PLUS_2400MA VALUE 0x17
  STEP_CHG_CURRENT_DELTA1_PLUS_2500MA VALUE 0x18
  STEP_CHG_CURRENT_DELTA1_PLUS_2600MA VALUE 0x19
  STEP_CHG_CURRENT_DELTA1_PLUS_2700MA VALUE 0x1A
  STEP_CHG_CURRENT_DELTA1_PLUS_2800MA VALUE 0x1B
  STEP_CHG_CURRENT_DELTA1_PLUS_2900MA VALUE 0x1C
  STEP_CHG_CURRENT_DELTA1_PLUS_3000MA VALUE 0x1D
  STEP_CHG_CURRENT_DELTA1_PLUS_3100MA VALUE 0x1E
  STEP_CHG_CURRENT_DELTA1_PLUS_3200MA VALUE 0x1F
  STEP_CHG_CURRENT_DELTA1_MINUS_3100MA VALUE 0x20
  STEP_CHG_CURRENT_DELTA1_MINUS_3000MA VALUE 0x21
  STEP_CHG_CURRENT_DELTA1_MINUS_2900MA VALUE 0x22
  STEP_CHG_CURRENT_DELTA1_MINUS_2800MA VALUE 0x23
  STEP_CHG_CURRENT_DELTA1_MINUS_2700MA VALUE 0x24
  STEP_CHG_CURRENT_DELTA1_MINUS_2600MA VALUE 0x25
  STEP_CHG_CURRENT_DELTA1_MINUS_2500MA VALUE 0x26
  STEP_CHG_CURRENT_DELTA1_MINUS_2400MA VALUE 0x27
  STEP_CHG_CURRENT_DELTA1_MINUS_2300MA VALUE 0x28
  STEP_CHG_CURRENT_DELTA1_MINUS_2200MA VALUE 0x29
  STEP_CHG_CURRENT_DELTA1_MINUS_2100MA VALUE 0x2A
  STEP_CHG_CURRENT_DELTA1_MINUS_2000MA VALUE 0x2B
  STEP_CHG_CURRENT_DELTA1_MINUS_1900MA VALUE 0x2C
  STEP_CHG_CURRENT_DELTA1_MINUS_1800MA VALUE 0x2D
  STEP_CHG_CURRENT_DELTA1_MINUS_1700MA VALUE 0x2E
  STEP_CHG_CURRENT_DELTA1_MINUS_1600MA VALUE 0x2F
  STEP_CHG_CURRENT_DELTA1_MINUS_1500MA VALUE 0x30
  STEP_CHG_CURRENT_DELTA1_MINUS_1400MA VALUE 0x31
  STEP_CHG_CURRENT_DELTA1_MINUS_1300MA VALUE 0x32
  STEP_CHG_CURRENT_DELTA1_MINUS_1200MA VALUE 0x33
  STEP_CHG_CURRENT_DELTA1_MINUS_1100MA VALUE 0x34
  STEP_CHG_CURRENT_DELTA1_MINUS_1000MA VALUE 0x35
  STEP_CHG_CURRENT_DELTA1_MINUS_900MA VALUE 0x36
  STEP_CHG_CURRENT_DELTA1_MINUS_800MA VALUE 0x37
  STEP_CHG_CURRENT_DELTA1_MINUS_700MA VALUE 0x38
  STEP_CHG_CURRENT_DELTA1_MINUS_600MA VALUE 0x39
  STEP_CHG_CURRENT_DELTA1_MINUS_500MA VALUE 0x3A
  STEP_CHG_CURRENT_DELTA1_MINUS_400MA VALUE 0x3B
  STEP_CHG_CURRENT_DELTA1_MINUS_300MA VALUE 0x3C
  STEP_CHG_CURRENT_DELTA1_MINUS_200MA VALUE 0x3D
  STEP_CHG_CURRENT_DELTA1_MINUS_100MA VALUE 0x3E
  STEP_CHG_CURRENT_DELTA1_PLUS_0MA VALUE 0x3F

STEP_CHG_CURRENT_DELTA2 ADDRESS 0x00B8 RW
STEP_CHG_CURRENT_DELTA2 RESET_VALUE 0x00
 STEP_CHG_CURRENT_DELTA2 BIT[5:0]
  STEP_CHG_CURRENT_DELTA2_PLUS_100MA VALUE 0x00
  STEP_CHG_CURRENT_DELTA2_PLUS_200MA VALUE 0x01
  STEP_CHG_CURRENT_DELTA2_PLUS_300MA VALUE 0x02
  STEP_CHG_CURRENT_DELTA2_PLUS_400MA VALUE 0x03
  STEP_CHG_CURRENT_DELTA2_PLUS_500MA VALUE 0x04
  STEP_CHG_CURRENT_DELTA2_PLUS_600MA VALUE 0x05
  STEP_CHG_CURRENT_DELTA2_PLUS_700MA VALUE 0x06
  STEP_CHG_CURRENT_DELTA2_PLUS_800MA VALUE 0x07
  STEP_CHG_CURRENT_DELTA2_PLUS_900MA VALUE 0x08
  STEP_CHG_CURRENT_DELTA2_PLUS_1000MA VALUE 0x09
  STEP_CHG_CURRENT_DELTA2_PLUS_1100MA VALUE 0x0A
  STEP_CHG_CURRENT_DELTA2_PLUS_1200MA VALUE 0x0B
  STEP_CHG_CURRENT_DELTA2_PLUS_1300MA VALUE 0x0C
  STEP_CHG_CURRENT_DELTA2_PLUS_1400MA VALUE 0x0D
  STEP_CHG_CURRENT_DELTA2_PLUS_1500MA VALUE 0x0E
  STEP_CHG_CURRENT_DELTA2_PLUS_1600MA VALUE 0x0F
  STEP_CHG_CURRENT_DELTA2_PLUS_1700MA VALUE 0x10
  STEP_CHG_CURRENT_DELTA2_PLUS_1800MA VALUE 0x11
  STEP_CHG_CURRENT_DELTA2_PLUS_1900MA VALUE 0x12
  STEP_CHG_CURRENT_DELTA2_PLUS_2000MA VALUE 0x13
  STEP_CHG_CURRENT_DELTA2_PLUS_2100MA VALUE 0x14
  STEP_CHG_CURRENT_DELTA2_PLUS_2200MA VALUE 0x15
  STEP_CHG_CURRENT_DELTA2_PLUS_2300MA VALUE 0x16
  STEP_CHG_CURRENT_DELTA2_PLUS_2400MA VALUE 0x17
  STEP_CHG_CURRENT_DELTA2_PLUS_2500MA VALUE 0x18
  STEP_CHG_CURRENT_DELTA2_PLUS_2600MA VALUE 0x19
  STEP_CHG_CURRENT_DELTA2_PLUS_2700MA VALUE 0x1A
  STEP_CHG_CURRENT_DELTA2_PLUS_2800MA VALUE 0x1B
  STEP_CHG_CURRENT_DELTA2_PLUS_2900MA VALUE 0x1C
  STEP_CHG_CURRENT_DELTA2_PLUS_3000MA VALUE 0x1D
  STEP_CHG_CURRENT_DELTA2_PLUS_3100MA VALUE 0x1E
  STEP_CHG_CURRENT_DELTA2_PLUS_3200MA VALUE 0x1F
  STEP_CHG_CURRENT_DELTA2_MINUS_3100MA VALUE 0x20
  STEP_CHG_CURRENT_DELTA2_MINUS_3000MA VALUE 0x21
  STEP_CHG_CURRENT_DELTA2_MINUS_2900MA VALUE 0x22
  STEP_CHG_CURRENT_DELTA2_MINUS_2800MA VALUE 0x23
  STEP_CHG_CURRENT_DELTA2_MINUS_2700MA VALUE 0x24
  STEP_CHG_CURRENT_DELTA2_MINUS_2600MA VALUE 0x25
  STEP_CHG_CURRENT_DELTA2_MINUS_2500MA VALUE 0x26
  STEP_CHG_CURRENT_DELTA2_MINUS_2400MA VALUE 0x27
  STEP_CHG_CURRENT_DELTA2_MINUS_2300MA VALUE 0x28
  STEP_CHG_CURRENT_DELTA2_MINUS_2200MA VALUE 0x29
  STEP_CHG_CURRENT_DELTA2_MINUS_2100MA VALUE 0x2A
  STEP_CHG_CURRENT_DELTA2_MINUS_2000MA VALUE 0x2B
  STEP_CHG_CURRENT_DELTA2_MINUS_1900MA VALUE 0x2C
  STEP_CHG_CURRENT_DELTA2_MINUS_1800MA VALUE 0x2D
  STEP_CHG_CURRENT_DELTA2_MINUS_1700MA VALUE 0x2E
  STEP_CHG_CURRENT_DELTA2_MINUS_1600MA VALUE 0x2F
  STEP_CHG_CURRENT_DELTA2_MINUS_1500MA VALUE 0x30
  STEP_CHG_CURRENT_DELTA2_MINUS_1400MA VALUE 0x31
  STEP_CHG_CURRENT_DELTA2_MINUS_1300MA VALUE 0x32
  STEP_CHG_CURRENT_DELTA2_MINUS_1200MA VALUE 0x33
  STEP_CHG_CURRENT_DELTA2_MINUS_1100MA VALUE 0x34
  STEP_CHG_CURRENT_DELTA2_MINUS_1000MA VALUE 0x35
  STEP_CHG_CURRENT_DELTA2_MINUS_900MA VALUE 0x36
  STEP_CHG_CURRENT_DELTA2_MINUS_800MA VALUE 0x37
  STEP_CHG_CURRENT_DELTA2_MINUS_700MA VALUE 0x38
  STEP_CHG_CURRENT_DELTA2_MINUS_600MA VALUE 0x39
  STEP_CHG_CURRENT_DELTA2_MINUS_500MA VALUE 0x3A
  STEP_CHG_CURRENT_DELTA2_MINUS_400MA VALUE 0x3B
  STEP_CHG_CURRENT_DELTA2_MINUS_300MA VALUE 0x3C
  STEP_CHG_CURRENT_DELTA2_MINUS_200MA VALUE 0x3D
  STEP_CHG_CURRENT_DELTA2_MINUS_100MA VALUE 0x3E
  STEP_CHG_CURRENT_DELTA2_PLUS_0MA VALUE 0x3F

STEP_CHG_CURRENT_DELTA3 ADDRESS 0x00B9 RW
STEP_CHG_CURRENT_DELTA3 RESET_VALUE 0x00
 STEP_CHG_CURRENT_DELTA3 BIT[5:0]
  STEP_CHG_CURRENT_DELTA3_PLUS_100MA VALUE 0x00
  STEP_CHG_CURRENT_DELTA3_PLUS_200MA VALUE 0x01
  STEP_CHG_CURRENT_DELTA3_PLUS_300MA VALUE 0x02
  STEP_CHG_CURRENT_DELTA3_PLUS_400MA VALUE 0x03
  STEP_CHG_CURRENT_DELTA3_PLUS_500MA VALUE 0x04
  STEP_CHG_CURRENT_DELTA3_PLUS_600MA VALUE 0x05
  STEP_CHG_CURRENT_DELTA3_PLUS_700MA VALUE 0x06
  STEP_CHG_CURRENT_DELTA3_PLUS_800MA VALUE 0x07
  STEP_CHG_CURRENT_DELTA3_PLUS_900MA VALUE 0x08
  STEP_CHG_CURRENT_DELTA3_PLUS_1000MA VALUE 0x09
  STEP_CHG_CURRENT_DELTA3_PLUS_1100MA VALUE 0x0A
  STEP_CHG_CURRENT_DELTA3_PLUS_1200MA VALUE 0x0B
  STEP_CHG_CURRENT_DELTA3_PLUS_1300MA VALUE 0x0C
  STEP_CHG_CURRENT_DELTA3_PLUS_1400MA VALUE 0x0D
  STEP_CHG_CURRENT_DELTA3_PLUS_1500MA VALUE 0x0E
  STEP_CHG_CURRENT_DELTA3_PLUS_1600MA VALUE 0x0F
  STEP_CHG_CURRENT_DELTA3_PLUS_1700MA VALUE 0x10
  STEP_CHG_CURRENT_DELTA3_PLUS_1800MA VALUE 0x11
  STEP_CHG_CURRENT_DELTA3_PLUS_1900MA VALUE 0x12
  STEP_CHG_CURRENT_DELTA3_PLUS_2000MA VALUE 0x13
  STEP_CHG_CURRENT_DELTA3_PLUS_2100MA VALUE 0x14
  STEP_CHG_CURRENT_DELTA3_PLUS_2200MA VALUE 0x15
  STEP_CHG_CURRENT_DELTA3_PLUS_2300MA VALUE 0x16
  STEP_CHG_CURRENT_DELTA3_PLUS_2400MA VALUE 0x17
  STEP_CHG_CURRENT_DELTA3_PLUS_2500MA VALUE 0x18
  STEP_CHG_CURRENT_DELTA3_PLUS_2600MA VALUE 0x19
  STEP_CHG_CURRENT_DELTA3_PLUS_2700MA VALUE 0x1A
  STEP_CHG_CURRENT_DELTA3_PLUS_2800MA VALUE 0x1B
  STEP_CHG_CURRENT_DELTA3_PLUS_2900MA VALUE 0x1C
  STEP_CHG_CURRENT_DELTA3_PLUS_3000MA VALUE 0x1D
  STEP_CHG_CURRENT_DELTA3_PLUS_3100MA VALUE 0x1E
  STEP_CHG_CURRENT_DELTA3_PLUS_3200MA VALUE 0x1F
  STEP_CHG_CURRENT_DELTA3_MINUS_3100MA VALUE 0x20
  STEP_CHG_CURRENT_DELTA3_MINUS_3000MA VALUE 0x21
  STEP_CHG_CURRENT_DELTA3_MINUS_2900MA VALUE 0x22
  STEP_CHG_CURRENT_DELTA3_MINUS_2800MA VALUE 0x23
  STEP_CHG_CURRENT_DELTA3_MINUS_2700MA VALUE 0x24
  STEP_CHG_CURRENT_DELTA3_MINUS_2600MA VALUE 0x25
  STEP_CHG_CURRENT_DELTA3_MINUS_2500MA VALUE 0x26
  STEP_CHG_CURRENT_DELTA3_MINUS_2400MA VALUE 0x27
  STEP_CHG_CURRENT_DELTA3_MINUS_2300MA VALUE 0x28
  STEP_CHG_CURRENT_DELTA3_MINUS_2200MA VALUE 0x29
  STEP_CHG_CURRENT_DELTA3_MINUS_2100MA VALUE 0x2A
  STEP_CHG_CURRENT_DELTA3_MINUS_2000MA VALUE 0x2B
  STEP_CHG_CURRENT_DELTA3_MINUS_1900MA VALUE 0x2C
  STEP_CHG_CURRENT_DELTA3_MINUS_1800MA VALUE 0x2D
  STEP_CHG_CURRENT_DELTA3_MINUS_1700MA VALUE 0x2E
  STEP_CHG_CURRENT_DELTA3_MINUS_1600MA VALUE 0x2F
  STEP_CHG_CURRENT_DELTA3_MINUS_1500MA VALUE 0x30
  STEP_CHG_CURRENT_DELTA3_MINUS_1400MA VALUE 0x31
  STEP_CHG_CURRENT_DELTA3_MINUS_1300MA VALUE 0x32
  STEP_CHG_CURRENT_DELTA3_MINUS_1200MA VALUE 0x33
  STEP_CHG_CURRENT_DELTA3_MINUS_1100MA VALUE 0x34
  STEP_CHG_CURRENT_DELTA3_MINUS_1000MA VALUE 0x35
  STEP_CHG_CURRENT_DELTA3_MINUS_900MA VALUE 0x36
  STEP_CHG_CURRENT_DELTA3_MINUS_800MA VALUE 0x37
  STEP_CHG_CURRENT_DELTA3_MINUS_700MA VALUE 0x38
  STEP_CHG_CURRENT_DELTA3_MINUS_600MA VALUE 0x39
  STEP_CHG_CURRENT_DELTA3_MINUS_500MA VALUE 0x3A
  STEP_CHG_CURRENT_DELTA3_MINUS_400MA VALUE 0x3B
  STEP_CHG_CURRENT_DELTA3_MINUS_300MA VALUE 0x3C
  STEP_CHG_CURRENT_DELTA3_MINUS_200MA VALUE 0x3D
  STEP_CHG_CURRENT_DELTA3_MINUS_100MA VALUE 0x3E
  STEP_CHG_CURRENT_DELTA3_PLUS_0MA VALUE 0x3F

STEP_CHG_CURRENT_DELTA4 ADDRESS 0x00BA RW
STEP_CHG_CURRENT_DELTA4 RESET_VALUE 0x00
 STEP_CHG_CURRENT_DELTA4 BIT[5:0]
  STEP_CHG_CURRENT_DELTA4_PLUS_100MA VALUE 0x00
  STEP_CHG_CURRENT_DELTA4_PLUS_200MA VALUE 0x01
  STEP_CHG_CURRENT_DELTA4_PLUS_300MA VALUE 0x02
  STEP_CHG_CURRENT_DELTA4_PLUS_400MA VALUE 0x03
  STEP_CHG_CURRENT_DELTA4_PLUS_500MA VALUE 0x04
  STEP_CHG_CURRENT_DELTA4_PLUS_600MA VALUE 0x05
  STEP_CHG_CURRENT_DELTA4_PLUS_700MA VALUE 0x06
  STEP_CHG_CURRENT_DELTA4_PLUS_800MA VALUE 0x07
  STEP_CHG_CURRENT_DELTA4_PLUS_900MA VALUE 0x08
  STEP_CHG_CURRENT_DELTA4_PLUS_1000MA VALUE 0x09
  STEP_CHG_CURRENT_DELTA4_PLUS_1100MA VALUE 0x0A
  STEP_CHG_CURRENT_DELTA4_PLUS_1200MA VALUE 0x0B
  STEP_CHG_CURRENT_DELTA4_PLUS_1300MA VALUE 0x0C
  STEP_CHG_CURRENT_DELTA4_PLUS_1400MA VALUE 0x0D
  STEP_CHG_CURRENT_DELTA4_PLUS_1500MA VALUE 0x0E
  STEP_CHG_CURRENT_DELTA4_PLUS_1600MA VALUE 0x0F
  STEP_CHG_CURRENT_DELTA4_PLUS_1700MA VALUE 0x10
  STEP_CHG_CURRENT_DELTA4_PLUS_1800MA VALUE 0x11
  STEP_CHG_CURRENT_DELTA4_PLUS_1900MA VALUE 0x12
  STEP_CHG_CURRENT_DELTA4_PLUS_2000MA VALUE 0x13
  STEP_CHG_CURRENT_DELTA4_PLUS_2100MA VALUE 0x14
  STEP_CHG_CURRENT_DELTA4_PLUS_2200MA VALUE 0x15
  STEP_CHG_CURRENT_DELTA4_PLUS_2300MA VALUE 0x16
  STEP_CHG_CURRENT_DELTA4_PLUS_2400MA VALUE 0x17
  STEP_CHG_CURRENT_DELTA4_PLUS_2500MA VALUE 0x18
  STEP_CHG_CURRENT_DELTA4_PLUS_2600MA VALUE 0x19
  STEP_CHG_CURRENT_DELTA4_PLUS_2700MA VALUE 0x1A
  STEP_CHG_CURRENT_DELTA4_PLUS_2800MA VALUE 0x1B
  STEP_CHG_CURRENT_DELTA4_PLUS_2900MA VALUE 0x1C
  STEP_CHG_CURRENT_DELTA4_PLUS_3000MA VALUE 0x1D
  STEP_CHG_CURRENT_DELTA4_PLUS_3100MA VALUE 0x1E
  STEP_CHG_CURRENT_DELTA4_PLUS_3200MA VALUE 0x1F
  STEP_CHG_CURRENT_DELTA4_MINUS_3100MA VALUE 0x20
  STEP_CHG_CURRENT_DELTA4_MINUS_3000MA VALUE 0x21
  STEP_CHG_CURRENT_DELTA4_MINUS_2900MA VALUE 0x22
  STEP_CHG_CURRENT_DELTA4_MINUS_2800MA VALUE 0x23
  STEP_CHG_CURRENT_DELTA4_MINUS_2700MA VALUE 0x24
  STEP_CHG_CURRENT_DELTA4_MINUS_2600MA VALUE 0x25
  STEP_CHG_CURRENT_DELTA4_MINUS_2500MA VALUE 0x26
  STEP_CHG_CURRENT_DELTA4_MINUS_2400MA VALUE 0x27
  STEP_CHG_CURRENT_DELTA4_MINUS_2300MA VALUE 0x28
  STEP_CHG_CURRENT_DELTA4_MINUS_2200MA VALUE 0x29
  STEP_CHG_CURRENT_DELTA4_MINUS_2100MA VALUE 0x2A
  STEP_CHG_CURRENT_DELTA4_MINUS_2000MA VALUE 0x2B
  STEP_CHG_CURRENT_DELTA4_MINUS_1900MA VALUE 0x2C
  STEP_CHG_CURRENT_DELTA4_MINUS_1800MA VALUE 0x2D
  STEP_CHG_CURRENT_DELTA4_MINUS_1700MA VALUE 0x2E
  STEP_CHG_CURRENT_DELTA4_MINUS_1600MA VALUE 0x2F
  STEP_CHG_CURRENT_DELTA4_MINUS_1500MA VALUE 0x30
  STEP_CHG_CURRENT_DELTA4_MINUS_1400MA VALUE 0x31
  STEP_CHG_CURRENT_DELTA4_MINUS_1300MA VALUE 0x32
  STEP_CHG_CURRENT_DELTA4_MINUS_1200MA VALUE 0x33
  STEP_CHG_CURRENT_DELTA4_MINUS_1100MA VALUE 0x34
  STEP_CHG_CURRENT_DELTA4_MINUS_1000MA VALUE 0x35
  STEP_CHG_CURRENT_DELTA4_MINUS_900MA VALUE 0x36
  STEP_CHG_CURRENT_DELTA4_MINUS_800MA VALUE 0x37
  STEP_CHG_CURRENT_DELTA4_MINUS_700MA VALUE 0x38
  STEP_CHG_CURRENT_DELTA4_MINUS_600MA VALUE 0x39
  STEP_CHG_CURRENT_DELTA4_MINUS_500MA VALUE 0x3A
  STEP_CHG_CURRENT_DELTA4_MINUS_400MA VALUE 0x3B
  STEP_CHG_CURRENT_DELTA4_MINUS_300MA VALUE 0x3C
  STEP_CHG_CURRENT_DELTA4_MINUS_200MA VALUE 0x3D
  STEP_CHG_CURRENT_DELTA4_MINUS_100MA VALUE 0x3E
  STEP_CHG_CURRENT_DELTA4_PLUS_0MA VALUE 0x3F

STEP_CHG_CURRENT_DELTA5 ADDRESS 0x00BB RW
STEP_CHG_CURRENT_DELTA5 RESET_VALUE 0x00
 STEP_CHG_CURRENT_DELTA5 BIT[5:0]
  STEP_CHG_CURRENT_DELTA5_PLUS_100MA VALUE 0x00
  STEP_CHG_CURRENT_DELTA5_PLUS_200MA VALUE 0x01
  STEP_CHG_CURRENT_DELTA5_PLUS_300MA VALUE 0x02
  STEP_CHG_CURRENT_DELTA5_PLUS_400MA VALUE 0x03
  STEP_CHG_CURRENT_DELTA5_PLUS_500MA VALUE 0x04
  STEP_CHG_CURRENT_DELTA5_PLUS_600MA VALUE 0x05
  STEP_CHG_CURRENT_DELTA5_PLUS_700MA VALUE 0x06
  STEP_CHG_CURRENT_DELTA5_PLUS_800MA VALUE 0x07
  STEP_CHG_CURRENT_DELTA5_PLUS_900MA VALUE 0x08
  STEP_CHG_CURRENT_DELTA5_PLUS_1000MA VALUE 0x09
  STEP_CHG_CURRENT_DELTA5_PLUS_1100MA VALUE 0x0A
  STEP_CHG_CURRENT_DELTA5_PLUS_1200MA VALUE 0x0B
  STEP_CHG_CURRENT_DELTA5_PLUS_1300MA VALUE 0x0C
  STEP_CHG_CURRENT_DELTA5_PLUS_1400MA VALUE 0x0D
  STEP_CHG_CURRENT_DELTA5_PLUS_1500MA VALUE 0x0E
  STEP_CHG_CURRENT_DELTA5_PLUS_1600MA VALUE 0x0F
  STEP_CHG_CURRENT_DELTA5_PLUS_1700MA VALUE 0x10
  STEP_CHG_CURRENT_DELTA5_PLUS_1800MA VALUE 0x11
  STEP_CHG_CURRENT_DELTA5_PLUS_1900MA VALUE 0x12
  STEP_CHG_CURRENT_DELTA5_PLUS_2000MA VALUE 0x13
  STEP_CHG_CURRENT_DELTA5_PLUS_2100MA VALUE 0x14
  STEP_CHG_CURRENT_DELTA5_PLUS_2200MA VALUE 0x15
  STEP_CHG_CURRENT_DELTA5_PLUS_2300MA VALUE 0x16
  STEP_CHG_CURRENT_DELTA5_PLUS_2400MA VALUE 0x17
  STEP_CHG_CURRENT_DELTA5_PLUS_2500MA VALUE 0x18
  STEP_CHG_CURRENT_DELTA5_PLUS_2600MA VALUE 0x19
  STEP_CHG_CURRENT_DELTA5_PLUS_2700MA VALUE 0x1A
  STEP_CHG_CURRENT_DELTA5_PLUS_2800MA VALUE 0x1B
  STEP_CHG_CURRENT_DELTA5_PLUS_2900MA VALUE 0x1C
  STEP_CHG_CURRENT_DELTA5_PLUS_3000MA VALUE 0x1D
  STEP_CHG_CURRENT_DELTA5_PLUS_3100MA VALUE 0x1E
  STEP_CHG_CURRENT_DELTA5_PLUS_3200MA VALUE 0x1F
  STEP_CHG_CURRENT_DELTA5_MINUS_3100MA VALUE 0x20
  STEP_CHG_CURRENT_DELTA5_MINUS_3000MA VALUE 0x21
  STEP_CHG_CURRENT_DELTA5_MINUS_2900MA VALUE 0x22
  STEP_CHG_CURRENT_DELTA5_MINUS_2800MA VALUE 0x23
  STEP_CHG_CURRENT_DELTA5_MINUS_2700MA VALUE 0x24
  STEP_CHG_CURRENT_DELTA5_MINUS_2600MA VALUE 0x25
  STEP_CHG_CURRENT_DELTA5_MINUS_2500MA VALUE 0x26
  STEP_CHG_CURRENT_DELTA5_MINUS_2400MA VALUE 0x27
  STEP_CHG_CURRENT_DELTA5_MINUS_2300MA VALUE 0x28
  STEP_CHG_CURRENT_DELTA5_MINUS_2200MA VALUE 0x29
  STEP_CHG_CURRENT_DELTA5_MINUS_2100MA VALUE 0x2A
  STEP_CHG_CURRENT_DELTA5_MINUS_2000MA VALUE 0x2B
  STEP_CHG_CURRENT_DELTA5_MINUS_1900MA VALUE 0x2C
  STEP_CHG_CURRENT_DELTA5_MINUS_1800MA VALUE 0x2D
  STEP_CHG_CURRENT_DELTA5_MINUS_1700MA VALUE 0x2E
  STEP_CHG_CURRENT_DELTA5_MINUS_1600MA VALUE 0x2F
  STEP_CHG_CURRENT_DELTA5_MINUS_1500MA VALUE 0x30
  STEP_CHG_CURRENT_DELTA5_MINUS_1400MA VALUE 0x31
  STEP_CHG_CURRENT_DELTA5_MINUS_1300MA VALUE 0x32
  STEP_CHG_CURRENT_DELTA5_MINUS_1200MA VALUE 0x33
  STEP_CHG_CURRENT_DELTA5_MINUS_1100MA VALUE 0x34
  STEP_CHG_CURRENT_DELTA5_MINUS_1000MA VALUE 0x35
  STEP_CHG_CURRENT_DELTA5_MINUS_900MA VALUE 0x36
  STEP_CHG_CURRENT_DELTA5_MINUS_800MA VALUE 0x37
  STEP_CHG_CURRENT_DELTA5_MINUS_700MA VALUE 0x38
  STEP_CHG_CURRENT_DELTA5_MINUS_600MA VALUE 0x39
  STEP_CHG_CURRENT_DELTA5_MINUS_500MA VALUE 0x3A
  STEP_CHG_CURRENT_DELTA5_MINUS_400MA VALUE 0x3B
  STEP_CHG_CURRENT_DELTA5_MINUS_300MA VALUE 0x3C
  STEP_CHG_CURRENT_DELTA5_MINUS_200MA VALUE 0x3D
  STEP_CHG_CURRENT_DELTA5_MINUS_100MA VALUE 0x3E
  STEP_CHG_CURRENT_DELTA5_PLUS_0MA VALUE 0x3F

STEP_CHG_FV_DELTA1 ADDRESS 0x00BC RW
STEP_CHG_FV_DELTA1 RESET_VALUE 0x00
 STEP_CHG_FV_DELTA1 BIT[5:0]
  STEP_CHG_FV_DELTA1_P0000V VALUE 0x00
  STEP_CHG_FV_DELTA1_P0075V VALUE 0x01
  STEP_CHG_FV_DELTA1_P0150V VALUE 0x02
  STEP_CHG_FV_DELTA1_P0225V VALUE 0x03
  STEP_CHG_FV_DELTA1_P0300V VALUE 0x04
  STEP_CHG_FV_DELTA1_P0375V VALUE 0x05
  STEP_CHG_FV_DELTA1_P0450V VALUE 0x06
  STEP_CHG_FV_DELTA1_P0525V VALUE 0x07
  STEP_CHG_FV_DELTA1_P0600V VALUE 0x08
  STEP_CHG_FV_DELTA1_P0675V VALUE 0x09
  STEP_CHG_FV_DELTA1_P0750V VALUE 0x0A
  STEP_CHG_FV_DELTA1_P0825V VALUE 0x0B
  STEP_CHG_FV_DELTA1_P0900V VALUE 0x0C
  STEP_CHG_FV_DELTA1_P0975V VALUE 0x0D
  STEP_CHG_FV_DELTA1_P1050V VALUE 0x0E
  STEP_CHG_FV_DELTA1_P1125V VALUE 0x0F
  STEP_CHG_FV_DELTA1_P1200V VALUE 0x10
  STEP_CHG_FV_DELTA1_P1275V VALUE 0x11
  STEP_CHG_FV_DELTA1_P1350V VALUE 0x12
  STEP_CHG_FV_DELTA1_P1425V VALUE 0x13
  STEP_CHG_FV_DELTA1_P1500V VALUE 0x14
  STEP_CHG_FV_DELTA1_P1575V VALUE 0x15
  STEP_CHG_FV_DELTA1_P1650V VALUE 0x16
  STEP_CHG_FV_DELTA1_P1725V VALUE 0x17
  STEP_CHG_FV_DELTA1_P1800V VALUE 0x18
  STEP_CHG_FV_DELTA1_P1875V VALUE 0x19
  STEP_CHG_FV_DELTA1_P1950V VALUE 0x1A
  STEP_CHG_FV_DELTA1_P2025V VALUE 0x1B
  STEP_CHG_FV_DELTA1_P2100V VALUE 0x1C
  STEP_CHG_FV_DELTA1_P2175V VALUE 0x1D
  STEP_CHG_FV_DELTA1_P2250V VALUE 0x1E
  STEP_CHG_FV_DELTA1_P2325V VALUE 0x1F
  STEP_CHG_FV_DELTA1_P2400V VALUE 0x20
  STEP_CHG_FV_DELTA1_P2475V VALUE 0x21
  STEP_CHG_FV_DELTA1_P2550V VALUE 0x22
  STEP_CHG_FV_DELTA1_P2625V VALUE 0x23
  STEP_CHG_FV_DELTA1_P2700V VALUE 0x24
  STEP_CHG_FV_DELTA1_P2775V VALUE 0x25
  STEP_CHG_FV_DELTA1_P2850V VALUE 0x26
  STEP_CHG_FV_DELTA1_P2925V VALUE 0x27
  STEP_CHG_FV_DELTA1_P3000V VALUE 0x28
  STEP_CHG_FV_DELTA1_P3075V VALUE 0x29
  STEP_CHG_FV_DELTA1_P3150V VALUE 0x2A
  STEP_CHG_FV_DELTA1_P3225V VALUE 0x2B
  STEP_CHG_FV_DELTA1_P3300V VALUE 0x2C
  STEP_CHG_FV_DELTA1_P3375V VALUE 0x2D
  STEP_CHG_FV_DELTA1_P3450V VALUE 0x2E
  STEP_CHG_FV_DELTA1_P3525V VALUE 0x2F
  STEP_CHG_FV_DELTA1_P3600V VALUE 0x30
  STEP_CHG_FV_DELTA1_P3675V VALUE 0x31
  STEP_CHG_FV_DELTA1_P3750V VALUE 0x32
  STEP_CHG_FV_DELTA1_P3825V VALUE 0x33
  STEP_CHG_FV_DELTA1_P3900V VALUE 0x34
  STEP_CHG_FV_DELTA1_P3975V VALUE 0x35
  STEP_CHG_FV_DELTA1_P4050V VALUE 0x36
  STEP_CHG_FV_DELTA1_P4125V VALUE 0x37
  STEP_CHG_FV_DELTA1_P4200V VALUE 0x38
  STEP_CHG_FV_DELTA1_P4275V VALUE 0x39
  STEP_CHG_FV_DELTA1_P4350V VALUE 0x3A
  STEP_CHG_FV_DELTA1_P4425V VALUE 0x3B
  STEP_CHG_FV_DELTA1_P4500V VALUE 0x3C
  STEP_CHG_FV_DELTA1_P4575V VALUE 0x3D
  STEP_CHG_FV_DELTA1_P4650V VALUE 0x3E
  STEP_CHG_FV_DELTA1_P4725V VALUE 0x3F

STEP_CHG_FV_DELTA2 ADDRESS 0x00BD RW
STEP_CHG_FV_DELTA2 RESET_VALUE 0x00
 STEP_CHG_FV_DELTA2 BIT[5:0]
  STEP_CHG_FV_DELTA2_P0000V VALUE 0x00
  STEP_CHG_FV_DELTA2_P0075V VALUE 0x01
  STEP_CHG_FV_DELTA2_P0150V VALUE 0x02
  STEP_CHG_FV_DELTA2_P0225V VALUE 0x03
  STEP_CHG_FV_DELTA2_P0300V VALUE 0x04
  STEP_CHG_FV_DELTA2_P0375V VALUE 0x05
  STEP_CHG_FV_DELTA2_P0450V VALUE 0x06
  STEP_CHG_FV_DELTA2_P0525V VALUE 0x07
  STEP_CHG_FV_DELTA2_P0600V VALUE 0x08
  STEP_CHG_FV_DELTA2_P0675V VALUE 0x09
  STEP_CHG_FV_DELTA2_P0750V VALUE 0x0A
  STEP_CHG_FV_DELTA2_P0825V VALUE 0x0B
  STEP_CHG_FV_DELTA2_P0900V VALUE 0x0C
  STEP_CHG_FV_DELTA2_P0975V VALUE 0x0D
  STEP_CHG_FV_DELTA2_P1050V VALUE 0x0E
  STEP_CHG_FV_DELTA2_P1125V VALUE 0x0F
  STEP_CHG_FV_DELTA2_P1200V VALUE 0x10
  STEP_CHG_FV_DELTA2_P1275V VALUE 0x11
  STEP_CHG_FV_DELTA2_P1350V VALUE 0x12
  STEP_CHG_FV_DELTA2_P1425V VALUE 0x13
  STEP_CHG_FV_DELTA2_P1500V VALUE 0x14
  STEP_CHG_FV_DELTA2_P1575V VALUE 0x15
  STEP_CHG_FV_DELTA2_P1650V VALUE 0x16
  STEP_CHG_FV_DELTA2_P1725V VALUE 0x17
  STEP_CHG_FV_DELTA2_P1800V VALUE 0x18
  STEP_CHG_FV_DELTA2_P1875V VALUE 0x19
  STEP_CHG_FV_DELTA2_P1950V VALUE 0x1A
  STEP_CHG_FV_DELTA2_P2025V VALUE 0x1B
  STEP_CHG_FV_DELTA2_P2100V VALUE 0x1C
  STEP_CHG_FV_DELTA2_P2175V VALUE 0x1D
  STEP_CHG_FV_DELTA2_P2250V VALUE 0x1E
  STEP_CHG_FV_DELTA2_P2325V VALUE 0x1F
  STEP_CHG_FV_DELTA2_P2400V VALUE 0x20
  STEP_CHG_FV_DELTA2_P2475V VALUE 0x21
  STEP_CHG_FV_DELTA2_P2550V VALUE 0x22
  STEP_CHG_FV_DELTA2_P2625V VALUE 0x23
  STEP_CHG_FV_DELTA2_P2700V VALUE 0x24
  STEP_CHG_FV_DELTA2_P2775V VALUE 0x25
  STEP_CHG_FV_DELTA2_P2850V VALUE 0x26
  STEP_CHG_FV_DELTA2_P2925V VALUE 0x27
  STEP_CHG_FV_DELTA2_P3000V VALUE 0x28
  STEP_CHG_FV_DELTA2_P3075V VALUE 0x29
  STEP_CHG_FV_DELTA2_P3150V VALUE 0x2A
  STEP_CHG_FV_DELTA2_P3225V VALUE 0x2B
  STEP_CHG_FV_DELTA2_P3300V VALUE 0x2C
  STEP_CHG_FV_DELTA2_P3375V VALUE 0x2D
  STEP_CHG_FV_DELTA2_P3450V VALUE 0x2E
  STEP_CHG_FV_DELTA2_P3525V VALUE 0x2F
  STEP_CHG_FV_DELTA2_P3600V VALUE 0x30
  STEP_CHG_FV_DELTA2_P3675V VALUE 0x31
  STEP_CHG_FV_DELTA2_P3750V VALUE 0x32
  STEP_CHG_FV_DELTA2_P3825V VALUE 0x33
  STEP_CHG_FV_DELTA2_P3900V VALUE 0x34
  STEP_CHG_FV_DELTA2_P3975V VALUE 0x35
  STEP_CHG_FV_DELTA2_P4050V VALUE 0x36
  STEP_CHG_FV_DELTA2_P4125V VALUE 0x37
  STEP_CHG_FV_DELTA2_P4200V VALUE 0x38
  STEP_CHG_FV_DELTA2_P4275V VALUE 0x39
  STEP_CHG_FV_DELTA2_P4350V VALUE 0x3A
  STEP_CHG_FV_DELTA2_P4425V VALUE 0x3B
  STEP_CHG_FV_DELTA2_P4500V VALUE 0x3C
  STEP_CHG_FV_DELTA2_P4575V VALUE 0x3D
  STEP_CHG_FV_DELTA2_P4650V VALUE 0x3E
  STEP_CHG_FV_DELTA2_P4725V VALUE 0x3F

STEP_CHG_FV_DELTA3 ADDRESS 0x00BE RW
STEP_CHG_FV_DELTA3 RESET_VALUE 0x00
 STEP_CHG_FV_DELTA3 BIT[5:0]
  STEP_CHG_FV_DELTA3_P0000V VALUE 0x00
  STEP_CHG_FV_DELTA3_P0075V VALUE 0x01
  STEP_CHG_FV_DELTA3_P0150V VALUE 0x02
  STEP_CHG_FV_DELTA3_P0225V VALUE 0x03
  STEP_CHG_FV_DELTA3_P0300V VALUE 0x04
  STEP_CHG_FV_DELTA3_P0375V VALUE 0x05
  STEP_CHG_FV_DELTA3_P0450V VALUE 0x06
  STEP_CHG_FV_DELTA3_P0525V VALUE 0x07
  STEP_CHG_FV_DELTA3_P0600V VALUE 0x08
  STEP_CHG_FV_DELTA3_P0675V VALUE 0x09
  STEP_CHG_FV_DELTA3_P0750V VALUE 0x0A
  STEP_CHG_FV_DELTA3_P0825V VALUE 0x0B
  STEP_CHG_FV_DELTA3_P0900V VALUE 0x0C
  STEP_CHG_FV_DELTA3_P0975V VALUE 0x0D
  STEP_CHG_FV_DELTA3_P1050V VALUE 0x0E
  STEP_CHG_FV_DELTA3_P1125V VALUE 0x0F
  STEP_CHG_FV_DELTA3_P1200V VALUE 0x10
  STEP_CHG_FV_DELTA3_P1275V VALUE 0x11
  STEP_CHG_FV_DELTA3_P1350V VALUE 0x12
  STEP_CHG_FV_DELTA3_P1425V VALUE 0x13
  STEP_CHG_FV_DELTA3_P1500V VALUE 0x14
  STEP_CHG_FV_DELTA3_P1575V VALUE 0x15
  STEP_CHG_FV_DELTA3_P1650V VALUE 0x16
  STEP_CHG_FV_DELTA3_P1725V VALUE 0x17
  STEP_CHG_FV_DELTA3_P1800V VALUE 0x18
  STEP_CHG_FV_DELTA3_P1875V VALUE 0x19
  STEP_CHG_FV_DELTA3_P1950V VALUE 0x1A
  STEP_CHG_FV_DELTA3_P2025V VALUE 0x1B
  STEP_CHG_FV_DELTA3_P2100V VALUE 0x1C
  STEP_CHG_FV_DELTA3_P2175V VALUE 0x1D
  STEP_CHG_FV_DELTA3_P2250V VALUE 0x1E
  STEP_CHG_FV_DELTA3_P2325V VALUE 0x1F
  STEP_CHG_FV_DELTA3_P2400V VALUE 0x20
  STEP_CHG_FV_DELTA3_P2475V VALUE 0x21
  STEP_CHG_FV_DELTA3_P2550V VALUE 0x22
  STEP_CHG_FV_DELTA3_P2625V VALUE 0x23
  STEP_CHG_FV_DELTA3_P2700V VALUE 0x24
  STEP_CHG_FV_DELTA3_P2775V VALUE 0x25
  STEP_CHG_FV_DELTA3_P2850V VALUE 0x26
  STEP_CHG_FV_DELTA3_P2925V VALUE 0x27
  STEP_CHG_FV_DELTA3_P3000V VALUE 0x28
  STEP_CHG_FV_DELTA3_P3075V VALUE 0x29
  STEP_CHG_FV_DELTA3_P3150V VALUE 0x2A
  STEP_CHG_FV_DELTA3_P3225V VALUE 0x2B
  STEP_CHG_FV_DELTA3_P3300V VALUE 0x2C
  STEP_CHG_FV_DELTA3_P3375V VALUE 0x2D
  STEP_CHG_FV_DELTA3_P3450V VALUE 0x2E
  STEP_CHG_FV_DELTA3_P3525V VALUE 0x2F
  STEP_CHG_FV_DELTA3_P3600V VALUE 0x30
  STEP_CHG_FV_DELTA3_P3675V VALUE 0x31
  STEP_CHG_FV_DELTA3_P3750V VALUE 0x32
  STEP_CHG_FV_DELTA3_P3825V VALUE 0x33
  STEP_CHG_FV_DELTA3_P3900V VALUE 0x34
  STEP_CHG_FV_DELTA3_P3975V VALUE 0x35
  STEP_CHG_FV_DELTA3_P4050V VALUE 0x36
  STEP_CHG_FV_DELTA3_P4125V VALUE 0x37
  STEP_CHG_FV_DELTA3_P4200V VALUE 0x38
  STEP_CHG_FV_DELTA3_P4275V VALUE 0x39
  STEP_CHG_FV_DELTA3_P4350V VALUE 0x3A
  STEP_CHG_FV_DELTA3_P4425V VALUE 0x3B
  STEP_CHG_FV_DELTA3_P4500V VALUE 0x3C
  STEP_CHG_FV_DELTA3_P4575V VALUE 0x3D
  STEP_CHG_FV_DELTA3_P4650V VALUE 0x3E
  STEP_CHG_FV_DELTA3_P4725V VALUE 0x3F

STEP_CHG_FV_DELTA4 ADDRESS 0x00BF RW
STEP_CHG_FV_DELTA4 RESET_VALUE 0x00
 STEP_CHG_FV_DELTA4 BIT[5:0]
  STEP_CHG_FV_DELTA4_P0000V VALUE 0x00
  STEP_CHG_FV_DELTA4_P0075V VALUE 0x01
  STEP_CHG_FV_DELTA4_P0150V VALUE 0x02
  STEP_CHG_FV_DELTA4_P0225V VALUE 0x03
  STEP_CHG_FV_DELTA4_P0300V VALUE 0x04
  STEP_CHG_FV_DELTA4_P0375V VALUE 0x05
  STEP_CHG_FV_DELTA4_P0450V VALUE 0x06
  STEP_CHG_FV_DELTA4_P0525V VALUE 0x07
  STEP_CHG_FV_DELTA4_P0600V VALUE 0x08
  STEP_CHG_FV_DELTA4_P0675V VALUE 0x09
  STEP_CHG_FV_DELTA4_P0750V VALUE 0x0A
  STEP_CHG_FV_DELTA4_P0825V VALUE 0x0B
  STEP_CHG_FV_DELTA4_P0900V VALUE 0x0C
  STEP_CHG_FV_DELTA4_P0975V VALUE 0x0D
  STEP_CHG_FV_DELTA4_P1050V VALUE 0x0E
  STEP_CHG_FV_DELTA4_P1125V VALUE 0x0F
  STEP_CHG_FV_DELTA4_P1200V VALUE 0x10
  STEP_CHG_FV_DELTA4_P1275V VALUE 0x11
  STEP_CHG_FV_DELTA4_P1350V VALUE 0x12
  STEP_CHG_FV_DELTA4_P1425V VALUE 0x13
  STEP_CHG_FV_DELTA4_P1500V VALUE 0x14
  STEP_CHG_FV_DELTA4_P1575V VALUE 0x15
  STEP_CHG_FV_DELTA4_P1650V VALUE 0x16
  STEP_CHG_FV_DELTA4_P1725V VALUE 0x17
  STEP_CHG_FV_DELTA4_P1800V VALUE 0x18
  STEP_CHG_FV_DELTA4_P1875V VALUE 0x19
  STEP_CHG_FV_DELTA4_P1950V VALUE 0x1A
  STEP_CHG_FV_DELTA4_P2025V VALUE 0x1B
  STEP_CHG_FV_DELTA4_P2100V VALUE 0x1C
  STEP_CHG_FV_DELTA4_P2175V VALUE 0x1D
  STEP_CHG_FV_DELTA4_P2250V VALUE 0x1E
  STEP_CHG_FV_DELTA4_P2325V VALUE 0x1F
  STEP_CHG_FV_DELTA4_P2400V VALUE 0x20
  STEP_CHG_FV_DELTA4_P2475V VALUE 0x21
  STEP_CHG_FV_DELTA4_P2550V VALUE 0x22
  STEP_CHG_FV_DELTA4_P2625V VALUE 0x23
  STEP_CHG_FV_DELTA4_P2700V VALUE 0x24
  STEP_CHG_FV_DELTA4_P2775V VALUE 0x25
  STEP_CHG_FV_DELTA4_P2850V VALUE 0x26
  STEP_CHG_FV_DELTA4_P2925V VALUE 0x27
  STEP_CHG_FV_DELTA4_P3000V VALUE 0x28
  STEP_CHG_FV_DELTA4_P3075V VALUE 0x29
  STEP_CHG_FV_DELTA4_P3150V VALUE 0x2A
  STEP_CHG_FV_DELTA4_P3225V VALUE 0x2B
  STEP_CHG_FV_DELTA4_P3300V VALUE 0x2C
  STEP_CHG_FV_DELTA4_P3375V VALUE 0x2D
  STEP_CHG_FV_DELTA4_P3450V VALUE 0x2E
  STEP_CHG_FV_DELTA4_P3525V VALUE 0x2F
  STEP_CHG_FV_DELTA4_P3600V VALUE 0x30
  STEP_CHG_FV_DELTA4_P3675V VALUE 0x31
  STEP_CHG_FV_DELTA4_P3750V VALUE 0x32
  STEP_CHG_FV_DELTA4_P3825V VALUE 0x33
  STEP_CHG_FV_DELTA4_P3900V VALUE 0x34
  STEP_CHG_FV_DELTA4_P3975V VALUE 0x35
  STEP_CHG_FV_DELTA4_P4050V VALUE 0x36
  STEP_CHG_FV_DELTA4_P4125V VALUE 0x37
  STEP_CHG_FV_DELTA4_P4200V VALUE 0x38
  STEP_CHG_FV_DELTA4_P4275V VALUE 0x39
  STEP_CHG_FV_DELTA4_P4350V VALUE 0x3A
  STEP_CHG_FV_DELTA4_P4425V VALUE 0x3B
  STEP_CHG_FV_DELTA4_P4500V VALUE 0x3C
  STEP_CHG_FV_DELTA4_P4575V VALUE 0x3D
  STEP_CHG_FV_DELTA4_P4650V VALUE 0x3E
  STEP_CHG_FV_DELTA4_P4725V VALUE 0x3F

FV_CAL_CFG ADDRESS 0x0076 RW
FV_CAL_CFG RESET_VALUE 0x02
 BATFETOFF_DURING_QNOVO_DISCHARGE BIT[4]
  BATFET_NOTOFF_DURING_QNOVO_DISCHARGE VALUE 0x0
  BATFET_OFF_DURING_QNOVO_DISCHARGE VALUE 0x1
 SUBTRACT_CC_DURING_ESR BIT[3]
  JUMP_CC_DURING_ESR VALUE 0x0
  SUBTRACT_CC_DURING_ESR VALUE 0x1
 FV_CALIBRATION_CFG BIT[2:0]
  WAIT_FOR_1_FG_UPDATE_DECREMENTING_CHARGE_CURRENT_IN_TAPER VALUE 0x0
  WAIT_FOR_2_FG_UPDATES_DECREMENTING_CHARGE_CURRENT_IN_TAPER VALUE 0x1
  WAIT_FOR_3_FG_UPDATES_DECREMENTING_CHARGE_CURRENT_IN_TAPER VALUE 0x2
  WAIT_FOR_4_FG_UPDATES_DECREMENTING_CHARGE_CURRENT_IN_TAPER VALUE 0x3
  WAIT_FOR_5_FG_UPDATES_DECREMENTING_CHARGE_CURRENT_IN_TAPER VALUE 0x4
  WAIT_FOR_6_FG_UPDATES_DECREMENTING_CHARGE_CURRENT_IN_TAPER VALUE 0x5
  WAIT_FOR_7_FG_UPDATES_DECREMENTING_CHARGE_CURRENT_IN_TAPER VALUE 0x6
  WAIT_FOR_0_FG_UPDATES_DECREMENTING_CHARGE_CURRENT_IN_TAPER VALUE 0x7

FV_ADJUST ADDRESS 0x0077 RW
FV_ADJUST RESET_VALUE 0x1F
 FLOAT_VOLTAGE_ADJUSTMENT BIT[4:0]

FG_VADC_DISQ_THRESH ADDRESS 0x0078 RW
FG_VADC_DISQ_THRESH RESET_VALUE 0x40
 VADC_DISQUAL_THRESH BIT[7:0]
  VADC_DISQUAL_OF_0P0_PERCENT VALUE 0x00
  VADC_DISQUAL_OF_0P1_PERCENT VALUE 0x01
  VADC_DISQUAL_OF_0P2_PERCENT VALUE 0x02
  VADC_DISQUAL_OF_0P3_PERCENT VALUE 0x03
  VADC_DISQUAL_OF_0P4_PERCENT VALUE 0x04
  VADC_DISQUAL_OF_0P5_PERCENT VALUE 0x05
  VADC_DISQUAL_OF_0P6_PERCENT VALUE 0x06
  VADC_DISQUAL_OF_0P7_PERCENT VALUE 0x07
  VADC_DISQUAL_OF_0P8_PERCENT VALUE 0x08
  VADC_DISQUAL_OF_0P9_PERCENT VALUE 0x09
  VADC_DISQUAL_OF_1P0_PERCENT VALUE 0x0A
  VADC_DISQUAL_OF_1P1_PERCENT VALUE 0x0B
  VADC_DISQUAL_OF_1P2_PERCENT VALUE 0x0C
  VADC_DISQUAL_OF_1P3_PERCENT VALUE 0x0D
  VADC_DISQUAL_OF_1P4_PERCENT VALUE 0x0E
  VADC_DISQUAL_OF_1P5_PERCENT VALUE 0x0F

FG_IADC_DISQ_THRESH ADDRESS 0x0079 RW
FG_IADC_DISQ_THRESH RESET_VALUE 0x40
 IADC_DISQUAL_THRESH BIT[7:0]
  IADC_DISQUAL_OF_0P0_PERCENT VALUE 0x00
  IADC_DISQUAL_OF_0P1_PERCENT VALUE 0x01
  IADC_DISQUAL_OF_0P2_PERCENT VALUE 0x02
  IADC_DISQUAL_OF_0P3_PERCENT VALUE 0x03
  IADC_DISQUAL_OF_0P4_PERCENT VALUE 0x04
  IADC_DISQUAL_OF_0P5_PERCENT VALUE 0x05
  IADC_DISQUAL_OF_0P6_PERCENT VALUE 0x06
  IADC_DISQUAL_OF_0P7_PERCENT VALUE 0x07
  IADC_DISQUAL_OF_0P8_PERCENT VALUE 0x08
  IADC_DISQUAL_OF_0P9_PERCENT VALUE 0x09
  IADC_DISQUAL_OF_1P0_PERCENT VALUE 0x0A
  IADC_DISQUAL_OF_1P1_PERCENT VALUE 0x0B
  IADC_DISQUAL_OF_1P2_PERCENT VALUE 0x0C
  IADC_DISQUAL_OF_1P3_PERCENT VALUE 0x0D
  IADC_DISQUAL_OF_1P4_PERCENT VALUE 0x0E
  IADC_DISQUAL_OF_1P5_PERCENT VALUE 0x0F

FG_UPDATE_CFG_1 ADDRESS 0x007A RW
FG_UPDATE_CFG_1 RESET_VALUE 0x00
 BT_TMPR_TCOLD BIT[7]
  FG_BT_TMPR_TCOLD_LOW VALUE 0x0
  FG_BT_TMPR_TCOLD_HIGH VALUE 0x1
 BT_TMPR_COLD BIT[6]
  FG_BT_TMPR_COLD_LOW VALUE 0x0
  FG_BT_TMPR_COLD_HIGH VALUE 0x1
 BT_TMPR_HOT BIT[5]
  FG_BT_TMPR_HOT_LOW VALUE 0x0
  FG_BT_TMPR_HOT_HIGH VALUE 0x1
 BT_TMPR_THOT BIT[4]
  FG_BT_TMPR_THOT_LOW VALUE 0x0
  FG_BT_TMPR_THOT_HIGH VALUE 0x1
 CHG_DIE_TMPR_HOT BIT[3]
  FG_CHG_DIE_TMPR_HOT_LOW VALUE 0x0
  FG_CHG_DIE_TMPR_HOT_HIGH VALUE 0x1
 CHG_DIE_TMPR_THOT BIT[2]
  FG_CHG_DIE_TMPR_THOT_LOW VALUE 0x0
  FG_CHG_DIE_TMPR_THOT_HIGH VALUE 0x1
 SKIN_TMPR_HOT BIT[1]
  FG_SKIN_TMPR_HOT_LOW VALUE 0x0
  FG_SKIN_TMPR_HOT_HIGH VALUE 0x1
 SKIN_TMPR_THOT BIT[0]
  FG_SKIN_TMPR_THOT_LOW VALUE 0x0
  FG_SKIN_TMPR_THOT_HIGH VALUE 0x1

FG_UPDATE_CFG_1_SEL ADDRESS 0x007B RW
FG_UPDATE_CFG_1_SEL RESET_VALUE 0x00
 BT_TMPR_TCOLD_SEL BIT[7]
  FG_BT_TMPR_TCOLD_SEL_LOW VALUE 0x0
  FG_BT_TMPR_TCOLD_SEL_HIGH VALUE 0x1
 BT_TMPR_COLD_SEL BIT[6]
  FG_BT_TMPR_COLD_SEL_LOW VALUE 0x0
  FG_BT_TMPR_COLD_SEL_HIGH VALUE 0x1
 BT_TMPR_HOT_SEL BIT[5]
  FG_BT_TMPR_HOT_SEL_LOW VALUE 0x0
  FG_BT_TMPR_HOT_SEL_HIGH VALUE 0x1
 BT_TMPR_THOT_SEL BIT[4]
  FG_BT_TMPR_THOT_SEL_LOW VALUE 0x0
  FG_BT_TMPR_THOT_SEL_HIGH VALUE 0x1
 CHG_DIE_TMPR_HOT_SEL BIT[3]
  FG_CHG_DIE_TMPR_HOT_SEL_LOW VALUE 0x0
  FG_CHG_DIE_TMPR_HOT_SEL_HIGH VALUE 0x1
 CHG_DIE_TMPR_THOT_SEL BIT[2]
  FG_CHG_DIE_TMPR_THOT_SEL_LOW VALUE 0x0
  FG_CHG_DIE_TMPR_THOT_SEL_HIGH VALUE 0x1
 SKIN_TMPR_HOT_SEL BIT[1]
  FG_SKIN_TMPR_HOT_SEL_LOW VALUE 0x0
  FG_SKIN_TMPR_HOT_SEL_HIGH VALUE 0x1
 SKIN_TMPR_THOT_SEL BIT[0]
  FG_SKIN_TMPR_THOT_SEL_LOW VALUE 0x0
  FG_SKIN_TMPR_THOT_SEL_HIGH VALUE 0x1

FG_UPDATE_CFG_2 ADDRESS 0x007C RW
FG_UPDATE_CFG_2 RESET_VALUE 0x00
 IBT_LT_CHG_TERM_THRESH_LDO BIT[4]
  FG_IBT_LT_CHG_TERM_THRESH_LDO_LOW VALUE 0x0
  FG_IBT_LT_CHG_TERM_THRESH_LDO_HIGH VALUE 0x1
 SOC_LT_OTG_THRESH BIT[3]
  FG_SOC_LT_OTG_THRESH_LOW VALUE 0x0
  FG_SOC_LT_OTG_THRESH_HIGH VALUE 0x1
 SOC_LT_CHG_RECHARGE_THRESH BIT[2]
  FG_SOC_LT_CHG_RECHARGE_THRESH_LOW VALUE 0x0
  FG_SOC_LT_CHG_RECHARGE_THRESH_HIGH VALUE 0x1
 VBT_LT_CHG_RECHARGE_THRESH BIT[1]
  FG_VBT_LT_CHG_RECHARGE_THRESH_LOW VALUE 0x0
  FG_VBT_LT_CHG_RECHARGE_THRESH_HIGH VALUE 0x1
 IBT_LT_CHG_TERM_THRESH BIT[0]
  FG_IBT_LT_CHG_TERM_THRESH_LOW VALUE 0x0
  FG_IBT_LT_CHG_TERM_THRESH_HIGH VALUE 0x1

FG_UPDATE_CFG_2_SEL ADDRESS 0x007D RW
FG_UPDATE_CFG_2_SEL RESET_VALUE 0x04
 IBT_LT_CHG_TERM_THRESH_LDO_SEL BIT[4]
  FG_IBT_LT_CHG_TERM_THRESH_LDO_SEL_LOW VALUE 0x0
  FG_IBT_LT_CHG_TERM_THRESH_LDO_SEL_HIGH VALUE 0x1
 SOC_LT_OTG_THRESH_SEL BIT[3]
  FG_SOC_LT_OTG_THRESH_SEL_LOW VALUE 0x0
  FG_SOC_LT_OTG_THRESH_SEL_HIGH VALUE 0x1
 SOC_LT_CHG_RECHARGE_THRESH_SEL BIT[2]
  FG_SOC_LT_CHG_RECHARGE_THRESH_SEL_LOW VALUE 0x0
  FG_SOC_LT_CHG_RECHARGE_THRESH_SEL_HIGH VALUE 0x1
 VBT_LT_CHG_RECHARGE_THRESH_SEL BIT[1]
  FG_VBT_LT_CHG_RECHARGE_THRESH_SEL_LOW VALUE 0x0
  FG_VBT_LT_CHG_RECHARGE_THRESH_SEL_HIGH VALUE 0x1
 IBT_LT_CHG_TERM_THRESH_SEL BIT[0]
  FG_IBT_LT_CHG_TERM_THRESH_SEL_LOW VALUE 0x0
  FG_IBT_LT_CHG_TERM_THRESH_SEL_HIGH VALUE 0x1

FG_CHG_INTERFACE_CFG ADDRESS 0x007E RW
FG_CHG_INTERFACE_CFG RESET_VALUE 0x04
 ESR_ISINK_CFG BIT[7]
  FG_ESR_ISINK_CFG_LOW VALUE 0x0
  FG_ESR_ISINK_CFG_HIGH VALUE 0x1
 ESR_FASTCHG_DECR_CFG BIT[6:4]
  FG_ESR_FASTCHG_DECR_CFG_LOW VALUE 0x0
  FG_ESR_FASTCHG_DECR_CFG_HIGH VALUE 0x1
 FG_CHARGER_INHIBIT BIT[3]
  FG_CHARGER_INHIBIT_LOW VALUE 0x0
  FG_CHARGER_INHIBIT_HIGH VALUE 0x1
 FG_BATFET BIT[2]
  FG_BATFET_LOW VALUE 0x0
  FG_BATFET_HIGH VALUE 0x1
 IADC_SYNC_CNV BIT[1]
  FG_IADC_SYNC_CNV_LOW VALUE 0x0
  FG_IADC_SYNC_CNV_HIGH VALUE 0x1
 VADC_SYNC_CNV BIT[0]
  FG_VADC_SYNC_CNV_LOW VALUE 0x0
  FG_VADC_SYNC_CNV_HIGH VALUE 0x1

FG_CHG_INTERFACE_CFG_SEL ADDRESS 0x007F RW
FG_CHG_INTERFACE_CFG_SEL RESET_VALUE 0x00
 ESR_ISINK_CFG_SEL BIT[5]
  FG_ESR_ISINK_CFG_SEL_LOW VALUE 0x0
  FG_ESR_ISINK_CFG_SEL_HIGH VALUE 0x1
 ESR_FASTCHG_DECR_CFG_SEL BIT[4]
  FG_ESR_FASTCHG_DECR_CFG_SEL_LOW VALUE 0x0
  FG_ESR_FASTCHG_DECR_CFG_SEL_HIGH VALUE 0x1
 FG_CHARGER_INHIBIT_SEL BIT[3]
  FG_CHARGER_INHIBIT_SEL_LOW VALUE 0x0
  FG_CHARGER_INHIBIT_SEL_HIGH VALUE 0x1
 FG_BATFET_SEL BIT[2]
  FG_BATFET_SEL_LOW VALUE 0x0
  FG_BATFET_SEL_HIGH VALUE 0x1
 IADC_SYNC_CNV_SEL BIT[1]
  FG_IADC_SYNC_CNV_SEL_LOW VALUE 0x0
  FG_IADC_SYNC_CNV_SEL_HIGH VALUE 0x1
 VADC_SYNC_CNV_SEL BIT[0]
  FG_VADC_SYNC_CNV_SEL_LOW VALUE 0x0
  FG_VADC_SYNC_CNV_SEL_HIGH VALUE 0x1

ENG_CHARGING_CFG ADDRESS 0x00C0 RW
ENG_CHARGING_CFG RESET_VALUE 0x18
 LDO_MODE_CFG BIT[4]
 USE_ANALOG_CHARGING_LEVELS BIT[3]
  USE_DIGITAL_CHARGING_LEVELS VALUE 0x0
  USE_ANALOG_CHARGING_LEVELS VALUE 0x1
 FVC_ALG_ENABLE BIT[2]
  FLOAT_VOLTAGE_CONTROL_ALGORITHM_DISABLED VALUE 0x0
  FLOAT_VOLTAGE_CONTROL_ALGORITHM_ENABLED VALUE 0x1
 CCSOFTSTART_ALG_ENABLE BIT[1]
  CHARGE_CURRENT_SOFTSTART_ALGORITHM_DISABLED VALUE 0x0
  CHARGE_CURRENT_SOFTSTART_ALGORITHM_ENABLED VALUE 0x1
 TERMINATION_ALG_ENABLE BIT[0]
  TERMINATION_ALGORITHM_DISABLED VALUE 0x0
  TERMINATION_ALGORITHM_ENABLED VALUE 0x1

ENG_SBQ_CFG1 ADDRESS 0x00C1 RW
ENG_SBQ_CFG1 RESET_VALUE 0x01
 ENG_SBQ_HVOV_CTRL_BATFET BIT[4]
 ENG_SBQ_BATT_R_DIVIDER BIT[3:2]
 ENG_SBQ_TCTRL_I2C BIT[1:0]

ENG_SBQ_CFG2 ADDRESS 0x00C2 RW
ENG_SBQ_CFG2 RESET_VALUE 0x00
 ENG_SBQ_FLT200B BIT[3]
 ENG_SBQ_REF_SOFTL BIT[2]
 ENG_SBQ_TLLS_OTP BIT[1]
 ENG_SBQ_IBIAS BIT[0]

ENG_TRICKLE_CFG ADDRESS 0x00C3 RW
ENG_TRICKLE_CFG RESET_VALUE 0x00
 ENG_WEAR_TRICK_EN BIT[0]

TM_SBQ ADDRESS 0x00E2 RW
TM_SBQ RESET_VALUE 0x00
 TM_SBQ_TEMPLOOP BIT[2]
 TM_SBQ_BATFET BIT[1:0]

TEST_EN_CFG ADDRESS 0x00E3 RW
TEST_EN_CFG RESET_VALUE 0x00
 TESTMODE BIT[4]
 TEST_USE_EXT_CLK BIT[3]
 TEST_INPUT_MUX_ENABLE BIT[2]
 TEST_OUTPUT_MUX_ENABLE BIT[1]
 TEST_REGISTER_PASS_THRU BIT[0]

TEST_ALL_MUX_SELECT ADDRESS 0x00E4 RW
TEST_ALL_MUX_SELECT RESET_VALUE 0x00
 TEST_ALL_MUX_SELECT BIT[2:0]

TEST_OUTPUT_DRIVING ADDRESS 0x00E5 RW
TEST_OUTPUT_DRIVING RESET_VALUE 0x00
 TEST_OUTPUT_DRIVING BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0D
 TRIM_NUM BIT[7:0]

TR_SBQ_BATLOW ADDRESS 0x00F1 RW
TR_SBQ_BATLOW RESET_VALUE 0x00
 TR_SBQ_BATLOW BIT[3:0]

TR_SBQ_VIRTUAL_DIODE_THRESHOLD ADDRESS 0x00F2 RW
TR_SBQ_VIRTUAL_DIODE_THRESHOLD RESET_VALUE 0x00
 TR_SBQ_VIRTUAL_DIODE_THRESHOLD BIT[1:0]

TR_SBQ_ICHG_GAIN_PRECHARGE ADDRESS 0x00F3 RW
TR_SBQ_ICHG_GAIN_PRECHARGE RESET_VALUE 0x00
 TR_SBQ_ICHG_GAIN_PRECHARGE BIT[6:0]

TR_SBQ_ICHG_GAIN_LINEAR_LC ADDRESS 0x00F4 RW
TR_SBQ_ICHG_GAIN_LINEAR_LC RESET_VALUE 0x00
 TR_SBQ_ICHG_GAIN_LINEAR_LC BIT[6:0]

TR_SBQ_ICHG_GAIN_LINEAR_HC ADDRESS 0x00F5 RW
TR_SBQ_ICHG_GAIN_LINEAR_HC RESET_VALUE 0x00
 TR_SBQ_ICHG_GAIN_LINEAR_HC BIT[6:0]

TR_SBQ_ICHG_GAIN_FULLON_LC ADDRESS 0x00F6 RW
TR_SBQ_ICHG_GAIN_FULLON_LC RESET_VALUE 0x00
 TR_SBQ_ICHG_GAIN_FULLON_LC BIT[6:0]

TR_SBQ_ICHG_GAIN_FULLON_HC ADDRESS 0x00F7 RW
TR_SBQ_ICHG_GAIN_FULLON_HC RESET_VALUE 0x00
 TR_SBQ_ICHG_GAIN_FULLON_HC BIT[6:0]

TR_FV_ADJUST ADDRESS 0x00F8 RW
TR_FV_ADJUST RESET_VALUE 0x00
 TR_FLOAT_VOLTAGE_ADJUSTMENT BIT[4:0]

TR_SBQ_ICHG_OFFSET_PRECHARGE ADDRESS 0x00F9 RW
TR_SBQ_ICHG_OFFSET_PRECHARGE RESET_VALUE 0x00
 TR_SBQ_ICHG_OFFSET_PRECHARGE BIT[5:0]

TR_SBQ_ICHG_OFFSET_LINEAR_LC ADDRESS 0x00FA RW
TR_SBQ_ICHG_OFFSET_LINEAR_LC RESET_VALUE 0x00
 TR_SBQ_ICHG_OFFSET_LINEAR_LC BIT[5:0]

TR_SBQ_ICHG_OFFSET_LINEAR_HC ADDRESS 0x00FB RW
TR_SBQ_ICHG_OFFSET_LINEAR_HC RESET_VALUE 0x00
 TR_SBQ_ICHG_OFFSET_LINEAR_HC BIT[5:0]

TR_SBQ_ICHG_OFFSET_FULLON_LC ADDRESS 0x00FC RW
TR_SBQ_ICHG_OFFSET_FULLON_LC RESET_VALUE 0x00
 TR_SBQ_ICHG_OFFSET_FULLON_LC BIT[5:0]

TR_SBQ_ICHG_OFFSET_FULLON_HC ADDRESS 0x00FD RW
TR_SBQ_ICHG_OFFSET_FULLON_HC RESET_VALUE 0x00
 TR_SBQ_ICHG_OFFSET_FULLON_HC BIT[5:0]

SCHG_OTG_BASE BASE 0x00001100 schg_otgaddr 31:0

 schg_otg MODULE OFFSET=SCHG_OTG_BASE+0x00000000 MAX=SCHG_OTG_BASE+0x000000FF APRE=SCHG_OTG_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SCHG_OTG_BASE.SCHG_OTG
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x66
 SUBTYPE BIT[7:0]

HAS_LDO_MODE ADDRESS 0x0020 R
HAS_LDO_MODE RESET_VALUE 0x01
 HAS_LDO_MODE BIT[7:0]

HAS_FLASH ADDRESS 0x0021 R
HAS_FLASH RESET_VALUE 0x01
 HAS_FLASH BIT[7:0]

HAS_LO_NEW ADDRESS 0x0022 R
HAS_LO_NEW RESET_VALUE 0x01
 HAS_LO_NEW BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

SPARE ADDRESS 0x00DF RW
SPARE RESET_VALUE 0x02
 RFU BIT[1:0]

RID_CC_CONTROL_23_16 ADDRESS 0x0006 R
RID_CC_CONTROL_23_16 RESET_VALUE 0xXX
 RID_CC_CONTROL_23 BIT[7]
 VCONN_SOFTSTART_EN BIT[6]
 VCONN_SFTST_CFG BIT[5:4]
 CONNECT_RIDCC_SENSOR_TO_CC BIT[3:2]
 EN_CC_1P1CLAMP BIT[1]
 ENABLE_CRUDESEN_CC_1 BIT[0]

RID_CC_CONTROL_15_8 ADDRESS 0x0007 R
RID_CC_CONTROL_15_8 RESET_VALUE 0xXX
 ENABLE_CRUDESEN_CC_0 BIT[7]
 EN_FMB_2P5UA_CC BIT[6:5]
 EN_ISRC_180UA BIT[4]
 ENABLE_CURRENTSOURCE_CC BIT[3:2]
 EN_BANDGAP_RID_C_DET BIT[1]
 ENABLE_RD_CC_1 BIT[0]

RID_CC_CONTROL_7_0 ADDRESS 0x0008 R
RID_CC_CONTROL_7_0 RESET_VALUE 0xXX
 ENABLE_RD_CC_0 BIT[7]
 VCONN_ILIM500MA BIT[6]
 EN_MICRO_USB_MODE BIT[5]
 UFP_DFP_MODE BIT[4]
 VCONN_EN_CC BIT[3:2]
 VREF_SEL_RIDCC_SENSOR BIT[1:0]

OTG_STATUS ADDRESS 0x0009 R
OTG_STATUS RESET_VALUE 0x0X
 BOOST_SOFTSTART_DONE BIT[3]
 OTG_STATE BIT[2:0]

LDO_STATUS_1 ADDRESS 0x0030 R
LDO_STATUS_1 RESET_VALUE 0xXX
 QC4_ALLOW_LDO BIT[7]
 QC3_ALLOW_LDO BIT[6]
 LDO_MODE_READY_TO_EXIT BIT[5]
 MAX_ICL_DONE BIT[4]
 EN_LDO_EXT_DLY BIT[3]
 PD_LDO_LATCH BIT[2]
 VALID_LDO_REGION BIT[1]
 VALID_LDO_ADAPTER BIT[0]

LDO_STATUS_2 ADDRESS 0x0031 R
LDO_STATUS_2 RESET_VALUE 0xXX
 ICHG_LT_LDO_TERM_DIGITAL BIT[7]
 ICHG_LT_LDO_TERM_FG BIT[6]
 USBIN_LDO_UV_QC3 BIT[5]
 USBIN_ASHDN_QC3 BIT[4]
 ICS_LT_200MA_DG BIT[3]
 TAPER_VCL_DG BIT[2]
 TAPER_ICL_DG BIT[1]
 TAPER_CCL_DG BIT[0]

LDO_MAX_ICL ADDRESS 0x0032 R
LDO_MAX_ICL RESET_VALUE 0xXX
 LDO_MAX_ICL BIT[7:0]

LDO_ICL_STATUS ADDRESS 0x0033 R
LDO_ICL_STATUS RESET_VALUE 0xXX
 LDO_ICL_COUNTER BIT[7:0]

QC_VBUS_COUNTER_LSB ADDRESS 0x0034 R
QC_VBUS_COUNTER_LSB RESET_VALUE 0xXX
 VBUS_COUNTER BIT[7:0]

QC_VBUS_COUNTER_MSB ADDRESS 0x0035 R
QC_VBUS_COUNTER_MSB RESET_VALUE 0xXX
 VBUS_COUNTER BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 LDO_MODE_RT_STS BIT[7]
 LDO_DROPOUT_RT_STS BIT[6]
 LDO_DECREMENT_RT_STS BIT[5]
 LDO_INCREMENT_RT_STS BIT[4]
 FLASH_MITIGATION_DETECT_RT_STS BIT[3]
 OTG_OC_DIS_SW_STS_RT_STS BIT[2]
 OTG_OVERCURRENT_RT_STS BIT[1]
 OTG_FAIL_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0xFF
 LDO_MODE_TYPE BIT[7]
 LDO_DROPOUT_TYPE BIT[6]
 LDO_DECREMENT_TYPE BIT[5]
 LDO_INCREMENT_TYPE BIT[4]
 FLASH_MITIGATION_DETECT_TYPE BIT[3]
 OTG_OC_DIS_SW_STS_TYPE BIT[2]
 OTG_OVERCURRENT_TYPE BIT[1]
 OTG_FAIL_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0xFF
 LDO_MODE_HIGH BIT[7]
 LDO_DROPOUT_HIGH BIT[6]
 LDO_DECREMENT_HIGH BIT[5]
 LDO_INCREMENT_HIGH BIT[4]
 FLASH_MITIGATION_DETECT_HIGH BIT[3]
 OTG_OC_DIS_SW_STS_HIGH BIT[2]
 OTG_OVERCURRENT_HIGH BIT[1]
 OTG_FAIL_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0xFF
 LDO_MODE_LOW BIT[7]
 LDO_DROPOUT_LOW BIT[6]
 LDO_DECREMENT_LOW BIT[5]
 LDO_INCREMENT_LOW BIT[4]
 FLASH_MITIGATION_DETECT_LOW BIT[3]
 OTG_OC_DIS_SW_STS_LOW BIT[2]
 OTG_OVERCURRENT_LOW BIT[1]
 OTG_FAIL_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 LDO_MODE_LATCHED_CLR BIT[7]
 LDO_DROPOUT_LATCHED_CLR BIT[6]
 LDO_DECREMENT_LATCHED_CLR BIT[5]
 LDO_INCREMENT_LATCHED_CLR BIT[4]
 FLASH_MITIGATION_DETECT_LATCHED_CLR BIT[3]
 OTG_OC_DIS_SW_STS_LATCHED_CLR BIT[2]
 OTG_OVERCURRENT_LATCHED_CLR BIT[1]
 OTG_FAIL_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 LDO_MODE_LATCHED_EN_SET BIT[7]
 LDO_DROPOUT_LATCHED_EN_SET BIT[6]
 LDO_DECREMENT_LATCHED_EN_SET BIT[5]
 LDO_INCREMENT_LATCHED_EN_SET BIT[4]
 FLASH_MITIGATION_DETECT_EN_SET BIT[3]
 OTG_OC_DIS_SW_STS_EN_SET BIT[2]
 OTG_OVERCURRENT_EN_SET BIT[1]
 OTG_FAIL_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 LDO_MODE_LATCHED_EN_CLR BIT[7]
 LDO_DROPOUT_LATCHED_EN_CLR BIT[6]
 LDO_DECREMENT_LATCHED_EN_CLR BIT[5]
 LDO_INCREMENT_LATCHED_EN_CLR BIT[4]
 FLASH_MITIGATION_DETECT_EN_CLR BIT[3]
 OTG_OC_DIS_SW_STS_EN_CLR BIT[2]
 OTG_OVERCURRENT_EN_CLR BIT[1]
 OTG_FAIL_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
 LDO_MODE_LATCHED_LATCHED_STS BIT[7]
 LDO_DROPOUT_LATCHED_LATCHED_STS BIT[6]
 LDO_DECREMENT_LATCHED_LATCHED_STS BIT[5]
 LDO_INCREMENT_LATCHED_LATCHED_STS BIT[4]
 FLASH_MITIGATION_DETECT_LATCHED_STS BIT[3]
 OTG_OC_DIS_SW_STS_LATCHED_STS BIT[2]
 OTG_OVERCURRENT_LATCHED_STS BIT[1]
 OTG_FAIL_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
 LDO_MODE_LATCHED_PENDING_STS BIT[7]
 LDO_DROPOUT_LATCHED_PENDING_STS BIT[6]
 LDO_DECREMENT_LATCHED_PENDING_STS BIT[5]
 LDO_INCREMENT_LATCHED_PENDING_STS BIT[4]
 FLASH_MITIGATION_DETECT_PENDING_STS BIT[3]
 OTG_OC_DIS_SW_STS_PENDING_STS BIT[2]
 OTG_OVERCURRENT_PENDING_STS BIT[1]
 OTG_FAIL_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 LDO_MODE_LATCHED_PENDING_VAL BIT[7]
 LDO_DROPOUT_LATCHED_PENDING_VAL BIT[6]
 LDO_DECREMENT_LATCHED_PENDING_VAL BIT[5]
 LDO_INCREMENT_LATCHED_PENDING_VAL BIT[4]
 FLASH_MITIGATION_VAL BIT[3]
 OTG_OC_DIS_SW_VAL BIT[2]
 OTG_OVERCURRENT_VAL BIT[1]
 OTG_FAIL_VAL BIT[0]

CMD_OTG ADDRESS 0x0040 RW
CMD_OTG RESET_VALUE 0x00
 OTG_EN BIT[0]

CMD_LDO_MODE ADDRESS 0x0044 W
CMD_LDO_MODE RESET_VALUE 0x00
 RESUME_ICL_SEARCH BIT[4]
 VBUS_CHANGE_DONE BIT[3]
 PD_LDO_CMD BIT[2]
 QC4_ALLOW_LDO_CMD BIT[1]
 QC3_ALLOW_LDO_CMD BIT[0]

BAT_UVLO_THRESHOLD_CFG ADDRESS 0x0051 RW
BAT_UVLO_THRESHOLD_CFG RESET_VALUE 0x00
 BAT_UVLO_THRESHOLD BIT[1:0]
  OTG_BATTUV_2P7 VALUE 0x0
  OTG_BATTUV_2P9 VALUE 0x1
  OTG_BATTUV_3P1 VALUE 0x2
  OTG_BATTUV_3P3 VALUE 0x3

OTG_CURRENT_LIMIT_CFG ADDRESS 0x0052 RW
OTG_CURRENT_LIMIT_CFG RESET_VALUE 0x00
 OTG_CURRENT_LIMIT BIT[2:0]
  OTG_ILIMIT_250MA VALUE 0x0
  OTG_ILIMIT_500MA VALUE 0x1
  OTG_ILIMIT_750MA VALUE 0x2
  OTG_ILIMIT_1000MA VALUE 0x3
  OTG_ILIMIT_1250MA VALUE 0x4
  OTG_ILIMIT_1500MA VALUE 0x5
  OTG_ILIMIT_1750MA VALUE 0x6
  OTG_ILIMIT_2000MA VALUE 0x7

OTG_CFG ADDRESS 0x0053 RW
OTG_CFG RESET_VALUE 0x2A
 BOOST_DELAY_FAULT_DET_CFG BIT[7:6]
  BOOST_DELAY_FAULT_DET_CFG_3MS VALUE 0x0
  BOOST_DELAY_FAULT_DET_CFG_4MS VALUE 0x1
  BOOST_DELAY_FAULT_DET_CFG_5MS VALUE 0x2
  BOOST_DELAY_FAULT_DET_CFG_6MS VALUE 0x3
 DIS_OTG_ON_TLIM BIT[5]
  EN_OTG_ON_TLIM VALUE 0x0
  DIS_OTG_ON_TLIM VALUE 0x1
 QUICKSTART_OTG_FASTROLESWAP BIT[4]
  NO_QUICKSTART_OTG_FASTROLESWAP VALUE 0x0
  QUICKSTART_OTG_FASTROLESWAP VALUE 0x1
 INCREASE_DFP_TIME BIT[3]
 ENABLE_OTG_IN_DEBUG_MODE BIT[2]
 OTG_EN_SRC_CFG BIT[1]
  OTG_ENABLE_SRC_CMD VALUE 0x0
  OTG_ENABLE_SRC_TYPEC VALUE 0x1
 CONCURRENT_MODE_CFG BIT[0]
  OTG_CONCURRENT_DIS VALUE 0x0
  OTG_CONCURRENT_EN VALUE 0x1

LDO_MODE_ICL_TIMERS_CFG ADDRESS 0x0055 RW
LDO_MODE_ICL_TIMERS_CFG RESET_VALUE 0x00
 LDO_UNPLUG_SEL BIT[7:6]
 USB_DEC_TIMER_SEL BIT[5:4]
 USB_INC_TIMER_SEL BIT[3:0]

LDO_MODE_VBUS_TIMERS_CFG ADDRESS 0x0056 RW
LDO_MODE_VBUS_TIMERS_CFG RESET_VALUE 0x00
 VBUS_CHANGE_TIMER_SEL BIT[7:4]
 VBUS_DEC_TIMER_SEL BIT[3:0]

LDO_MODE_MISC_TIMER_CFG ADDRESS 0x0057 RW
LDO_MODE_MISC_TIMER_CFG RESET_VALUE 0x00
 VBUS_INC_GLITCH_SEL BIT[6:5]
 LDO_NEXT_TIME_SEL BIT[4:2]
 LDO_TRANS_DELAY BIT[1:0]

LDO_MODE_CFG ADDRESS 0x0058 RW
LDO_MODE_CFG RESET_VALUE 0x62
 LDO_UNPLUG_SEL_CFG BIT[7]
 DCIN_OVLO_EXIT_LDO_CFG BIT[6]
 USBIN_OVLO_EXIT_LDO_CFG BIT[5]
 LDO_TERM_SRC BIT[4]
 EMARK BIT[3:2]
 LDO_ICL_SS_CFG BIT[1]
 LDO_THERMAL_REG_CFG BIT[0]

HVDCP_PULSE_COUNT_PD ADDRESS 0x0059 RW
HVDCP_PULSE_COUNT_PD RESET_VALUE 0x32
 HVDCP_PULSE_COUNT_MAX_PD BIT[7:0]

LDO_MISC_INTRPT_ENB ADDRESS 0x005A RW
LDO_MISC_INTRPT_ENB RESET_VALUE 0x07
 LDO_EXIT_IRQ_EN_CFG BIT[2]
 MAX_ICL_IRQ_EN_CFG BIT[1]
 EN_DIS_IRQ_EN_CFG BIT[0]

ENG_OTG_CFG ADDRESS 0x00C0 RW
ENG_OTG_CFG RESET_VALUE 0x00
 ENG_BUCKBOOST_DIS_FIXED_DLY_FOR_BUCKBOOST BIT[7]
  BUCKBOOST_DIS_FIXED_DLY_FOR_BUCKBOOST_0 VALUE 0x0
  BUCKBOOST_DIS_FIXED_DLY_FOR_BUCKBOOST_1 VALUE 0x1
 ENG_BUCKBOOST_CBOOTUVLO_CTRL_BT BIT[6:4]
 ENG_BUCKBOOST_CBOOTUVLO_CTRL_DRVL5 BIT[3:1]
 ENG_BUCKBOOST_HALT1_8_MODE BIT[0]
  ENG_BUCKBOOST_HALT1_8_MODE_DIS VALUE 0x0
  ENG_BUCKBOOST_HALT1_8_MODE_EN VALUE 0x1

TM_OTG ADDRESS 0x00E2 RW
TM_OTG RESET_VALUE 0x00
 TM_OTG_FAULT_SOURCE_DISABLE BIT[3:0]

CHG_IN_TEST_7_0 ADDRESS 0x00E3 RW
CHG_IN_TEST_7_0 RESET_VALUE 0x00
 CHG_IN_TEST_7_0 BIT[7:0]

CHG_IN_TEST_15_8 ADDRESS 0x00E4 RW
CHG_IN_TEST_15_8 RESET_VALUE 0x00
 CHG_IN_TEST_15_8 BIT[7:0]

CHG_IN_TEST_23_16 ADDRESS 0x00E5 RW
CHG_IN_TEST_23_16 RESET_VALUE 0x00
 CHG_IN_TEST_23_16 BIT[7:0]

CHG_IN_TEST_31_24 ADDRESS 0x00E6 RW
CHG_IN_TEST_31_24 RESET_VALUE 0x00
 CHG_IN_TEST_31_24 BIT[7:0]

TM_IO_STDBYOSC ADDRESS 0x00E7 RW
TM_IO_STDBYOSC RESET_VALUE 0x00
 TM_IO_STDBYOSC BIT[0]

TM_ISENSE ADDRESS 0x00EF RW
TM_ISENSE RESET_VALUE 0x00
 TM_ISENSE_OUT_TRIM BIT[6]
 TM_ISENSE_ISOLATE BIT[5]
 TM_ISENSE_EN_ATEST_DCIN BIT[4]
 TM_ISENSE_EN_ATEST_USBIN BIT[3]
 TM_ISENSE_ATEST_SEL BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0D
 TRIM_NUM BIT[7:0]

TR_IO_STDBYOSC_MAIN ADDRESS 0x00F1 RW
TR_IO_STDBYOSC_MAIN RESET_VALUE 0x00
 TR_IO_STDBYOSC_MAIN BIT[6:0]

TR_IO_STDBYOSC_TEMP ADDRESS 0x00F2 RW
TR_IO_STDBYOSC_TEMP RESET_VALUE 0x00
 TR_IO_STDBYOSC_TEMP BIT[3:0]

TR_ISENSE_LOW_CURR1 ADDRESS 0x00F3 RW
TR_ISENSE_LOW_CURR1 RESET_VALUE 0x00
 TR_ISENSE_LOW_CURR1 BIT[4:0]

TR_ISENSE_DCIN_SNS ADDRESS 0x00F4 RW
TR_ISENSE_DCIN_SNS RESET_VALUE 0x00
 TR_ISENSE_DCIN_SNS BIT[1:0]

TR_ISENSE_LOW_CURR2 ADDRESS 0x00F5 RW
TR_ISENSE_LOW_CURR2 RESET_VALUE 0x00
 TR_ISENSE_LOW_CURR2 BIT[4:0]

TR_ISENSE_VREF_SEL ADDRESS 0x00F6 RW
TR_ISENSE_VREF_SEL RESET_VALUE 0x00
 TR_ISENSE_VREF_SEL BIT[1:0]

TR_ISENSE_USBIN ADDRESS 0x00F7 RW
TR_ISENSE_USBIN RESET_VALUE 0x00
 TR_ISENSE_USBIN BIT[5:0]

TR_ISENSE_DCIN ADDRESS 0x00F8 RW
TR_ISENSE_DCIN RESET_VALUE 0x00
 TR_ISENSE_DCIN BIT[5:0]

TR_ISENSE_CHRG_TEMP ADDRESS 0x00F9 RW
TR_ISENSE_CHRG_TEMP RESET_VALUE 0x00
 TR_ISENSE_CHRG_TEMP BIT[2:0]

TR_ISENSE_DCHRG_TEMP ADDRESS 0x00FA RW
TR_ISENSE_DCHRG_TEMP RESET_VALUE 0x00
 TR_ISENSE_DCHRG_TEMP BIT[2:0]

TR_ISENSE_CHRG_G ADDRESS 0x00FB RW
TR_ISENSE_CHRG_G RESET_VALUE 0x00
 TR_ISENSE_CHRG_G BIT[5:0]

TR_ISENSE_DCHRG_G ADDRESS 0x00FC RW
TR_ISENSE_DCHRG_G RESET_VALUE 0x00
 TR_ISENSE_DCHRG_G BIT[5:0]

TR_ISENSE_RESERVED ADDRESS 0x00FD RW
TR_ISENSE_RESERVED RESET_VALUE 0x00
 TR_ISENSE_RESERVED BIT[2:0]

SCHG_BATIF_BASE BASE 0x00001200 schg_batifaddr 31:0

 schg_batif MODULE OFFSET=SCHG_BATIF_BASE+0x00000000 MAX=SCHG_BATIF_BASE+0x000000FF APRE=SCHG_BATIF_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SCHG_BATIF_BASE.SCHG_BATIF
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x62
 SUBTYPE BIT[7:0]

HAS_LDO_MODE ADDRESS 0x0020 R
HAS_LDO_MODE RESET_VALUE 0x01
 HAS_LDO_MODE BIT[7:0]

HAS_FLASH ADDRESS 0x0021 R
HAS_FLASH RESET_VALUE 0x01
 HAS_FLASH BIT[7:0]

HAS_LO_NEW ADDRESS 0x0022 R
HAS_LO_NEW RESET_VALUE 0x01
 HAS_LO_NEW BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

SPARE ADDRESS 0x00DF RW
SPARE RESET_VALUE 0x02
 RFU BIT[1:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 BAT_7_RT_STS BIT[7]
 BAT_6_RT_STS BIT[6]
 BAT_TERMINAL_MISSING_RT_STS BIT[5]
 BAT_THERM_OR_ID_MISSING_RT_STS BIT[4]
 BAT_LOW_RT_STS BIT[3]
 BAT_OV_RT_STS BIT[2]
 BAT_OCP_RT_STS BIT[1]
 BAT_TEMP_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0xFF
 BAT_7_TYPE BIT[7]
 BAT_6_TYPE BIT[6]
 BAT_TERMINAL_MISSING_TYPE BIT[5]
 BAT_THERM_OR_ID_MISSING_TYPE BIT[4]
 BAT_LOW_TYPE BIT[3]
 BAT_OV_TYPE BIT[2]
 BAT_OCP_TYPE BIT[1]
 BAT_TEMP_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0xFF
 BAT_7_HIGH BIT[7]
 BAT_6_HIGH BIT[6]
 BAT_TERMINAL_MISSING_HIGH BIT[5]
 BAT_THERM_OR_ID_MISSING_HIGH BIT[4]
 BAT_LOW_HIGH BIT[3]
 BAT_OV_HIGH BIT[2]
 BAT_OCP_HIGH BIT[1]
 BAT_TEMP_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0xFE
 BAT_7_LOW BIT[7]
 BAT_6_LOW BIT[6]
 BAT_TERMINAL_MISSING_LOW BIT[5]
 BAT_THERM_OR_ID_MISSING_LOW BIT[4]
 BAT_LOW_LOW BIT[3]
 BAT_OV_LOW BIT[2]
 BAT_OCP_LOW BIT[1]
 BAT_TEMP_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 BAT_7_LATCHED_CLR BIT[7]
 BAT_6_LATCHED_CLR BIT[6]
 BAT_TERMINAL_MISSING_LATCHED_CLR BIT[5]
 BAT_THERM_OR_ID_MISSING_LATCHED_CLR BIT[4]
 BAT_LOW_LATCHED_CLR BIT[3]
 BAT_OV_LATCHED_CLR BIT[2]
 BAT_OCP_LATCHED_CLR BIT[1]
 BAT_TEMP_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 BAT_7_EN_SET BIT[7]
 BAT_6_EN_SET BIT[6]
 BAT_TERMINAL_MISSING_EN_SET BIT[5]
 BAT_THERM_OR_ID_MISSING_EN_SET BIT[4]
 BAT_LOW_EN_SET BIT[3]
 BAT_OV_EN_SET BIT[2]
 BAT_OCP_EN_SET BIT[1]
 BAT_TEMP_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 BAT_7_EN_CLR BIT[7]
 BAT_6_EN_CLR BIT[6]
 BAT_TERMINAL_MISSING_EN_CLR BIT[5]
 BAT_THERM_OR_ID_MISSING_EN_CLR BIT[4]
 BAT_LOW_EN_CLR BIT[3]
 BAT_OV_EN_CLR BIT[2]
 BAT_OCP_EN_CLR BIT[1]
 BAT_TEMP_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
 BAT_7_LATCHED_STS BIT[7]
 BAT_6_LATCHED_STS BIT[6]
 BAT_TERMINAL_MISSING_LATCHED_STS BIT[5]
 BAT_THERM_OR_ID_MISSING_LATCHED_STS BIT[4]
 BAT_LOW_LATCHED_STS BIT[3]
 BAT_OV_LATCHED_STS BIT[2]
 BAT_OCP_LATCHED_STS BIT[1]
 BAT_TEMP_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
 BAT_7_PENDING_STS BIT[7]
 BAT_6_PENDING_STS BIT[6]
 BAT_TERMINAL_MISSING_PENDING_STS BIT[5]
 BAT_THERM_OR_ID_MISSING_PENDING_STS BIT[4]
 BAT_LOW_PENDING_STS BIT[3]
 BAT_OV_PENDING_STS BIT[2]
 BAT_OCP_PENDING_STS BIT[1]
 BAT_TEMP_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 BAT_7_VAL BIT[7]
 BAT_6_VAL BIT[6]
 BAT_TERMINAL_MISSING_VAL BIT[5]
 BAT_THERM_OR_ID_MISSING_VAL BIT[4]
 BAT_LOW_VAL BIT[3]
 BAT_OV_VAL BIT[2]
 BAT_OCP_VAL BIT[1]
 BAT_TEMP_VAL BIT[0]

SHIP_MODE ADDRESS 0x0040 RW
SHIP_MODE RESET_VALUE 0x00
 SHIP_MODE_EN BIT[0]

BATOCP_THRESHOLD_CFG ADDRESS 0x0050 RW
BATOCP_THRESHOLD_CFG RESET_VALUE 0x00
 BATOCP_ENABLE_CFG BIT[3]
 BATOCP_THRESHOLD BIT[2:0]

BATOCP_INTRPT_DELAY_TMR_CFG ADDRESS 0x0051 RW
BATOCP_INTRPT_DELAY_TMR_CFG RESET_VALUE 0x00
 BATOCP_INTRPT_TIMEOUT BIT[5:3]
 BATOCP_DELAY_TIMEOUT BIT[2:0]

BATOCP_RESET_TMR_CFG ADDRESS 0x0052 RW
BATOCP_RESET_TMR_CFG RESET_VALUE 0x00
 EN_BATOCP_RESET_TMR BIT[3]
 BATOCP_RESET_TIMEOUT BIT[2:0]

LOW_BATT_DETECT_EN_CFG ADDRESS 0x0060 RW
LOW_BATT_DETECT_EN_CFG RESET_VALUE 0x01
 ENABLE_D_VBAT_LOW BIT[1]
  DIS_D_VBAT_LOW_ASSERTION VALUE 0x0
  EN_D_VBAT_LOW_ASSERTION VALUE 0x1
 LOW_BATT_DETECT_EN BIT[0]
  LOW_BATTERY_DETECTION_IS_DISABLED VALUE 0x0
  LOW_BATTERY_DETECTION_IS_ENABLED VALUE 0x1

LOW_BATT_THRESHOLD_CFG ADDRESS 0x0061 RW
LOW_BATT_THRESHOLD_CFG RESET_VALUE 0x03
 LOW_BATT_THRESHOLD BIT[3:0]
  LOW_BATTERY_THRESHOLD_2P5 VALUE 0x0
  LOW_BATTERY_THRESH_2P6 VALUE 0x1
  LOW_BATTERY_THRESH_2P7 VALUE 0x2
  LOW_BATTERY_THRESH_2P8 VALUE 0x3
  LOW_BATTERY_THRESH_2P9 VALUE 0x4
  LOW_BATTERY_THRESH_3P0 VALUE 0x5
  LOW_BATTERY_THRESH_3P1 VALUE 0x6
  LOW_BATTERY_THRESH_3P2 VALUE 0x7
  LOW_BATTERY_THRESH_3P3 VALUE 0x8
  LOW_BATTERY_THRESH_3P4 VALUE 0x9
  LOW_BATTERY_THRESH_3P5 VALUE 0xA
  LOW_BATTERY_THRESH_3P6 VALUE 0xB
  LOW_BATTERY_THRESH_3P7 VALUE 0xC
  LOW_BATTERY_THRESH_3P8 VALUE 0xD
  LOW_BATTERY_THRESH_3P8A VALUE 0xE
  LOW_BATTERY_THRESH_3P8B VALUE 0xF

BAT_FET_CFG ADDRESS 0x0062 RW
BAT_FET_CFG RESET_VALUE 0x00
 BATFET_FULLON_5USEC_CHICKEN_BIT BIT[1]
  BATFET_FULLON_WITH_NO_5USEC_DELAY VALUE 0x0
  BATFET_FULLON_AFTER_5USEC_DELAY VALUE 0x1
 BAT_FET_CFG BIT[0]
  BATTERY_FET_COMMAND_NOT_ALLOWED VALUE 0x0
  BATTERY_FET_COMMAND_ALLWED VALUE 0x1

BAT_MISS_SRC_CFG ADDRESS 0x0070 RW
BAT_MISS_SRC_CFG RESET_VALUE 0x01
 BAT_MISS_ALG_EN BIT[2]
  BMA_DISABLED VALUE 0x0
  BMA_ENABLED VALUE 0x1
 BAT_MISS_RESERVED BIT[1]
 BAT_MISS_PIN_SRC_EN BIT[0]
  BATTERY_MISSING_NOT_USING_PIN VALUE 0x0
  BATTERY_MISSING_USING_PIN VALUE 0x1

BAT_MISS_ALG_OPTIONS_CFG ADDRESS 0x0071 RW
BAT_MISS_ALG_OPTIONS_CFG RESET_VALUE 0x00
 BAT_MISS_INPUT_PLUGIN BIT[2]
 BAT_MISS_TMR_START_OPTION BIT[1]
  BMA_TMR_STARTS_AT_2V VALUE 0x0
  BMA_TMR_STARTS_IMMEDIATELY VALUE 0x1
 BAT_MISS_POLL_EN BIT[0]
  BMA_POLLER_DISABLED VALUE 0x0
  BMA_POLLER_ENABLED VALUE 0x1

BAT_MISS_PIN_GF_CFG ADDRESS 0x0072 RW
BAT_MISS_PIN_GF_CFG RESET_VALUE 0x03
 BAT_MISS_PIN_GF BIT[1:0]
  BMD_RMV_80US VALUE 0x0
  BMD_RMV_160US VALUE 0x1
  BMD_RMV_320US VALUE 0x2
  BMD_RMV_640US VALUE 0x3

ENG_BATIF_CFG ADDRESS 0x00C0 RW
ENG_BATIF_CFG RESET_VALUE 0x00
 ENG_SBQ_NGATE_PULLDWN BIT[1]
  ENG_SBQ_NGATE_PULLDWN_DIS VALUE 0x0
  ENG_SBQ_NGATE_PULLDWN_EN VALUE 0x1
 ENG_SBQ_VD_RLIM BIT[0]
  ENG_SBQ_VD_RLIM_DIS VALUE 0x0
  ENG_SBQ_VD_RLIM_EN VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x07
 TRIM_NUM BIT[7:0]

TR_SMISC_DPDM_PU ADDRESS 0x00F1 RW
TR_SMISC_DPDM_PU RESET_VALUE 0x00
 TR_SMISC_DPDM_PU BIT[1:0]

TR_SMISC_DPLUS_I ADDRESS 0x00F2 RW
TR_SMISC_DPLUS_I RESET_VALUE 0x00
 TR_SMISC_DPLUS_I BIT[1:0]

TR_SMISC_DPLUS_R ADDRESS 0x00F3 RW
TR_SMISC_DPLUS_R RESET_VALUE 0x00
 TR_SMISC_DPLUS_R BIT[1:0]

TR_SMISC_DFP_ISRC ADDRESS 0x00F4 RW
TR_SMISC_DFP_ISRC RESET_VALUE 0x00
 TR_SMISC_DFP_ISRC BIT[2:0]

TR_SMISC_RD_CC ADDRESS 0x00F5 RW
TR_SMISC_RD_CC RESET_VALUE 0x00
 TR_SMISC_RD_CC BIT[2:0]

TR_SMISC_FMB_2P5UA ADDRESS 0x00F6 RW
TR_SMISC_FMB_2P5UA RESET_VALUE 0x00
 TR_SMISC_FMB_2P5UA BIT[3:0]

TR_SMISC_DPDM_50UA ADDRESS 0x00F7 RW
TR_SMISC_DPDM_50UA RESET_VALUE 0x00
 TR_SMISC_DPDM_50UA BIT[1:0]

SCHG_USB_BASE BASE 0x00001300 schg_usbaddr 31:0

 schg_usb MODULE OFFSET=SCHG_USB_BASE+0x00000000 MAX=SCHG_USB_BASE+0x000000FF APRE=SCHG_USB_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SCHG_USB_BASE.SCHG_USB
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x63
 SUBTYPE BIT[7:0]

HAS_LDO_MODE ADDRESS 0x0020 R
HAS_LDO_MODE RESET_VALUE 0x01
 HAS_LDO_MODE BIT[7:0]

HAS_FLASH ADDRESS 0x0021 R
HAS_FLASH RESET_VALUE 0x01
 HAS_FLASH BIT[7:0]

HAS_LO_NEW ADDRESS 0x0022 R
HAS_LO_NEW RESET_VALUE 0x01
 HAS_LO_NEW BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

SPARE ADDRESS 0x00DF RW
SPARE RESET_VALUE 0x02
 RFU BIT[1:0]

USBIN_INPUT_STATUS ADDRESS 0x0006 R
USBIN_INPUT_STATUS RESET_VALUE 0xXX
 USBIN_INPUT_STATUS_7 BIT[7]
 USBIN_INPUT_STATUS_6 BIT[6]
 USBIN_12V BIT[5]
 USBIN_9V_TO_12V BIT[4]
 USBIN_9V BIT[3]
 USBIN_5V_TO_12V BIT[2]
 USBIN_5V_TO_9V BIT[1]
 USBIN_5V BIT[0]

APSD_STATUS ADDRESS 0x0007 R
APSD_STATUS RESET_VALUE 0xXX
 USBIN_LVOV BIT[7]
 HVDCP_CHECK_TIMEOUT BIT[6]
 SLOW_PLUGIN_TIMEOUT BIT[5]
 ENUMERATION_DONE BIT[4]
 VADP_CHANGE_DONE_AFTER_AUTH BIT[3]
 QC_AUTH_DONE_STATUS BIT[2]
 QC_CHARGER BIT[1]
 APSD_DTC_STATUS_DONE BIT[0]

APSD_RESULT_STATUS ADDRESS 0x0008 R
APSD_RESULT_STATUS RESET_VALUE 0xXX
 QC_DIRECT BIT[7]
 QC_3P0 BIT[6]
 QC_2P0 BIT[5]
 FLOAT_CHARGER BIT[4]
 DCP_CHARGER BIT[3]
 CDP_CHARGER BIT[2]
 OCP_CHARGER BIT[1]
 SDP_CHARGER BIT[0]

QC_CHANGE_STATUS ADDRESS 0x0009 R
QC_CHANGE_STATUS RESET_VALUE 0xXX
 QC_CHANGE_STATUS_7 BIT[7]
 QC_DIRECT BIT[6]
 QC_9V_TO_12V_REASON BIT[5]
 QC_5V_TO_9V_REASON BIT[4]
 QC_CONTINUOUS BIT[3]
 QC_12V BIT[2]
 QC_9V BIT[1]
 QC_5V BIT[0]

TYPE_C_STATUS_1 ADDRESS 0x000B R
TYPE_C_STATUS_1 RESET_VALUE 0xXX
 UFP_TYPEC_RDSTD BIT[7]
 UFP_TYPEC_RD1P5 BIT[6]
 UFP_TYPEC_RD3P0 BIT[5]
 UFP_TYPEC_FMB_255K BIT[4]
 UFP_TYPEC_FMB_301K BIT[3]
 UFP_TYPEC_FMB_523K BIT[2]
 UFP_TYPEC_FMB_619K BIT[1]
 UFP_TYPEC_OPEN_OPEN BIT[0]

TYPE_C_STATUS_2 ADDRESS 0x000C R
TYPE_C_STATUS_2 RESET_VALUE 0xXX
 DFP_RA_OPEN BIT[7]
 TIMER_STAGE BIT[6]
 EXIT_UFP_MODE BIT[5]
 EXIT_DFP_MODE BIT[4]
 DFP_RD_OPEN BIT[3]
 DFP_RD_RA_VCONN BIT[2]
 DFP_RD_RD BIT[1]
 DFP_RA_RA BIT[0]

TYPE_C_STATUS_3 ADDRESS 0x000D R
TYPE_C_STATUS_3 RESET_VALUE 0xXX
 ENABLE_BANDGAP BIT[7]
 U_USB_GROUND_NOVBUS BIT[6]
 U_USB_FLOAT_NOVBUS BIT[5]
 U_USB_GROUND BIT[4]
 U_USB_FMB1 BIT[3]
 U_USB_FLOAT1 BIT[2]
 U_USB_FMB2 BIT[1]
 U_USB_FLOAT2 BIT[0]

TYPE_C_STATUS_4 ADDRESS 0x000E R
TYPE_C_STATUS_4 RESET_VALUE 0xXX
 UFP_DFP_MODE BIT[7]
 TYPEC_VBUS_STATUS BIT[6]
 TYPEC_VBUS_ERROR_STATUS BIT[5]
 TYPEC_DEBOUNCE_DONE_STATUS BIT[4]
 TYPEC_UFP_AUDIO_ADAPT_STATUS BIT[3]
 TYPEC_VCONN_OVERCURR_STATUS BIT[2]
 CCOUT_OUT BIT[1]
 CCOUT_OUT_HIZ BIT[0]

TYPE_C_STATUS_5 ADDRESS 0x000F R
TYPE_C_STATUS_5 RESET_VALUE 0xXX
 TYPEC_STATUS_7 BIT[7]
 TRY_SOURCE_FAILED BIT[6]
 TRY_SINK_FAILED BIT[5]
 TIMER_STAGE_2 BIT[4]
 TYPEC_LEGACY_CABLE_STATUS BIT[3]
 TYPEC_NONCOMP_LEGACY_CABLE_STATUS BIT[2]
 TYPEC_TRYSOURCE_DETECT_STATUS BIT[1]
 TYPEC_TRYSINK_DETECT_STATUS BIT[0]

QC_PULSE_COUNT_STATUS_1 ADDRESS 0x0030 R
QC_PULSE_COUNT_STATUS_1 RESET_VALUE 0xXX
 QC_PULSE_COUNT_LSB BIT[7:0]

QC_PULSE_COUNT_STATUS_2 ADDRESS 0x0031 R
QC_PULSE_COUNT_STATUS_2 RESET_VALUE 0xXX
 QC_PULSE_COUNT_MSB BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 TYPE_C_OR_RID_DETECTION_CHANGE_RT_STS BIT[7]
 USBIN_ICL_CHANGE_RT_STS BIT[6]
 USBIN_SOURCE_CHANGE_RT_STS BIT[5]
 USBIN_PLUGIN_RT_STS BIT[4]
 USBIN_OV_RT_STS BIT[3]
 USBIN_UV_RT_STS BIT[2]
 USBIN_VASHDN_RT_STS BIT[1]
 USBIN_COLLAPSE_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0xFF
 TYPE_C_OR_RID_DETECTION_CHANGE_TYPE BIT[7]
 USBIN_ICL_CHANGE_TYPE BIT[6]
 USBIN_SOURCE_CHANGE_TYPE BIT[5]
 USBIN_PLUGIN_TYPE BIT[4]
 USBIN_OV_TYPE BIT[3]
 USBIN_UV_TYPE BIT[2]
 USBIN_VASHDN_TYPE BIT[1]
 USBIN_COLLAPSE_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0xFF
 TYPE_C_OR_RID_DETECTION_CHANGE_HIGH BIT[7]
 USBIN_ICL_CHANGE_HIGH BIT[6]
 USBIN_SOURCE_CHANGE_HIGH BIT[5]
 USBIN_PLUGIN_HIGH BIT[4]
 USBIN_OV_HIGH BIT[3]
 USBIN_UV_HIGH BIT[2]
 USBIN_VASHDN_HIGH BIT[1]
 USBIN_COLLAPSE_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x1F
 TYPE_C_OR_RID_DETECTION_CHANGE_LOW BIT[7]
 USBIN_ICL_CHANGE_LOW BIT[6]
 USBIN_SOURCE_CHANGE_LOW BIT[5]
 USBIN_PLUGIN_LOW BIT[4]
 USBIN_OV_LOW BIT[3]
 USBIN_UV_LOW BIT[2]
 USBIN_VASHDN_LOW BIT[1]
 USBIN_COLLAPSE_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 TYPE_C_OR_RID_DETECTION_CHANGE_LATCHED_CLR BIT[7]
 USBIN_ICL_CHANGE_LATCHED_CLR BIT[6]
 USBIN_SOURCE_CHANGE_LATCHED_CLR BIT[5]
 USBIN_PLUGIN_LATCHED_CLR BIT[4]
 USBIN_OV_LATCHED_CLR BIT[3]
 USBIN_UV_LATCHED_CLR BIT[2]
 USBIN_VASHDN_LATCHED_CLR BIT[1]
 USBIN_COLLAPSE_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 TYPE_C_OR_RID_DETECTION_CHANGE_EN_SET BIT[7]
 USBIN_ICL_CHANGE_EN_SET BIT[6]
 USBIN_SOURCE_CHANGE_EN_SET BIT[5]
 USBIN_PLUGIN_EN_SET BIT[4]
 USBIN_OV_EN_SET BIT[3]
 USBIN_UV_EN_SET BIT[2]
 USBIN_VASHDN_EN_SET BIT[1]
 USBIN_COLLAPSE_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 TYPE_C_OR_RID_DETECTION_CHANGE_EN_CLR BIT[7]
 USBIN_ICL_CHANGE_EN_CLR BIT[6]
 USBIN_SOURCE_CHANGEL_EN_CLR BIT[5]
 USBIN_PLUGIN_EN_CLR BIT[4]
 USBIN_OV_EN_CLR BIT[3]
 USBIN_UV_EN_CLR BIT[2]
 USBIN_VASHDN_EN_CLR BIT[1]
 USBIN_COLLAPSE_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
 TYPE_C_OR_RID_DETECTION_CHANGE_LATCHED_STS BIT[7]
 USBIN_ICL_CHANGE_LATCHED_STS BIT[6]
 USBIN_SOURCE_CHANGE_LATCHED_STS BIT[5]
 USBIN_PLUGIN_LATCHED_STS BIT[4]
 USBIN_OV_LATCHED_STS BIT[3]
 USBIN_UV_LATCHED_STS BIT[2]
 USBIN_VASHDN_LATCHED_STS BIT[1]
 USBIN_COLLAPSE_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
 TYPE_C_OR_RID_DETECTION_CHANGE_PENDING_STS BIT[7]
 USBIN_ICL_CHANGE_PENDING_STS BIT[6]
 USBIN_SOURCE_CHANGE_PENDING_STS BIT[5]
 USBIN_PLUGIN_PENDING_STS BIT[4]
 USBIN_OV_PENDING_STS BIT[3]
 USBIN_UV_PENDING_STS BIT[2]
 USBIN_VASHDN_PENDING_STS BIT[1]
 USBIN_COLLAPSE_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 TYPE_C_OR_RID_DETECTION_CHANGE_VAL BIT[7]
 USBIN_ICL_CHANGE_VAL BIT[6]
 USBIN_SOURCE_CHANGE_VAL BIT[5]
 USBIN_PLUGIN_VAL BIT[4]
 USBIN_OV_VAL BIT[3]
 USBIN_UV_VAL BIT[2]
 USBIN_VASHDN_VAL BIT[1]
 USBIN_COLLAPSE_VAL BIT[0]

CMD_IL ADDRESS 0x0040 RW
CMD_IL RESET_VALUE 0x00
 BAT_2_SYS_FET_DIS BIT[1]
 USBIN_SUSPEND BIT[0]

CMD_APSD ADDRESS 0x0041 W
CMD_APSD RESET_VALUE 0x00
 ICL_OVERRIDE BIT[1]
 APSD_RERUN BIT[0]

CMD_HVDCP_2 ADDRESS 0x0043 W
CMD_HVDCP_2 RESET_VALUE 0x00
 RESTART_AICL BIT[7]
 TRIGGER_AICL BIT[6]
 FORCE_12V BIT[5]
 FORCE_9V BIT[4]
 FORCE_5V BIT[3]
 IDLE BIT[2]
 SINGLE_DECREMENT BIT[1]
 SINGLE_INCREMENT BIT[0]

CMD_QC_DIRECT ADDRESS 0x0044 W
CMD_QC_DIRECT RESET_VALUE 0x00
 FORCE_QC_DIRECT_ADAPTER BIT[7]
 FORCE_ICL_500MA BIT[6]
 FORCE_DIRECT BIT[2]
 SINGLE_DECREMENT BIT[1]
 SINGLE_INCREMENT BIT[0]

TYPE_C_CFG ADDRESS 0x0058 RW
TYPE_C_CFG RESET_VALUE 0x6A
 APSD_START_ON_CC BIT[7]
  APSD_START_AFTER_VBUS_DEGLITCH VALUE 0x0
  APSD_START_AFTER_VBUS_AND_CC_DEGLITCH VALUE 0x1
 WAIT_FOR_APSD BIT[6]
  APSD_NO_WAIT VALUE 0x0
  APSD_WAIT VALUE 0x1
 FACTORY_MODE_DETECTION_EN BIT[5]
  TYPEC_FACTORY_MODE_NOT_DETECTABLE VALUE 0x0
  TYPEC_FACTORY_MODE_DETECTABLE VALUE 0x1
 FACTORY_MODE_ICL_3A_4A BIT[4]
  RID_TYPEC_FACTORY_MODE_ICL_3A VALUE 0x0
  RID_TYPEC_FACTORY_MODE_ICL_4A VALUE 0x1
 FACTORY_MODE_DIS_CHGING_CFG BIT[3]
  RID_TYPEC_FACTORY_MODE_NORMAL_CHG_CONTROL VALUE 0x0
  RID_TYPEC_FACTORY_MODE_DISABLE_CHARGING VALUE 0x1
 SUSPEND_NON_COMPLIANT_CFG BIT[2]
  NON_COMPLIANT_TYPEC_CHARGER_NORMAL_OPERATION VALUE 0x0
  NON_COMPLIANT_TYPEC_CHARGER_SUSPEND VALUE 0x1
 VCONN_OC_CFG BIT[1]
  TYPEC_VCONN_OC_DIS_AND_WAIT_FOR_OPEN VALUE 0x0
  TYPEC_VCONN_OC_TERMINATE VALUE 0x1
 TYPE_C_OR_U_USB BIT[0]
  TYPEC_CONNECTOR VALUE 0x0
  MICRO_USB_CONNECTOR VALUE 0x1

TYPE_C_CFG_2 ADDRESS 0x0059 RW
TYPE_C_CFG_2 RESET_VALUE 0x01
 TYPE_C_DFP_CURRSRC_MODE BIT[7]
  TYPEC_DFP_CURRSRC_LOCK_TCCDEBOUNCE VALUE 0x0
  TYPEC_DFP_CURRSRC_LOCK_TPDDEBOUNCE VALUE 0x1
 DFP_CC_1P4V_OR_1P6V_CHICKEN_BIT BIT[6]
  DFP_CC_1P4V_CHICKEN_BIT VALUE 0x0
  DFP_CC_1P6V_CHICKEN_BIT VALUE 0x1
 VCONN_SOFTSTART_CFG BIT[5:4]
 EN_TRY_SOURCE_MODE BIT[3]
  TYPEC_TRYSOURCE_DISABLED VALUE 0x0
  TYPEC_TRYSOURCE_ENABLED VALUE 0x1
 USB_FACTORY_MODE_ENABLE BIT[2]
  U_USB_FACTORY_MODE_DISABLED VALUE 0x0
  U_USB_FACTORY_MODE_ENABLED VALUE 0x1
 TYPE_C_UFP_MODE BIT[1]
  TYPEC_UFP_CRUDE_SENSOR_METHOD VALUE 0x0
  TYPEC_UFP_CONSERVATIVE_METHOD VALUE 0x1
 EN_80UA_180UA_CUR_SOURCE BIT[0]
  TYPEC_80UA_CURRENT_SOURCE VALUE 0x0
  TYPEC_180UA_CURRENT_SOURCE VALUE 0x1

TYPE_C_CFG_3 ADDRESS 0x005A RW
TYPE_C_CFG_3 RESET_VALUE 0x7F
 TVBUS_DEBOUNCE BIT[7]
  TVBUS_DEBOUNCE_275MS VALUE 0x0
  TVBUS_DEBOUNCE_500MS VALUE 0x1
 TYPEC_LEGACY_CABLE_INT_EN BIT[6]
  TYPEC_LEGACY_CABLE_INT_DIS VALUE 0x0
  TYPEC_LEGACY_CABLE_INT_EN VALUE 0x1
 TYPEC_NONCOMPLIANT_LEGACY_CABLE_INT_EN BIT[5]
  TYPEC_NONCOMP_LEGACY_CABLE_INT_DIS VALUE 0x0
  TYPEC_NONCOMP_LEGACY_CABLE_INT_EN VALUE 0x1
 TYPEC_TRYSOURCE_DETECT_INT_EN BIT[4]
  TYPEC_TRYSOURCE_INT_DIS VALUE 0x0
  TYPEC_TRYSOURCE_INT_EN VALUE 0x1
 TYPEC_TRYSINK_DETECT_INT_EN BIT[3]
  TYPEC_TRYSINK_INT_DIS VALUE 0x0
  TYPEC_TRYSINK_INT_EN VALUE 0x1
 EN_TRY_SINK_MODE BIT[2]
  TYPEC_TRYSINK_DISABLED VALUE 0x0
  TYPEC_TRYSINK_ENABLED VALUE 0x1
 EN_LEGACY_CABLE_DETECTION BIT[1]
  DIS_LEGACY_CABLE_DETECTION VALUE 0x0
  EN_LEGACY_CABLE_DETECTION VALUE 0x1
 ALLOW_PD_DURING_UFP_TCCDB BIT[0]
  PD_RESETS_TCCDB VALUE 0x0
  PD_NOT_RESETS_TCCDB VALUE 0x1

HVDCP_PULSE_COUNT_MAX ADDRESS 0x005B RW
HVDCP_PULSE_COUNT_MAX RESET_VALUE 0x54
 HVDCP_PULSE_COUNT_MAX_QC2P0 BIT[7:6]
 HVDCP_PULSE_COUNT_MAX_QC3P0 BIT[5:0]

HVDCP_PULSE_COUNT_MAX_2 ADDRESS 0x005C RW
HVDCP_PULSE_COUNT_MAX_2 RESET_VALUE 0x32
 HVDCP_PULSE_COUNT_MAX_QC_DIRECT BIT[7:0]

USBIN_ADAPTER_ALLOW_CFG ADDRESS 0x0060 RW
USBIN_ADAPTER_ALLOW_CFG RESET_VALUE 0x07
 USBIN_ADAPTER_ALLOW BIT[3:0]
  USBIN_ADAPTER_ALLOW_5V VALUE 0x0
  USBIN_ADAPTER_ALLOW_9V VALUE 0x2
  USBIN_ADAPTER_ALLOW_5V_OR_9V VALUE 0x3
  USBIN_ADAPTER_ALLOW_12V VALUE 0x4
  USBIN_ADAPTER_ALLOW_5V_OR_12V VALUE 0x5
  USBIN_ADAPTER_ALLOW_9V_TO_12V VALUE 0x6
  USBIN_ADAPTER_ALLOW_5V_OR_9V_TO_12V VALUE 0x7
  USBIN_ADAPTER_ALLOW_5V_TO_9V VALUE 0x8
  USBIN_ADAPTER_ALLOW_5V_TO_12V VALUE 0xC

USBIN_OPTIONS_1_CFG ADDRESS 0x0062 RW
USBIN_OPTIONS_1_CFG RESET_VALUE 0x7D
 CABLE_R_SEL BIT[7]
  CABLE_RESISTANCE_LESS_THAN_400_OHMS VALUE 0x0
  CABLE_RESISTANCE_GREATER_THAN_400_OHMS VALUE 0x1
 HVDCP_AUTH_ALG_EN_CFG BIT[6]
  HVDCP_AUTH_DIS VALUE 0x0
  HVDCP_AUTH_EN VALUE 0x1
 HVDCP_AUTONOMOUS_MODE_EN_CFG BIT[5]
  AUTO_INC_BY_COMMAND VALUE 0x0
  AUTO_INC_ENABLED VALUE 0x1
 INPUT_PRIORITY BIT[4]
  DCIN_PRIORITY VALUE 0x0
  USBIN_PRIORITY VALUE 0x1
 AUTO_SRC_DETECT BIT[3]
  AUTO_SRC_DETECT_DISABLED VALUE 0x0
  AUTO_SRC_DETECT_ENABLED VALUE 0x1
 HVDCP_EN BIT[2]
  HVDCP_DISABLE VALUE 0x0
  HVDCP_ENABLE VALUE 0x1
 TIMER_STAGE_CHICKEN_BIT BIT[1]
  TIMER_STAGE_CHICKEN_BIT_0 VALUE 0x0
  TIMER_STAGE_CHICKEN_BIT_1 VALUE 0x1
 VADP_TAPER_TIMER_EN BIT[0]

USBIN_OPTIONS_2_CFG ADDRESS 0x0063 RW
USBIN_OPTIONS_2_CFG RESET_VALUE 0x38
 WIPWR_RST_EUD_CFG BIT[7]
 SWITCHER_START_CFG BIT[6]
 DCD_TIMEOUT_SEL BIT[5]
 OCD_CURRENT_SEL BIT[4]
 SLOW_PLUGIN_TIMER_EN_CFG BIT[3]
 FLOAT_DIS_CHGING_CFG BIT[2]
 SUSPEND_FLOAT_CFG BIT[1]
 FORCE_FLOAT_SDP_CFG BIT[0]

TAPER_TIMER_SEL_CFG ADDRESS 0x0064 RW
TAPER_TIMER_SEL_CFG RESET_VALUE 0x15
 TYPEC_SPARE_CFG BIT[7]
 TYPEC_VBUS_1V_VS_3P6V_THRESH BIT[6]
  TYPEC_VBUS_1V_THRESHOLD VALUE 0x0
  TYPEC_VBUS_3P6V_THRESHOLD VALUE 0x1
 TYPEC_DRP_DFP_TIME_CFG BIT[5]
  TYPEC_DRP_DFP_TIME_REDUCED VALUE 0x0
  TYPEC_DRP_DFP_TIME_NOT_REDUCED VALUE 0x1
 HVDCP_DIS_NON_COMP_CFG BIT[4]
 FM_START_DEBOUNCE BIT[3:2]
  FM_START_DEBOUNCE_120MS VALUE 0x0
  FM_START_DEBOUNCE_500MS VALUE 0x1
  FM_START_DEBOUNCE_800MS VALUE 0x2
  FM_START_DEBOUNCE_1500MS VALUE 0x3
 TAPER_TIMER_SEL BIT[1:0]

USBIN_LOAD_CFG ADDRESS 0x0065 RW
USBIN_LOAD_CFG RESET_VALUE 0xA5
 USBIN_OV_CH_LOAD_OPTION BIT[7]
  DO_NOT_DISABLE_USBIN_PATH_ON_DCIN_OV VALUE 0x0
  DISABLE_USBIN_PATH_ON_DCIN_OV VALUE 0x1
 ENABLE_AICL_RERUN_QC_INC BIT[6]
 USE_BC_ICL_CFG BIT[5]
 ICL_OVERRIDE_AFTER_APSD BIT[4]
 USBIN_AICL_STEP_TIMING_SEL BIT[3:2]
 USBIN_IN_COLLAPSE_GF_SEL BIT[1:0]

USBIN_ICL_OPTIONS ADDRESS 0x0066 RW
USBIN_ICL_OPTIONS RESET_VALUE 0x02
 CFG_USB3P0_SEL BIT[2]
  USB_2P0_SEL VALUE 0x0
  USB_3P0_SEL VALUE 0x1
 USB51_MODE BIT[1]
  USB_100_MODE VALUE 0x0
  USB_500_MODE VALUE 0x1
 USBIN_MODE_CHG BIT[0]
  USB_100_OR_500_MODE VALUE 0x0
  USB_HIGH_CURRENT_MODE VALUE 0x1

TYPE_C_INTRPT_ENB ADDRESS 0x0067 RW
TYPE_C_INTRPT_ENB RESET_VALUE 0xFF
 TYPEC_CCOUT_DETACH_INT_EN BIT[7]
  TYPEC_CCOUT_DETACH_INT_DISABLE VALUE 0x0
  TYPEC_CCOUT_DETACH_INT_ENABLE VALUE 0x1
 TYPEC_CCOUT_ATTACH_INT_EN BIT[6]
  TYPEC_CCOUT_ATTACH_INT_DISABLE VALUE 0x0
  TYPEC_CCOUT_ATTACH_INT_ENABLE VALUE 0x1
 TYPEC_VBUS_ERROR_INT_EN BIT[5]
  TYPEC_VBUS_ERROR_INT_DISABLE VALUE 0x0
  TYPEC_VBUS_ERROR_INT_ENABLE VALUE 0x1
 TYPEC_UFP_AUDIOADAPT_INT_EN BIT[4]
  TYPEC_AUDIOADAPTER_UFP_INT_DISABLE VALUE 0x0
  TYPEC_AUDIOADAPTER_UFP_INT_ENABLE VALUE 0x1
 TYPEC_DEBOUNCE_DONE_INT_EN BIT[3]
  TYPEC_TCCDEBOUNCE_DONE_INT_DISABLE VALUE 0x0
  TYPEC_TCCDEBOUNCE_DONE_INT_ENABLE VALUE 0x1
 TYPEC_CCSTATE_CHANGE_INT_EN BIT[2]
  TYPEC_CCSTATE_CHANGE_INT_DISABLE VALUE 0x0
  TYPEC_CCSTATE_CHANGE_INT_ENABLE VALUE 0x1
 TYPEC_VBUS_DEASSERT_INT_EN BIT[1]
  TYPEC_VBUS_DEASSERT_INT_DISABLE VALUE 0x0
  TYPEC_VBUS_DEASSERT_INT_ENABLE VALUE 0x1
 TYPEC_VBUS_ASSERT_INT_EN BIT[0]
  TYPEC_VBUS_ASSERT_INT_DISABLE VALUE 0x0
  TYPEC_VBUS_ASSERT_INT_ENABLE VALUE 0x1

TYPE_C_INTRPT_ENB_SOFTWARE_CTRL ADDRESS 0x0068 RW
TYPE_C_INTRPT_ENB_SOFTWARE_CTRL RESET_VALUE 0x24
 EXIT_SNK_BASED_ON_CC BIT[7]
  EXIT_SNK_BASED_ON_CC_DIS VALUE 0x0
  EXIT_SNK_BASED_ON_CC_EN VALUE 0x1
 VCONN_EN_ORIENTATION BIT[6]
  TYPEC_VCONN_EN_SW_CC1 VALUE 0x0
  TYPEC_VCONN_EN_SW_CC2 VALUE 0x1
 TYPEC_VCONN_OVERCURR_INT_EN BIT[5]
  TYPEC_VCONN_OC_INT_DISABLE VALUE 0x0
  TYPEC_VCONN_OC_INT_ENABLE VALUE 0x1
 VCONN_EN_SRC BIT[4]
  TYPEC_VCONN_EN_SRC_HW VALUE 0x0
  TYPEC_VCONN_EN_SRC_SW VALUE 0x1
 VCONN_EN_VALUE BIT[3]
  TYPEC_VCONN_DISABLE_SW VALUE 0x0
  TYPEC_VCONN_ENABLE_SW VALUE 0x1
 SNK_EN_CMD BIT[2]
  TYPEC_SNK_EN_CMD_DISABLED VALUE 0x0
  TYPEC_SNK_EN_CMD_ENABLED VALUE 0x1
 SRC_EN_CMD BIT[1]
  TYPEC_SRC_EN_CMD_DISABLED VALUE 0x0
  TYPEC_SRC_EN_CMD_ENABLED VALUE 0x1
 TYPEC_DISABLE_CMD BIT[0]
  TYPEC_DISABLE_CMD_DISABLED VALUE 0x0
  TYPEC_DISABLE_CMD_ENABLED VALUE 0x1

USBIN_SOURCE_CHANGE_INTRPT_ENB ADDRESS 0x0069 RW
USBIN_SOURCE_CHANGE_INTRPT_ENB RESET_VALUE 0x7F
 HVDCP_TIMEOUT_IRQ_EN_CFG BIT[6]
  HVDCP_TIMEOUT_INT_DISABLE VALUE 0x0
  HVDCP_TIMEOUT_INT_ENABLE VALUE 0x1
 SLOW_IRQ_EN_CFG BIT[5]
  SLOW_PLUGIN_INT_DISABLE VALUE 0x0
  SLOW_PLUGIN_INT_ENABLE VALUE 0x1
 ENUMERATION_IRQ_EN_CFG BIT[4]
  ENUM_INT_DISABLE VALUE 0x0
  ENUM_INT_ENABLE VALUE 0x1
 VADP_IRQ_EN_CFG BIT[3]
  ADAPTER_VOLT_CHANGE_INT_DISABLE VALUE 0x0
  ADAPTER_VOLT_CHANGE_INT_ENABLE VALUE 0x1
 AUTH_IRQ_EN_CFG BIT[2]
  AUTHENTICATION_ALG_INT_DISABLE VALUE 0x0
  AUTHENTICATION_ALG_INT_ENABLE VALUE 0x1
 HVDCP_IRQ_EN_CFG BIT[1]
  HVDCP_DETECTION_INT_DISABLE VALUE 0x0
  HVDCP_DETECTION_INT_ENABLE VALUE 0x1
 APSD_IRQ_EN_CFG BIT[0]
  APSD_COMPLETE_INT_DISABLE VALUE 0x0
  APSD_COMPLETE_INT_ENABLE VALUE 0x1

USBIN_CURRENT_LIMIT_CFG ADDRESS 0x0070 RW
USBIN_CURRENT_LIMIT_CFG RESET_VALUE 0x3C
 USBIN_CURRENT_LIMIT BIT[7:0]
  USBIN_IL_0MA VALUE 0x00
  USBIN_IL_25MA VALUE 0x01
  USBIN_IL_50MA VALUE 0x02
  USBIN_IL_75MA VALUE 0x03
  USBIN_IL_100MA VALUE 0x04
  USBIN_IL_125MA VALUE 0x05
  USBIN_IL_150MA VALUE 0x06
  USBIN_IL_175MA VALUE 0x07
  USBIN_IL_200MA VALUE 0x08
  USBIN_IL_225MA VALUE 0x09
  USBIN_IL_250MA VALUE 0x0A
  USBIN_IL_275MA VALUE 0x0B
  USBIN_IL_300MA VALUE 0x0C
  USBIN_IL_325MA VALUE 0x0D
  USBIN_IL_350MA VALUE 0x0E
  USBIN_IL_375MA VALUE 0x0F
  USBIN_IL_400MA VALUE 0x10
  USBIN_IL_425MA VALUE 0x11
  USBIN_IL_450MA VALUE 0x12
  USBIN_IL_475MA VALUE 0x13
  USBIN_IL_500MA VALUE 0x14
  USBIN_IL_525MA VALUE 0x15
  USBIN_IL_550MA VALUE 0x16
  USBIN_IL_575MA VALUE 0x17
  USBIN_IL_600MA VALUE 0x18
  USBIN_IL_625MA VALUE 0x19
  USBIN_IL_650MA VALUE 0x1A
  USBIN_IL_675MA VALUE 0x1B
  USBIN_IL_700MA VALUE 0x1C
  USBIN_IL_725MA VALUE 0x1D
  USBIN_IL_750MA VALUE 0x1E
  USBIN_IL_775MA VALUE 0x1F
  USBIN_IL_800MA VALUE 0x20
  USBIN_IL_825MA VALUE 0x21
  USBIN_IL_850MA VALUE 0x22
  USBIN_IL_875MA VALUE 0x23
  USBIN_IL_900MA VALUE 0x24
  USBIN_IL_925MA VALUE 0x25
  USBIN_IL_950MA VALUE 0x26
  USBIN_IL_975MA VALUE 0x27
  USBIN_IL_1000MA VALUE 0x28
  USBIN_IL_1025MA VALUE 0x29
  USBIN_IL_1050MA VALUE 0x2A
  USBIN_IL_1075MA VALUE 0x2B
  USBIN_IL_1100MA VALUE 0x2C
  USBIN_IL_1125MA VALUE 0x2D
  USBIN_IL_1150MA VALUE 0x2E
  USBIN_IL_1175MA VALUE 0x2F
  USBIN_IL_1200MA VALUE 0x30
  USBIN_IL_1225MA VALUE 0x31
  USBIN_IL_1250MA VALUE 0x32
  USBIN_IL_1275MA VALUE 0x33
  USBIN_IL_1300MA VALUE 0x34
  USBIN_IL_1325MA VALUE 0x35
  USBIN_IL_1350MA VALUE 0x36
  USBIN_IL_1375MA VALUE 0x37
  USBIN_IL_1400MA VALUE 0x38
  USBIN_IL_1425MA VALUE 0x39
  USBIN_IL_1450MA VALUE 0x3A
  USBIN_IL_1475MA VALUE 0x3B
  USBIN_IL_1500MA VALUE 0x3C
  USBIN_IL_1525MA VALUE 0x3D
  USBIN_IL_1550MA VALUE 0x3E
  USBIN_IL_1575MA VALUE 0x3F
  USBIN_IL_1600MA VALUE 0x40
  USBIN_IL_1625MA VALUE 0x41
  USBIN_IL_1650MA VALUE 0x42
  USBIN_IL_1675MA VALUE 0x43
  USBIN_IL_1700MA VALUE 0x44
  USBIN_IL_1725MA VALUE 0x45
  USBIN_IL_1750MA VALUE 0x46
  USBIN_IL_1775MA VALUE 0x47
  USBIN_IL_1800MA VALUE 0x48
  USBIN_IL_1825MA VALUE 0x49
  USBIN_IL_1850MA VALUE 0x4A
  USBIN_IL_1875MA VALUE 0x4B
  USBIN_IL_1900MA VALUE 0x4C
  USBIN_IL_1925MA VALUE 0x4D
  USBIN_IL_1950MA VALUE 0x4E
  USBIN_IL_1975MA VALUE 0x4F
  USBIN_IL_2000MA VALUE 0x50
  USBIN_IL_2025MA VALUE 0x51
  USBIN_IL_2050MA VALUE 0x52
  USBIN_IL_2075MA VALUE 0x53
  USBIN_IL_2100MA VALUE 0x54
  USBIN_IL_2125MA VALUE 0x55
  USBIN_IL_2150MA VALUE 0x56
  USBIN_IL_2175MA VALUE 0x57
  USBIN_IL_2200MA VALUE 0x58
  USBIN_IL_2225MA VALUE 0x59
  USBIN_IL_2250MA VALUE 0x5A
  USBIN_IL_2275MA VALUE 0x5B
  USBIN_IL_2300MA VALUE 0x5C
  USBIN_IL_2325MA VALUE 0x5D
  USBIN_IL_2350MA VALUE 0x5E
  USBIN_IL_2375MA VALUE 0x5F
  USBIN_IL_2400MA VALUE 0x60
  USBIN_IL_2425MA VALUE 0x61
  USBIN_IL_2450MA VALUE 0x62
  USBIN_IL_2475MA VALUE 0x63
  USBIN_IL_2500MA VALUE 0x64
  USBIN_IL_2525MA VALUE 0x65
  USBIN_IL_2550MA VALUE 0x66
  USBIN_IL_2575MA VALUE 0x67
  USBIN_IL_2600MA VALUE 0x68
  USBIN_IL_2625MA VALUE 0x69
  USBIN_IL_2650MA VALUE 0x6A
  USBIN_IL_2675MA VALUE 0x6B
  USBIN_IL_2700MA VALUE 0x6C
  USBIN_IL_2725MA VALUE 0x6D
  USBIN_IL_2750MA VALUE 0x6E
  USBIN_IL_2775MA VALUE 0x6F
  USBIN_IL_2800MA VALUE 0x70
  USBIN_IL_2825MA VALUE 0x71
  USBIN_IL_2850MA VALUE 0x72
  USBIN_IL_2875MA VALUE 0x73
  USBIN_IL_2900MA VALUE 0x74
  USBIN_IL_2925MA VALUE 0x75
  USBIN_IL_2950MA VALUE 0x76
  USBIN_IL_2975MA VALUE 0x77
  USBIN_IL_3000MA VALUE 0x78
  USBIN_IL_3025MA VALUE 0x79
  USBIN_IL_3050MA VALUE 0x7A
  USBIN_IL_3075MA VALUE 0x7B
  USBIN_IL_3100MA VALUE 0x7C
  USBIN_IL_3125MA VALUE 0x7D
  USBIN_IL_3150MA VALUE 0x7E
  USBIN_IL_3175MA VALUE 0x7F
  USBIN_IL_3200MA VALUE 0x80
  USBIN_IL_3225MA VALUE 0x81
  USBIN_IL_3250MA VALUE 0x82
  USBIN_IL_3275MA VALUE 0x83
  USBIN_IL_3300MA VALUE 0x84
  USBIN_IL_3325MA VALUE 0x85
  USBIN_IL_3350MA VALUE 0x86
  USBIN_IL_3375MA VALUE 0x87
  USBIN_IL_3400MA VALUE 0x88
  USBIN_IL_3425MA VALUE 0x89
  USBIN_IL_3450MA VALUE 0x8A
  USBIN_IL_3475MA VALUE 0x8B
  USBIN_IL_3500MA VALUE 0x8C
  USBIN_IL_3525MA VALUE 0x8D
  USBIN_IL_3550MA VALUE 0x8E
  USBIN_IL_3575MA VALUE 0x8F
  USBIN_IL_3600MA VALUE 0x90
  USBIN_IL_3625MA VALUE 0x91
  USBIN_IL_3650MA VALUE 0x92
  USBIN_IL_3675MA VALUE 0x93
  USBIN_IL_3700MA VALUE 0x94
  USBIN_IL_3725MA VALUE 0x95
  USBIN_IL_3750MA VALUE 0x96
  USBIN_IL_3775MA VALUE 0x97
  USBIN_IL_3800MA VALUE 0x98
  USBIN_IL_3825MA VALUE 0x99
  USBIN_IL_3850MA VALUE 0x9A
  USBIN_IL_3875MA VALUE 0x9B
  USBIN_IL_3900MA VALUE 0x9C
  USBIN_IL_3925MA VALUE 0x9D
  USBIN_IL_3950MA VALUE 0x9E
  USBIN_IL_3975MA VALUE 0x9F
  USBIN_IL_4000MA VALUE 0xA0
  USBIN_IL_4025MA VALUE 0xA1
  USBIN_IL_4050MA VALUE 0xA2
  USBIN_IL_4075MA VALUE 0xA3
  USBIN_IL_4100MA VALUE 0xA4
  USBIN_IL_4125MA VALUE 0xA5
  USBIN_IL_4150MA VALUE 0xA6
  USBIN_IL_4175MA VALUE 0xA7
  USBIN_IL_4200MA VALUE 0xA8
  USBIN_IL_4225MA VALUE 0xA9
  USBIN_IL_4250MA VALUE 0xAA
  USBIN_IL_4275MA VALUE 0xAB
  USBIN_IL_4300MA VALUE 0xAC
  USBIN_IL_4325MA VALUE 0xAD
  USBIN_IL_4350MA VALUE 0xAE
  USBIN_IL_4375MA VALUE 0xAF
  USBIN_IL_4400MA VALUE 0xB0
  USBIN_IL_4425MA VALUE 0xB1
  USBIN_IL_4450MA VALUE 0xB2
  USBIN_IL_4475MA VALUE 0xB3
  USBIN_IL_4500MA VALUE 0xB4
  USBIN_IL_4525MA VALUE 0xB5
  USBIN_IL_4550MA VALUE 0xB6
  USBIN_IL_4575MA VALUE 0xB7
  USBIN_IL_4600MA VALUE 0xB8
  USBIN_IL_4625MA VALUE 0xB9
  USBIN_IL_4650MA VALUE 0xBA
  USBIN_IL_4675MA VALUE 0xBB
  USBIN_IL_4700MA VALUE 0xBC
  USBIN_IL_4725MA VALUE 0xBD
  USBIN_IL_4750MA VALUE 0xBE
  USBIN_IL_4775MA VALUE 0xBF
  USBIN_IL_4800MA VALUE 0xC0
  USBIN_IL_4825MA VALUE 0xC1
  USBIN_IL_4850MA VALUE 0xC2
  USBIN_IL_4875MA VALUE 0xC3
  USBIN_IL_4900MA VALUE 0xC4
  USBIN_IL_4925MA VALUE 0xC5
  USBIN_IL_4950MA VALUE 0xC6
  USBIN_IL_4975MA VALUE 0xC7
  USBIN_IL_5000MA VALUE 0xC8

USBIN_AICL_OPTIONS_CFG ADDRESS 0x0080 RW
USBIN_AICL_OPTIONS_CFG RESET_VALUE 0xC4
 SUSPEND_ON_COLLAPSE_USBIN BIT[7]
  USBIN_DOES_NOT_SUSPEND_ON_COLLAPSE VALUE 0x0
  USBIN_SUSPENDS_ON_COLLAPSE VALUE 0x1
 USBIN_AICL_HDC_EN BIT[6]
  USBIN_AICL_HDC_DISABLED VALUE 0x0
  USBIN_AICL_HDC_ENABLED VALUE 0x1
 USBIN_AICL_START_AT_MAX BIT[5]
  USBIN_AICL_DOES_NOT_START_AT_MAX VALUE 0x0
  USBIN_AICL_STARTS_AT_MAX VALUE 0x1
 USBIN_AICL_RERUN_EN BIT[4]
  USBIN_AICL_RERUN_DISABLED VALUE 0x0
  USBIN_AICL_RERUN_ENABLED VALUE 0x1
 USBIN_AICL_ADC_EN BIT[3]
  USBIN_AICL_ADC_DISABLED VALUE 0x0
  USBIN_AICL_ADC_ENABLED VALUE 0x1
 USBIN_AICL_EN BIT[2]
  USBIN_AICL_DISABLED VALUE 0x0
  USBIN_AICL_ENABLED VALUE 0x1
 USBIN_HV_COLLAPSE_RESPONSE BIT[1]
  USBIN_COLLAPSE_HV_FET_ON VALUE 0x0
  USBIN_COLLAPSE_HV_FET_OFF VALUE 0x1
 USBIN_LV_COLLAPSE_RESPONSE BIT[0]
  USBIN_COLLAPSE_LV_FET_ON VALUE 0x0
  USBIN_COLLAPSE_LV_FET_OFF VALUE 0x1

USBIN_5V_AICL_THRESHOLD_CFG ADDRESS 0x0081 RW
USBIN_5V_AICL_THRESHOLD_CFG RESET_VALUE 0x00
 USBIN_5V_AICL_THRESHOLD_CFG BIT[2:0]
  USBIN_5V_AICL_THRESHOLD_4P0V VALUE 0x0
  USBIN_5V_AICL_THRESHOLD_4P1V VALUE 0x1
  USBIN_5V_AICL_THRESHOLD_4P2V VALUE 0x2
  USBIN_5V_AICL_THRESHOLD_4P3V VALUE 0x3
  USBIN_5V_AICL_THRESHOLD_4P4V VALUE 0x4
  USBIN_5V_AICL_THRESHOLD_4P5V VALUE 0x5
  USBIN_5V_AICL_THRESHOLD_4P6V VALUE 0x6
  USBIN_5V_AICL_THRESHOLD_4P7V VALUE 0x7

USBIN_9V_AICL_THRESHOLD_CFG ADDRESS 0x0082 RW
USBIN_9V_AICL_THRESHOLD_CFG RESET_VALUE 0x00
 USBIN_9V_AICL_THRESHOLD_CFG BIT[2:0]
  USBIN_9V_AICL_THRESHOLD_7P2V VALUE 0x0
  USBIN_9V_AICL_THRESHOLD_7P4V VALUE 0x1
  USBIN_9V_AICL_THRESHOLD_7P6V VALUE 0x2
  USBIN_9V_AICL_THRESHOLD_7P8V VALUE 0x3
  USBIN_9V_AICL_THRESHOLD_8P0V VALUE 0x4
  USBIN_9V_AICL_THRESHOLD_8P2V VALUE 0x5
  USBIN_9V_AICL_THRESHOLD_8P4V VALUE 0x6
  USBIN_9V_AICL_THRESHOLD_8P6V VALUE 0x7

USBIN_12V_AICL_THRESHOLD_CFG ADDRESS 0x0083 RW
USBIN_12V_AICL_THRESHOLD_CFG RESET_VALUE 0x00
 USBIN_12V_AICL_THRESHOLD_CFG BIT[2:0]
  USBIN_12V_AICL_THRESHOLD_10P2V VALUE 0x0
  USBIN_12V_AICL_THRESHOLD_10P4V VALUE 0x1
  USBIN_12V_AICL_THRESHOLD_10P6V VALUE 0x2
  USBIN_12V_AICL_THRESHOLD_10P8V VALUE 0x3
  USBIN_12V_AICL_THRESHOLD_11P0V VALUE 0x4
  USBIN_12V_AICL_THRESHOLD_11P2V VALUE 0x5
  USBIN_12V_AICL_THRESHOLD_11P4V VALUE 0x6
  USBIN_12V_AICL_THRESHOLD_11P6V VALUE 0x7

USBIN_CONT_AICL_THRESHOLD_CFG ADDRESS 0x0084 RW
USBIN_CONT_AICL_THRESHOLD_CFG RESET_VALUE 0x00
 USBIN_CONT_AICL_THRESHOLD_CFG BIT[5:0]
  USBIN_CONT_AICL_THRESHOLD_4P0V VALUE 0x00
  USBIN_CONT_AICL_THRESHOLD_4P1V VALUE 0x01
  USBIN_CONT_AICL_THRESHOLD_4P2V VALUE 0x02
  USBIN_CONT_AICL_THRESHOLD_4P3V VALUE 0x03
  USBIN_CONT_AICL_THRESHOLD_4P4V VALUE 0x04
  USBIN_CONT_AICL_THRESHOLD_4P5V VALUE 0x05
  USBIN_CONT_AICL_THRESHOLD_4P6V VALUE 0x06
  USBIN_CONT_AICL_THRESHOLD_4P7V VALUE 0x07
  USBIN_CONT_AICL_THRESHOLD_4P8V VALUE 0x08
  USBIN_CONT_AICL_THRESHOLD_4P9V VALUE 0x09
  USBIN_CONT_AICL_THRESHOLD_5P0V VALUE 0x0A
  USBIN_CONT_AICL_THRESHOLD_5P1V VALUE 0x0B
  USBIN_CONT_AICL_THRESHOLD_5P2V VALUE 0x0C
  USBIN_CONT_AICL_THRESHOLD_5P3V VALUE 0x0D
  USBIN_CONT_AICL_THRESHOLD_5P4V VALUE 0x0E
  USBIN_CONT_AICL_THRESHOLD_5P5V VALUE 0x0F
  USBIN_CONT_AICL_THRESHOLD_5P6V VALUE 0x10
  USBIN_CONT_AICL_THRESHOLD_5P8V VALUE 0x11
  USBIN_CONT_AICL_THRESHOLD_6P0V VALUE 0x12
  USBIN_CONT_AICL_THRESHOLD_6P2V VALUE 0x13
  USBIN_CONT_AICL_THRESHOLD_6P4V VALUE 0x14
  USBIN_CONT_AICL_THRESHOLD_6P6V VALUE 0x15
  USBIN_CONT_AICL_THRESHOLD_6P8V VALUE 0x16
  USBIN_CONT_AICL_THRESHOLD_7P0V VALUE 0x17
  USBIN_CONT_AICL_THRESHOLD_7P2V VALUE 0x18
  USBIN_CONT_AICL_THRESHOLD_7P4V VALUE 0x19
  USBIN_CONT_AICL_THRESHOLD_7P6V VALUE 0x1A
  USBIN_CONT_AICL_THRESHOLD_7P8V VALUE 0x1B
  USBIN_CONT_AICL_THRESHOLD_8P0V VALUE 0x1C
  USBIN_CONT_AICL_THRESHOLD_8P2V VALUE 0x1D
  USBIN_CONT_AICL_THRESHOLD_8P4V VALUE 0x1E
  USBIN_CONT_AICL_THRESHOLD_8P6V VALUE 0x1F
  USBIN_CONT_AICL_THRESHOLD_8P8V VALUE 0x20
  USBIN_CONT_AICL_THRESHOLD_9P0V VALUE 0x21
  USBIN_CONT_AICL_THRESHOLD_9P2V VALUE 0x22
  USBIN_CONT_AICL_THRESHOLD_9P4V VALUE 0x23
  USBIN_CONT_AICL_THRESHOLD_9P6V VALUE 0x24
  USBIN_CONT_AICL_THRESHOLD_9P8V VALUE 0x25
  USBIN_CONT_AICL_THRESHOLD_10P0V VALUE 0x26
  USBIN_CONT_AICL_THRESHOLD_10P2V VALUE 0x27
  USBIN_CONT_AICL_THRESHOLD_10P4V VALUE 0x28
  USBIN_CONT_AICL_THRESHOLD_10P6V VALUE 0x29
  USBIN_CONT_AICL_THRESHOLD_10P8V VALUE 0x2A
  USBIN_CONT_AICL_THRESHOLD_11P0V VALUE 0x2B
  USBIN_CONT_AICL_THRESHOLD_11P2V VALUE 0x2C
  USBIN_CONT_AICL_THRESHOLD_11P4V VALUE 0x2D
  USBIN_CONT_AICL_THRESHOLD_11P6V VALUE 0x2E
  USBIN_CONT_AICL_THRESHOLD_11P8V VALUE 0x2F
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X30 VALUE 0x30
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X31 VALUE 0x31
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X32 VALUE 0x32
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X33 VALUE 0x33
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X34 VALUE 0x34
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X35 VALUE 0x35
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X36 VALUE 0x36
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X37 VALUE 0x37
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X38 VALUE 0x38
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X39 VALUE 0x39
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3A VALUE 0x3A
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3B VALUE 0x3B
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3C VALUE 0x3C
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3D VALUE 0x3D
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3E VALUE 0x3E
  USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3F VALUE 0x3F

CHG_OUT_TEST_7_0 ADDRESS 0x00E2 RW
CHG_OUT_TEST_7_0 RESET_VALUE 0x00
 CHG_OUT_TEST_7_0 BIT[7:0]

CHG_OUT_TEST_15_8 ADDRESS 0x00E3 RW
CHG_OUT_TEST_15_8 RESET_VALUE 0x00
 CHG_OUT_TEST_15_8 BIT[7:0]

CHG_OUT_TEST_23_16 ADDRESS 0x00E4 RW
CHG_OUT_TEST_23_16 RESET_VALUE 0x00
 CHG_OUT_TEST_23_16 BIT[7:0]

CHG_OUT_TEST_31_24 ADDRESS 0x00E5 RW
CHG_OUT_TEST_31_24 RESET_VALUE 0x00
 CHG_OUT_TEST_31_24 BIT[7:0]

CHG_OUT_TEST_39_32 ADDRESS 0x00E6 RW
CHG_OUT_TEST_39_32 RESET_VALUE 0x00
 CHG_OUT_TEST_39_32 BIT[7:0]

CHG_OUT_TEST_47_40 ADDRESS 0x00E7 RW
CHG_OUT_TEST_47_40 RESET_VALUE 0x00
 CHG_OUT_TEST_47_40 BIT[7:0]

CHG_OUT_TEST_55_48 ADDRESS 0x00E8 RW
CHG_OUT_TEST_55_48 RESET_VALUE 0x00
 CHG_OUT_TEST_55_48 BIT[7:0]

CHG_OUT_TEST_63_56 ADDRESS 0x00E9 RW
CHG_OUT_TEST_63_56 RESET_VALUE 0x00
 CHG_OUT_TEST_63_56 BIT[7:0]

CHG_OUT_TEST_71_64 ADDRESS 0x00EA RW
CHG_OUT_TEST_71_64 RESET_VALUE 0x00
 CHG_OUT_TEST_71_64 BIT[7:0]

CHG_OUT_TEST_79_72 ADDRESS 0x00EB RW
CHG_OUT_TEST_79_72 RESET_VALUE 0x00
 CHG_OUT_TEST_79_72 BIT[7:0]

CHG_OUT_TEST_87_80 ADDRESS 0x00EC RW
CHG_OUT_TEST_87_80 RESET_VALUE 0x00
 CHG_OUT_TEST_87_80 BIT[7:0]

CHG_OUT_TEST_95_88 ADDRESS 0x00ED RW
CHG_OUT_TEST_95_88 RESET_VALUE 0x00
 CHG_OUT_TEST_95_88 BIT[7:0]

CHG_OUT_TEST_103_96 ADDRESS 0x00EE RW
CHG_OUT_TEST_103_96 RESET_VALUE 0x00
 CHG_OUT_TEST_103_96 BIT[7:0]

CHG_OUT_TEST_111_104 ADDRESS 0x00EF RW
CHG_OUT_TEST_111_104 RESET_VALUE 0x00
 CHG_OUT_TEST_111_104 BIT[7:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0C
 TRIM_NUM BIT[7:0]

TR_SCPATH_INPUT_CS_OFFSET_DCIN_HC ADDRESS 0x00F1 RW
TR_SCPATH_INPUT_CS_OFFSET_DCIN_HC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_OFFSET_DCIN_HC BIT[6:0]

TR_SCPATH_INPUT_CS_OFFSET_DCIN_MC ADDRESS 0x00F2 RW
TR_SCPATH_INPUT_CS_OFFSET_DCIN_MC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_OFFSET_DCIN_MC BIT[6:0]

TR_SCPATH_INPUT_CS_OFFSET_USBIN_HC ADDRESS 0x00F3 RW
TR_SCPATH_INPUT_CS_OFFSET_USBIN_HC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_OFFSET_USBIN_HC BIT[6:0]

TR_SCPATH_INPUT_CS_OFFSET_USBIN_MC ADDRESS 0x00F4 RW
TR_SCPATH_INPUT_CS_OFFSET_USBIN_MC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_OFFSET_USBIN_MC BIT[6:0]

TR_SCPATH_INPUT_CS_OFFSET_USBIN_LC ADDRESS 0x00F5 RW
TR_SCPATH_INPUT_CS_OFFSET_USBIN_LC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_OFFSET_USBIN_LC BIT[6:0]

TR_SCPATH_INPUT_CS_OFFSET_OTG ADDRESS 0x00F6 RW
TR_SCPATH_INPUT_CS_OFFSET_OTG RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_OFFSET_OTG BIT[6:0]

TR_SCPATH_INPUT_CS_GAIN_DCIN_HC ADDRESS 0x00F7 RW
TR_SCPATH_INPUT_CS_GAIN_DCIN_HC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_GAIN_DCIN_HC BIT[4:0]

TR_SCPATH_INPUT_CS_GAIN_DCIN_MC ADDRESS 0x00F8 RW
TR_SCPATH_INPUT_CS_GAIN_DCIN_MC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_GAIN_DCIN_MC BIT[4:0]

TR_SCPATH_INPUT_CS_GAIN_USBIN_HC ADDRESS 0x00F9 RW
TR_SCPATH_INPUT_CS_GAIN_USBIN_HC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_GAIN_USBIN_HC BIT[4:0]

TR_SCPATH_INPUT_CS_GAIN_USBIN_MC ADDRESS 0x00FA RW
TR_SCPATH_INPUT_CS_GAIN_USBIN_MC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_GAIN_USBIN_MC BIT[4:0]

TR_SCPATH_INPUT_CS_GAIN_USBIN_LC ADDRESS 0x00FB RW
TR_SCPATH_INPUT_CS_GAIN_USBIN_LC RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_GAIN_USBIN_LC BIT[4:0]

TR_SCPATH_INPUT_CS_GAIN_OTG ADDRESS 0x00FC RW
TR_SCPATH_INPUT_CS_GAIN_OTG RESET_VALUE 0x00
 TR_SCPATH_INPUT_CS_GAIN_OTG BIT[4:0]

SCHG_DC_BASE BASE 0x00001400 schg_dcaddr 31:0

 schg_dc MODULE OFFSET=SCHG_DC_BASE+0x00000000 MAX=SCHG_DC_BASE+0x000000FF APRE=SCHG_DC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SCHG_DC_BASE.SCHG_DC
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x64
 SUBTYPE BIT[7:0]

CLOCK_STATUS ADDRESS 0x0009 R
CLOCK_STATUS RESET_VALUE 0x01
 CLOCK_STATUS BIT[1:0]
  TRANSITION VALUE 0x0
  GATED_192MHZ VALUE 0x1
  CLK_200KHZ VALUE 0x2
  INVALID VALUE 0x3

HAS_LDO_MODE ADDRESS 0x0020 R
HAS_LDO_MODE RESET_VALUE 0x01
 HAS_LDO_MODE BIT[7:0]

HAS_FLASH ADDRESS 0x0021 R
HAS_FLASH RESET_VALUE 0x01
 HAS_FLASH BIT[7:0]

HAS_LO_NEW ADDRESS 0x0022 R
HAS_LO_NEW RESET_VALUE 0x01
 HAS_LO_NEW BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

CLOCK_CONTROL ADDRESS 0x00DF RW
CLOCK_CONTROL RESET_VALUE 0x08
 RFU BIT[3]
 CLK_CHICKEN_BIT BIT[2]
  OFF VALUE 0x0
  ON VALUE 0x1
 USE_200K BIT[1]
  USE_GATED_192MHZ VALUE 0x0
  USE_200KHZ VALUE 0x1
 CMD_CLK_19P2MHZ_REQUEST BIT[0]
  DONT_FORCE_CLK_REQUEST VALUE 0x0
  FORCE_CLK_REQUEST VALUE 0x1

DCIN_INPUT_STATUS ADDRESS 0x0006 R
DCIN_INPUT_STATUS RESET_VALUE 0xXX
 DCIN_INPUT_STATUS_7 BIT[7]
 DCIN_INPUT_STATUS_6 BIT[6]
 DCIN_12V BIT[5]
 DCIN_9V_TO_12V BIT[4]
 DCIN_9V BIT[3]
 DCIN_5V_TO_12V BIT[2]
 DCIN_5V_TO_9V BIT[1]
 DCIN_5V BIT[0]

WIPWR_STATUS ADDRESS 0x0007 R
WIPWR_STATUS RESET_VALUE 0xXX
 WIPWR_STATUS_7 BIT[7]
 WIPWR_STATUS_6 BIT[6]
 WIPWR_RST_N_OR_EUD BIT[5]
 DCIN_WIPWR_OV_DG BIT[4]
 DIV2_EN_DG BIT[3]
 SHUTDOWN_N_LATCH BIT[2]
 CHG_OK_PIN BIT[1]
 WIPWR_CHARGING_ENABLED BIT[0]

WIPWR_RANGE_STATUS ADDRESS 0x0008 R
WIPWR_RANGE_STATUS RESET_VALUE 0xXX
 WIPWR_RANGE_STATUS BIT[4:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 WIPWR_VOLTAGE_RANGE_STS BIT[7]
 DCIN_ICL_CHANGE_RT_STS BIT[6]
 DIV2_EN_DG_RT_STS BIT[5]
 DCIN_PLUGIN_RT_STS BIT[4]
 DCIN_OV_RT_STS BIT[3]
 DCIN_UV_RT_STS BIT[2]
 DCIN_VASHDN_RT_STS BIT[1]
 DCIN_COLLAPSE_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0xFF
 WIPWR_VOLTAGE_RANGE_TYPE BIT[7]
 DCIN_ICL_CHANGE_TYPE BIT[6]
 DIV2_EN_DG_TYPE BIT[5]
 DCIN_PLUGIN_TYPE BIT[4]
 DCIN_OV_TYPE BIT[3]
 DCIN_UV_TYPE BIT[2]
 DCIN_VASHDN_TYPE BIT[1]
 DCIN_COLLAPSE_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0xFF
 WIPWR_VOLTAGE_RANGE_HIGH BIT[7]
 DCIN_ICL_CHANGE_HIGH BIT[6]
 DIV2_EN_DG_HIGH BIT[5]
 DCIN_PLUGIN_HIGH BIT[4]
 DCIN_OV_HIGH BIT[3]
 DCIN_UV_HIGH BIT[2]
 DCIN_VASHDN_HIGH BIT[1]
 DCIN_COLLAPSE_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x3F
 WIPWR_VOLTAGE_RANGE_LOW BIT[7]
 DCIN_ICL_CHANGE_LOW BIT[6]
 DIV2_EN_DG_LOW BIT[5]
 DCIN_PLUGIN_LOW BIT[4]
 DCIN_OV_LOW BIT[3]
 DCIN_UV_LOW BIT[2]
 DCIN_VASHDN_LOW BIT[1]
 DCIN_COLLAPSE_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 WIPWR_VOLTAGE_RANGE_LATCHED_CLR BIT[7]
 DCIN_ICL_CHANGE_LATCHED_CLR BIT[6]
 DIV2_EN_DG_LATCHED_CLR BIT[5]
 DCIN_PLUGIN_LATCHED_CLR BIT[4]
 DCIN_OV_LATCHED_CLR BIT[3]
 DCIN_UV_LATCHED_CLR BIT[2]
 DCIN_VASHDN_LATCHED_CLR BIT[1]
 DCIN_COLLAPSE_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 WIPWR_VOLTAGE_RANGE_EN_SET BIT[7]
 DCIN_ICL_CHANGE_EN_SET BIT[6]
 DIV2_EN_DG_EN_SET BIT[5]
 DCIN_PLUGIN_EN_SET BIT[4]
 DCIN_OV_EN_SET BIT[3]
 DCIN_UV_EN_SET BIT[2]
 DCIN_VASHDN_EN_SET BIT[1]
 DCIN_COLLAPSE_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 WIPWR_VOLTAGE_RANGE_EN_CLR BIT[7]
 DCIN_ICL_CHANGE_EN_CLR BIT[6]
 DIV2_EN_DG_EN_CLR BIT[5]
 DCIN_PLUGIN_EN_CLR BIT[4]
 DCIN_OV_EN_CLR BIT[3]
 DCIN_UV_EN_CLR BIT[2]
 DCIN_VASHDN_EN_CLR BIT[1]
 DCIN_COLLAPSE_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
 WIPWR_VOLTAGE_RANGE_LATCHED_STS BIT[7]
 DCIN_ICL_CHANGE_LATCHED_STS BIT[6]
 DIV2_EN_DG_LATCHED_STS BIT[5]
 DCIN_PLUGIN_LATCHED_STS BIT[4]
 DCIN_OV_LATCHED_STS BIT[3]
 DCIN_UV_LATCHED_STS BIT[2]
 DCIN_VASHDN_LATCHED_STS BIT[1]
 DCIN_COLLAPSE_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
 WIPWR_VOLTAGE_RANGE_PENDING_STS BIT[7]
 DCIN_ICL_CHANGE_PENDING_STS BIT[6]
 DIV2_EN_DG_PENDING_STS BIT[5]
 DCIN_PLUGIN_PENDING_STS BIT[4]
 DCIN_OV_PENDING_STS BIT[3]
 DCIN_UV_PENDING_STS BIT[2]
 DCIN_VASHDN_PENDING_STS BIT[1]
 DCIN_COLLAPSE_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 WIPWR_VOLTAGE_RANGE_VAL BIT[7]
 DCIN_ICL_CHANGE_VAL BIT[6]
 DIV2_EN_DG_VAL BIT[5]
 DCIN_PLUGIN_VAL BIT[4]
 DCIN_OV_VAL BIT[3]
 DCIN_UV_VAL BIT[2]
 DCIN_VASHDN_VAL BIT[1]
 DCIN_COLLAPSE_VAL BIT[0]

CMD_IL ADDRESS 0x0040 RW
CMD_IL RESET_VALUE 0x00
 WIRELESS_CHG_DIS BIT[3]
 SHDN_N_CLEAR_CMD BIT[2]
 SHDN_N_SET_CMD BIT[1]
 DCIN_SUSPEND BIT[0]

DC_SPARE ADDRESS 0x0058 RW
DC_SPARE RESET_VALUE 0x00
 DC_SPARE BIT[3:0]

DCIN_ADAPTER_ALLOW_CFG ADDRESS 0x0060 RW
DCIN_ADAPTER_ALLOW_CFG RESET_VALUE 0x08
 DCIN_ADAPTER_ALLOW BIT[3:0]
  DCIN_ADAPTER_ALLOW_5V VALUE 0x0
  DCIN_ADAPTER_ALLOW_9V VALUE 0x2
  DCIN_ADAPTER_ALLOW_5V_OR_9V VALUE 0x3
  DCIN_ADAPTER_ALLOW_5V_TO_9V VALUE 0x8

DCIN_LOAD_CFG ADDRESS 0x0065 RW
DCIN_LOAD_CFG RESET_VALUE 0x8D
 DCIN_OV_CH_LOAD_OPTION BIT[7]
  DO_NOT_DISABLE_DCIN_PATH_ON_USBIN_OV VALUE 0x0
  DISABLE_DCIN_PATH_ON_USBIN_OV VALUE 0x1
 DCIN_AICL_STEP_TIMING_SEL BIT[3:2]
 DCIN_IN_COLLAPSE_GF_SEL BIT[1:0]

DCIN_CURRENT_LIMIT_CFG ADDRESS 0x0070 RW
DCIN_CURRENT_LIMIT_CFG RESET_VALUE 0x14
 DCIN_CURRENT_LIMIT BIT[7:0]
  DCIN_IL_0MA VALUE 0x00
  DCIN_IL_25MA VALUE 0x01
  DCIN_IL_50MA VALUE 0x02
  DCIN_IL_75MA VALUE 0x03
  DCIN_IL_100MA VALUE 0x04
  DCIN_IL_125MA VALUE 0x05
  DCIN_IL_150MA VALUE 0x06
  DCIN_IL_175MA VALUE 0x07
  DCIN_IL_200MA VALUE 0x08
  DCIN_IL_225MA VALUE 0x09
  DCIN_IL_250MA VALUE 0x0A
  DCIN_IL_275MA VALUE 0x0B
  DCIN_IL_300MA VALUE 0x0C
  DCIN_IL_325MA VALUE 0x0D
  DCIN_IL_350MA VALUE 0x0E
  DCIN_IL_375MA VALUE 0x0F
  DCIN_IL_400MA VALUE 0x10
  DCIN_IL_425MA VALUE 0x11
  DCIN_IL_450MA VALUE 0x12
  DCIN_IL_475MA VALUE 0x13
  DCIN_IL_500MA VALUE 0x14
  DCIN_IL_525MA VALUE 0x15
  DCIN_IL_550MA VALUE 0x16
  DCIN_IL_575MA VALUE 0x17
  DCIN_IL_600MA VALUE 0x18
  DCIN_IL_625MA VALUE 0x19
  DCIN_IL_650MA VALUE 0x1A
  DCIN_IL_675MA VALUE 0x1B
  DCIN_IL_700MA VALUE 0x1C
  DCIN_IL_725MA VALUE 0x1D
  DCIN_IL_750MA VALUE 0x1E
  DCIN_IL_775MA VALUE 0x1F
  DCIN_IL_800MA VALUE 0x20
  DCIN_IL_825MA VALUE 0x21
  DCIN_IL_850MA VALUE 0x22
  DCIN_IL_875MA VALUE 0x23
  DCIN_IL_900MA VALUE 0x24
  DCIN_IL_925MA VALUE 0x25
  DCIN_IL_950MA VALUE 0x26
  DCIN_IL_975MA VALUE 0x27
  DCIN_IL_1000MA VALUE 0x28
  DCIN_IL_1025MA VALUE 0x29
  DCIN_IL_1050MA VALUE 0x2A
  DCIN_IL_1075MA VALUE 0x2B
  DCIN_IL_1100MA VALUE 0x2C
  DCIN_IL_1125MA VALUE 0x2D
  DCIN_IL_1150MA VALUE 0x2E
  DCIN_IL_1175MA VALUE 0x2F
  DCIN_IL_1200MA VALUE 0x30
  DCIN_IL_1225MA VALUE 0x31
  DCIN_IL_1250MA VALUE 0x32
  DCIN_IL_1275MA VALUE 0x33
  DCIN_IL_1300MA VALUE 0x34
  DCIN_IL_1325MA VALUE 0x35
  DCIN_IL_1350MA VALUE 0x36
  DCIN_IL_1375MA VALUE 0x37
  DCIN_IL_1400MA VALUE 0x38
  DCIN_IL_1425MA VALUE 0x39
  DCIN_IL_1450MA VALUE 0x3A
  DCIN_IL_1475MA VALUE 0x3B
  DCIN_IL_1500MA VALUE 0x3C
  DCIN_IL_1525MA VALUE 0x3D
  DCIN_IL_1550MA VALUE 0x3E
  DCIN_IL_1575MA VALUE 0x3F
  DCIN_IL_1600MA VALUE 0x40
  DCIN_IL_1625MA VALUE 0x41
  DCIN_IL_1650MA VALUE 0x42
  DCIN_IL_1675MA VALUE 0x43
  DCIN_IL_1700MA VALUE 0x44
  DCIN_IL_1725MA VALUE 0x45
  DCIN_IL_1750MA VALUE 0x46
  DCIN_IL_1775MA VALUE 0x47
  DCIN_IL_1800MA VALUE 0x48
  DCIN_IL_1825MA VALUE 0x49
  DCIN_IL_1850MA VALUE 0x4A
  DCIN_IL_1875MA VALUE 0x4B
  DCIN_IL_1900MA VALUE 0x4C
  DCIN_IL_1925MA VALUE 0x4D
  DCIN_IL_1950MA VALUE 0x4E
  DCIN_IL_1975MA VALUE 0x4F
  DCIN_IL_2000MA VALUE 0x50
  DCIN_IL_2025MA VALUE 0x51
  DCIN_IL_2050MA VALUE 0x52
  DCIN_IL_2075MA VALUE 0x53
  DCIN_IL_2100MA VALUE 0x54
  DCIN_IL_2125MA VALUE 0x55
  DCIN_IL_2150MA VALUE 0x56
  DCIN_IL_2175MA VALUE 0x57
  DCIN_IL_2200MA VALUE 0x58
  DCIN_IL_2225MA VALUE 0x59
  DCIN_IL_2250MA VALUE 0x5A
  DCIN_IL_2275MA VALUE 0x5B
  DCIN_IL_2300MA VALUE 0x5C
  DCIN_IL_2325MA VALUE 0x5D
  DCIN_IL_2350MA VALUE 0x5E
  DCIN_IL_2375MA VALUE 0x5F
  DCIN_IL_2400MA VALUE 0x60
  DCIN_IL_2425MA VALUE 0x61
  DCIN_IL_2450MA VALUE 0x62
  DCIN_IL_2475MA VALUE 0x63
  DCIN_IL_2500MA VALUE 0x64
  DCIN_IL_2525MA VALUE 0x65
  DCIN_IL_2550MA VALUE 0x66
  DCIN_IL_2575MA VALUE 0x67
  DCIN_IL_2600MA VALUE 0x68
  DCIN_IL_2625MA VALUE 0x69
  DCIN_IL_2650MA VALUE 0x6A
  DCIN_IL_2675MA VALUE 0x6B
  DCIN_IL_2700MA VALUE 0x6C
  DCIN_IL_2725MA VALUE 0x6D
  DCIN_IL_2750MA VALUE 0x6E
  DCIN_IL_2775MA VALUE 0x6F
  DCIN_IL_2800MA VALUE 0x70
  DCIN_IL_2825MA VALUE 0x71
  DCIN_IL_2850MA VALUE 0x72
  DCIN_IL_2875MA VALUE 0x73
  DCIN_IL_2900MA VALUE 0x74
  DCIN_IL_2925MA VALUE 0x75
  DCIN_IL_2950MA VALUE 0x76
  DCIN_IL_2975MA VALUE 0x77
  DCIN_IL_3000MA VALUE 0x78

DCIN_AICL_OPTIONS_CFG ADDRESS 0x0080 RW
DCIN_AICL_OPTIONS_CFG RESET_VALUE 0x7C
 SUSPEND_ON_COLLAPSE_DCIN BIT[7]
  DCIN_DOES_NOT_SUSPEND_ON_COLLAPSE VALUE 0x0
  DCIN_SUSPENDS_ON_COLLAPSE VALUE 0x1
 DCIN_AICL_HDC_EN BIT[6]
  DCIN_AICL_HDC_DISABLED VALUE 0x0
  DCIN_AICL_HDC_ENABLED VALUE 0x1
 DCIN_AICL_START_AT_MAX BIT[5]
  DCIN_AICL_DOES_NOT_START_AT_MAX VALUE 0x0
  DCIN_AICL_STARTS_AT_MAX VALUE 0x1
 DCIN_AICL_RERUN_EN BIT[4]
  DCIN_AICL_RERUN_DISABLED VALUE 0x0
  DCIN_AICL_RERUN_ENABLED VALUE 0x1
 DCIN_AICL_ADC_EN BIT[3]
  DCIN_AICL_ADC_DISABLED VALUE 0x0
  DCIN_AICL_ADC_ENABLED VALUE 0x1
 DCIN_AICL_EN BIT[2]
  DCIN_AICL_DISABLED VALUE 0x0
  DCIN_AICL_ENABLED VALUE 0x1
 DCIN_HV_COLLAPSE_RESPONSE BIT[1]
  DCIN_COLLAPSE_HV_FET_ON VALUE 0x0
  DCIN_COLLAPSE_HV_FET_OFF VALUE 0x1
 DCIN_LV_COLLAPSE_RESPONSE BIT[0]
  DCIN_COLLAPSE_LV_FET_ON VALUE 0x0
  DCIN_COLLAPSE_LV_FET_OFF VALUE 0x1

DCIN_AICL_REF_SEL_CFG ADDRESS 0x0081 RW
DCIN_AICL_REF_SEL_CFG RESET_VALUE 0x13
 DCIN_CONT_AICL_THRESHOLD_CFG BIT[5:0]
  DCIN_CONT_AICL_THRESHOLD_4P0V VALUE 0x00
  DCIN_CONT_AICL_THRESHOLD_4P1V VALUE 0x01
  DCIN_CONT_AICL_THRESHOLD_4P2V VALUE 0x02
  DCIN_CONT_AICL_THRESHOLD_4P3V VALUE 0x03
  DCIN_CONT_AICL_THRESHOLD_4P4V VALUE 0x04
  DCIN_CONT_AICL_THRESHOLD_4P5V VALUE 0x05
  DCIN_CONT_AICL_THRESHOLD_4P6V VALUE 0x06
  DCIN_CONT_AICL_THRESHOLD_4P7V VALUE 0x07
  DCIN_CONT_AICL_THRESHOLD_4P8V VALUE 0x08
  DCIN_CONT_AICL_THRESHOLD_4P9V VALUE 0x09
  DCIN_CONT_AICL_THRESHOLD_5P0V VALUE 0x0A
  DCIN_CONT_AICL_THRESHOLD_5P1V VALUE 0x0B
  DCIN_CONT_AICL_THRESHOLD_5P2V VALUE 0x0C
  DCIN_CONT_AICL_THRESHOLD_5P3V VALUE 0x0D
  DCIN_CONT_AICL_THRESHOLD_5P4V VALUE 0x0E
  DCIN_CONT_AICL_THRESHOLD_5P5V VALUE 0x0F
  DCIN_CONT_AICL_THRESHOLD_5P6V VALUE 0x10
  DCIN_CONT_AICL_THRESHOLD_5P8V VALUE 0x11
  DCIN_CONT_AICL_THRESHOLD_6P0V VALUE 0x12
  DCIN_CONT_AICL_THRESHOLD_6P2V VALUE 0x13
  DCIN_CONT_AICL_THRESHOLD_6P4V VALUE 0x14
  DCIN_CONT_AICL_THRESHOLD_6P6V VALUE 0x15
  DCIN_CONT_AICL_THRESHOLD_6P8V VALUE 0x16
  DCIN_CONT_AICL_THRESHOLD_7P0V VALUE 0x17
  DCIN_CONT_AICL_THRESHOLD_7P2V VALUE 0x18
  DCIN_CONT_AICL_THRESHOLD_7P4V VALUE 0x19
  DCIN_CONT_AICL_THRESHOLD_7P6V VALUE 0x1A
  DCIN_CONT_AICL_THRESHOLD_7P8V VALUE 0x1B
  DCIN_CONT_AICL_THRESHOLD_8P0V VALUE 0x1C
  DCIN_CONT_AICL_THRESHOLD_8P2V VALUE 0x1D
  DCIN_CONT_AICL_THRESHOLD_8P4V VALUE 0x1E
  DCIN_CONT_AICL_THRESHOLD_8P6V VALUE 0x1F
  DCIN_CONT_AICL_THRESHOLD_8P8V VALUE 0x20
  DCIN_CONT_AICL_THRESHOLD_9P0V VALUE 0x21
  DCIN_CONT_AICL_THRESHOLD_9P2V VALUE 0x22
  DCIN_CONT_AICL_THRESHOLD_9P4V VALUE 0x23
  DCIN_CONT_AICL_THRESHOLD_9P6V VALUE 0x24
  DCIN_CONT_AICL_THRESHOLD_9P8V VALUE 0x25
  DCIN_CONT_AICL_THRESHOLD_10P0V VALUE 0x26
  DCIN_CONT_AICL_THRESHOLD_10P2V VALUE 0x27
  DCIN_CONT_AICL_THRESHOLD_10P4V VALUE 0x28
  DCIN_CONT_AICL_THRESHOLD_10P6V VALUE 0x29
  DCIN_CONT_AICL_THRESHOLD_10P8V VALUE 0x2A
  DCIN_CONT_AICL_THRESHOLD_11P0V VALUE 0x2B
  DCIN_CONT_AICL_THRESHOLD_11P2V VALUE 0x2C
  DCIN_CONT_AICL_THRESHOLD_11P4V VALUE 0x2D
  DCIN_CONT_AICL_THRESHOLD_11P6V VALUE 0x2E
  DCIN_CONT_AICL_THRESHOLD_11P8V VALUE 0x2F
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X30 VALUE 0x30
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X31 VALUE 0x31
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X32 VALUE 0x32
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X33 VALUE 0x33
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X34 VALUE 0x34
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X35 VALUE 0x35
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X36 VALUE 0x36
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X37 VALUE 0x37
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X38 VALUE 0x38
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X39 VALUE 0x39
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3A VALUE 0x3A
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3B VALUE 0x3B
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3C VALUE 0x3C
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3D VALUE 0x3D
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3E VALUE 0x3E
  DCIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0X3F VALUE 0x3F

DCIN_ICL_START_CFG ADDRESS 0x0082 RW
DCIN_ICL_START_CFG RESET_VALUE 0x00
 DCIN_ICL_START_CFG BIT[0]
  DCIN_ICL_MIN_IS_25MA VALUE 0x0
  DCIN_ICL_MIN_IS_500MA VALUE 0x1

DIV2_EN_GF_TIME_CFG ADDRESS 0x0090 RW
DIV2_EN_GF_TIME_CFG RESET_VALUE 0x00
 DIV2_EN_GF_TIME_CFG BIT[1:0]
  DIV2_DG_0US VALUE 0x0
  DIV2_DG_150US VALUE 0x1
  DIV2_DG_250US VALUE 0x2
  DIV2_DG_500US VALUE 0x3

WIPWR_IRQ_TMR_CFG ADDRESS 0x0091 RW
WIPWR_IRQ_TMR_CFG RESET_VALUE 0x01
 WIPWR_IRQ_TMR BIT[2:0]
  WIPWR_IRQ_TMR_1P3S VALUE 0x0
  WIPWR_IRQ_TMR_1P95S VALUE 0x1
  WIPWR_IRQ_TMR_2P6S VALUE 0x2
  WIPWR_IRQ_TMR_3P25S VALUE 0x3
  WIPWR_IRQ_TMR_3P9S VALUE 0x4
  WIPWR_IRQ_TMR_4P55S VALUE 0x5
  WIPWR_IRQ_TMR_5P2S VALUE 0x6
  WIPWR_IRQ_TMR_5P85S VALUE 0x7

ZIN_ICL_PT ADDRESS 0x0092 RW
ZIN_ICL_PT RESET_VALUE 0x16
 ZIN_ICL_PT BIT[7:0]
  ZIN_IL_PT_0MA VALUE 0x00
  ZIN_IL_PT_25MA VALUE 0x01
  ZIN_IL_PT_50MA VALUE 0x02
  ZIN_IL_PT_75MA VALUE 0x03
  ZIN_IL_PT_100MA VALUE 0x04
  ZIN_IL_PT_125MA VALUE 0x05
  ZIN_IL_PT_150MA VALUE 0x06
  ZIN_IL_PT_175MA VALUE 0x07
  ZIN_IL_PT_200MA VALUE 0x08
  ZIN_IL_PT_225MA VALUE 0x09
  ZIN_IL_PT_250MA VALUE 0x0A
  ZIN_IL_PT_275MA VALUE 0x0B
  ZIN_IL_PT_300MA VALUE 0x0C
  ZIN_IL_PT_325MA VALUE 0x0D
  ZIN_IL_PT_350MA VALUE 0x0E
  ZIN_IL_PT_375MA VALUE 0x0F
  ZIN_IL_PT_400MA VALUE 0x10
  ZIN_IL_PT_425MA VALUE 0x11
  ZIN_IL_PT_450MA VALUE 0x12
  ZIN_IL_PT_475MA VALUE 0x13
  ZIN_IL_PT_500MA VALUE 0x14
  ZIN_IL_PT_525MA VALUE 0x15
  ZIN_IL_PT_550MA VALUE 0x16
  ZIN_IL_PT_575MA VALUE 0x17
  ZIN_IL_PT_600MA VALUE 0x18
  ZIN_IL_PT_625MA VALUE 0x19
  ZIN_IL_PT_650MA VALUE 0x1A
  ZIN_IL_PT_675MA VALUE 0x1B
  ZIN_IL_PT_700MA VALUE 0x1C
  ZIN_IL_PT_725MA VALUE 0x1D
  ZIN_IL_PT_750MA VALUE 0x1E
  ZIN_IL_PT_775MA VALUE 0x1F
  ZIN_IL_PT_800MA VALUE 0x20
  ZIN_IL_PT_825MA VALUE 0x21
  ZIN_IL_PT_850MA VALUE 0x22
  ZIN_IL_PT_875MA VALUE 0x23
  ZIN_IL_PT_900MA VALUE 0x24
  ZIN_IL_PT_925MA VALUE 0x25
  ZIN_IL_PT_950MA VALUE 0x26
  ZIN_IL_PT_975MA VALUE 0x27
  ZIN_IL_PT_1000MA VALUE 0x28
  ZIN_IL_PT_1025MA VALUE 0x29
  ZIN_IL_PT_1050MA VALUE 0x2A
  ZIN_IL_PT_1075MA VALUE 0x2B
  ZIN_IL_PT_1100MA VALUE 0x2C
  ZIN_IL_PT_1125MA VALUE 0x2D
  ZIN_IL_PT_1150MA VALUE 0x2E
  ZIN_IL_PT_1175MA VALUE 0x2F
  ZIN_IL_PT_1200MA VALUE 0x30
  ZIN_IL_PT_1225MA VALUE 0x31
  ZIN_IL_PT_1250MA VALUE 0x32
  ZIN_IL_PT_1275MA VALUE 0x33
  ZIN_IL_PT_1300MA VALUE 0x34
  ZIN_IL_PT_1325MA VALUE 0x35
  ZIN_IL_PT_1350MA VALUE 0x36
  ZIN_IL_PT_1375MA VALUE 0x37
  ZIN_IL_PT_1400MA VALUE 0x38
  ZIN_IL_PT_1425MA VALUE 0x39
  ZIN_IL_PT_1450MA VALUE 0x3A
  ZIN_IL_PT_1475MA VALUE 0x3B
  ZIN_IL_PT_1500MA VALUE 0x3C
  ZIN_IL_PT_1525MA VALUE 0x3D
  ZIN_IL_PT_1550MA VALUE 0x3E
  ZIN_IL_PT_1575MA VALUE 0x3F
  ZIN_IL_PT_1600MA VALUE 0x40
  ZIN_IL_PT_1625MA VALUE 0x41
  ZIN_IL_PT_1650MA VALUE 0x42
  ZIN_IL_PT_1675MA VALUE 0x43
  ZIN_IL_PT_1700MA VALUE 0x44
  ZIN_IL_PT_1725MA VALUE 0x45
  ZIN_IL_PT_1750MA VALUE 0x46
  ZIN_IL_PT_1775MA VALUE 0x47
  ZIN_IL_PT_1800MA VALUE 0x48
  ZIN_IL_PT_1825MA VALUE 0x49
  ZIN_IL_PT_1850MA VALUE 0x4A
  ZIN_IL_PT_1875MA VALUE 0x4B
  ZIN_IL_PT_1900MA VALUE 0x4C
  ZIN_IL_PT_1925MA VALUE 0x4D
  ZIN_IL_PT_1950MA VALUE 0x4E
  ZIN_IL_PT_1975MA VALUE 0x4F
  ZIN_IL_PT_2000MA VALUE 0x50
  ZIN_IL_PT_2025MA VALUE 0x51
  ZIN_IL_PT_2050MA VALUE 0x52
  ZIN_IL_PT_2075MA VALUE 0x53
  ZIN_IL_PT_2100MA VALUE 0x54
  ZIN_IL_PT_2125MA VALUE 0x55
  ZIN_IL_PT_2150MA VALUE 0x56
  ZIN_IL_PT_2175MA VALUE 0x57
  ZIN_IL_PT_2200MA VALUE 0x58
  ZIN_IL_PT_2225MA VALUE 0x59
  ZIN_IL_PT_2250MA VALUE 0x5A
  ZIN_IL_PT_2275MA VALUE 0x5B
  ZIN_IL_PT_2300MA VALUE 0x5C
  ZIN_IL_PT_2325MA VALUE 0x5D
  ZIN_IL_PT_2350MA VALUE 0x5E
  ZIN_IL_PT_2375MA VALUE 0x5F
  ZIN_IL_PT_2400MA VALUE 0x60
  ZIN_IL_PT_2425MA VALUE 0x61
  ZIN_IL_PT_2450MA VALUE 0x62
  ZIN_IL_PT_2475MA VALUE 0x63
  ZIN_IL_PT_2500MA VALUE 0x64
  ZIN_IL_PT_2525MA VALUE 0x65
  ZIN_IL_PT_2550MA VALUE 0x66
  ZIN_IL_PT_2575MA VALUE 0x67
  ZIN_IL_PT_2600MA VALUE 0x68
  ZIN_IL_PT_2625MA VALUE 0x69
  ZIN_IL_PT_2650MA VALUE 0x6A
  ZIN_IL_PT_2675MA VALUE 0x6B
  ZIN_IL_PT_2700MA VALUE 0x6C
  ZIN_IL_PT_2725MA VALUE 0x6D
  ZIN_IL_PT_2750MA VALUE 0x6E
  ZIN_IL_PT_2775MA VALUE 0x6F
  ZIN_IL_PT_2800MA VALUE 0x70
  ZIN_IL_PT_2825MA VALUE 0x71
  ZIN_IL_PT_2850MA VALUE 0x72
  ZIN_IL_PT_2875MA VALUE 0x73
  ZIN_IL_PT_2900MA VALUE 0x74
  ZIN_IL_PT_2925MA VALUE 0x75
  ZIN_IL_PT_2950MA VALUE 0x76
  ZIN_IL_PT_2975MA VALUE 0x77
  ZIN_IL_PT_3000MA VALUE 0x78

ZIN_ICL_LV ADDRESS 0x0093 RW
ZIN_ICL_LV RESET_VALUE 0x20
 ZIN_ICL_LV BIT[7:0]
  ZIN_IL_LV_0MA VALUE 0x00
  ZIN_IL_LV_25MA VALUE 0x01
  ZIN_IL_LV_50MA VALUE 0x02
  ZIN_IL_LV_75MA VALUE 0x03
  ZIN_IL_LV_100MA VALUE 0x04
  ZIN_IL_LV_125MA VALUE 0x05
  ZIN_IL_LV_150MA VALUE 0x06
  ZIN_IL_LV_175MA VALUE 0x07
  ZIN_IL_LV_200MA VALUE 0x08
  ZIN_IL_LV_225MA VALUE 0x09
  ZIN_IL_LV_250MA VALUE 0x0A
  ZIN_IL_LV_275MA VALUE 0x0B
  ZIN_IL_LV_300MA VALUE 0x0C
  ZIN_IL_LV_325MA VALUE 0x0D
  ZIN_IL_LV_350MA VALUE 0x0E
  ZIN_IL_LV_375MA VALUE 0x0F
  ZIN_IL_LV_400MA VALUE 0x10
  ZIN_IL_LV_425MA VALUE 0x11
  ZIN_IL_LV_450MA VALUE 0x12
  ZIN_IL_LV_475MA VALUE 0x13
  ZIN_IL_LV_500MA VALUE 0x14
  ZIN_IL_LV_525MA VALUE 0x15
  ZIN_IL_LV_550MA VALUE 0x16
  ZIN_IL_LV_575MA VALUE 0x17
  ZIN_IL_LV_600MA VALUE 0x18
  ZIN_IL_LV_625MA VALUE 0x19
  ZIN_IL_LV_650MA VALUE 0x1A
  ZIN_IL_LV_675MA VALUE 0x1B
  ZIN_IL_LV_700MA VALUE 0x1C
  ZIN_IL_LV_725MA VALUE 0x1D
  ZIN_IL_LV_750MA VALUE 0x1E
  ZIN_IL_LV_775MA VALUE 0x1F
  ZIN_IL_LV_800MA VALUE 0x20
  ZIN_IL_LV_825MA VALUE 0x21
  ZIN_IL_LV_850MA VALUE 0x22
  ZIN_IL_LV_875MA VALUE 0x23
  ZIN_IL_LV_900MA VALUE 0x24
  ZIN_IL_LV_925MA VALUE 0x25
  ZIN_IL_LV_950MA VALUE 0x26
  ZIN_IL_LV_975MA VALUE 0x27
  ZIN_IL_LV_1000MA VALUE 0x28
  ZIN_IL_LV_1025MA VALUE 0x29
  ZIN_IL_LV_1050MA VALUE 0x2A
  ZIN_IL_LV_1075MA VALUE 0x2B
  ZIN_IL_LV_1100MA VALUE 0x2C
  ZIN_IL_LV_1125MA VALUE 0x2D
  ZIN_IL_LV_1150MA VALUE 0x2E
  ZIN_IL_LV_1175MA VALUE 0x2F
  ZIN_IL_LV_1200MA VALUE 0x30
  ZIN_IL_LV_1225MA VALUE 0x31
  ZIN_IL_LV_1250MA VALUE 0x32
  ZIN_IL_LV_1275MA VALUE 0x33
  ZIN_IL_LV_1300MA VALUE 0x34
  ZIN_IL_LV_1325MA VALUE 0x35
  ZIN_IL_LV_1350MA VALUE 0x36
  ZIN_IL_LV_1375MA VALUE 0x37
  ZIN_IL_LV_1400MA VALUE 0x38
  ZIN_IL_LV_1425MA VALUE 0x39
  ZIN_IL_LV_1450MA VALUE 0x3A
  ZIN_IL_LV_1475MA VALUE 0x3B
  ZIN_IL_LV_1500MA VALUE 0x3C
  ZIN_IL_LV_1525MA VALUE 0x3D
  ZIN_IL_LV_1550MA VALUE 0x3E
  ZIN_IL_LV_1575MA VALUE 0x3F
  ZIN_IL_LV_1600MA VALUE 0x40
  ZIN_IL_LV_1625MA VALUE 0x41
  ZIN_IL_LV_1650MA VALUE 0x42
  ZIN_IL_LV_1675MA VALUE 0x43
  ZIN_IL_LV_1700MA VALUE 0x44
  ZIN_IL_LV_1725MA VALUE 0x45
  ZIN_IL_LV_1750MA VALUE 0x46
  ZIN_IL_LV_1775MA VALUE 0x47
  ZIN_IL_LV_1800MA VALUE 0x48
  ZIN_IL_LV_1825MA VALUE 0x49
  ZIN_IL_LV_1850MA VALUE 0x4A
  ZIN_IL_LV_1875MA VALUE 0x4B
  ZIN_IL_LV_1900MA VALUE 0x4C
  ZIN_IL_LV_1925MA VALUE 0x4D
  ZIN_IL_LV_1950MA VALUE 0x4E
  ZIN_IL_LV_1975MA VALUE 0x4F
  ZIN_IL_LV_2000MA VALUE 0x50
  ZIN_IL_LV_2025MA VALUE 0x51
  ZIN_IL_LV_2050MA VALUE 0x52
  ZIN_IL_LV_2075MA VALUE 0x53
  ZIN_IL_LV_2100MA VALUE 0x54
  ZIN_IL_LV_2125MA VALUE 0x55
  ZIN_IL_LV_2150MA VALUE 0x56
  ZIN_IL_LV_2175MA VALUE 0x57
  ZIN_IL_LV_2200MA VALUE 0x58
  ZIN_IL_LV_2225MA VALUE 0x59
  ZIN_IL_LV_2250MA VALUE 0x5A
  ZIN_IL_LV_2275MA VALUE 0x5B
  ZIN_IL_LV_2300MA VALUE 0x5C
  ZIN_IL_LV_2325MA VALUE 0x5D
  ZIN_IL_LV_2350MA VALUE 0x5E
  ZIN_IL_LV_2375MA VALUE 0x5F
  ZIN_IL_LV_2400MA VALUE 0x60
  ZIN_IL_LV_2425MA VALUE 0x61
  ZIN_IL_LV_2450MA VALUE 0x62
  ZIN_IL_LV_2475MA VALUE 0x63
  ZIN_IL_LV_2500MA VALUE 0x64
  ZIN_IL_LV_2525MA VALUE 0x65
  ZIN_IL_LV_2550MA VALUE 0x66
  ZIN_IL_LV_2575MA VALUE 0x67
  ZIN_IL_LV_2600MA VALUE 0x68
  ZIN_IL_LV_2625MA VALUE 0x69
  ZIN_IL_LV_2650MA VALUE 0x6A
  ZIN_IL_LV_2675MA VALUE 0x6B
  ZIN_IL_LV_2700MA VALUE 0x6C
  ZIN_IL_LV_2725MA VALUE 0x6D
  ZIN_IL_LV_2750MA VALUE 0x6E
  ZIN_IL_LV_2775MA VALUE 0x6F
  ZIN_IL_LV_2800MA VALUE 0x70
  ZIN_IL_LV_2825MA VALUE 0x71
  ZIN_IL_LV_2850MA VALUE 0x72
  ZIN_IL_LV_2875MA VALUE 0x73
  ZIN_IL_LV_2900MA VALUE 0x74
  ZIN_IL_LV_2925MA VALUE 0x75
  ZIN_IL_LV_2950MA VALUE 0x76
  ZIN_IL_LV_2975MA VALUE 0x77
  ZIN_IL_LV_3000MA VALUE 0x78

ZIN_ICL_HV ADDRESS 0x0094 RW
ZIN_ICL_HV RESET_VALUE 0x13
 ZIN_ICL_HV BIT[7:0]
  ZIN_ICL_HV_0MA VALUE 0x00
  ZIN_ICL_HV_25MA VALUE 0x01
  ZIN_ICL_HV_50MA VALUE 0x02
  ZIN_ICL_HV_75MA VALUE 0x03
  ZIN_ICL_HV_100MA VALUE 0x04
  ZIN_ICL_HV_125MA VALUE 0x05
  ZIN_ICL_HV_150MA VALUE 0x06
  ZIN_ICL_HV_175MA VALUE 0x07
  ZIN_ICL_HV_200MA VALUE 0x08
  ZIN_ICL_HV_225MA VALUE 0x09
  ZIN_ICL_HV_250MA VALUE 0x0A
  ZIN_ICL_HV_275MA VALUE 0x0B
  ZIN_ICL_HV_300MA VALUE 0x0C
  ZIN_ICL_HV_325MA VALUE 0x0D
  ZIN_ICL_HV_350MA VALUE 0x0E
  ZIN_ICL_HV_375MA VALUE 0x0F
  ZIN_ICL_HV_400MA VALUE 0x10
  ZIN_ICL_HV_425MA VALUE 0x11
  ZIN_ICL_HV_450MA VALUE 0x12
  ZIN_ICL_HV_475MA VALUE 0x13
  ZIN_ICL_HV_500MA VALUE 0x14
  ZIN_ICL_HV_525MA VALUE 0x15
  ZIN_ICL_HV_550MA VALUE 0x16
  ZIN_ICL_HV_575MA VALUE 0x17
  ZIN_ICL_HV_600MA VALUE 0x18
  ZIN_ICL_HV_625MA VALUE 0x19
  ZIN_ICL_HV_650MA VALUE 0x1A
  ZIN_ICL_HV_675MA VALUE 0x1B
  ZIN_ICL_HV_700MA VALUE 0x1C
  ZIN_ICL_HV_725MA VALUE 0x1D
  ZIN_ICL_HV_750MA VALUE 0x1E
  ZIN_ICL_HV_775MA VALUE 0x1F
  ZIN_ICL_HV_800MA VALUE 0x20
  ZIN_ICL_HV_825MA VALUE 0x21
  ZIN_ICL_HV_850MA VALUE 0x22
  ZIN_ICL_HV_875MA VALUE 0x23
  ZIN_ICL_HV_900MA VALUE 0x24
  ZIN_ICL_HV_925MA VALUE 0x25
  ZIN_ICL_HV_950MA VALUE 0x26
  ZIN_ICL_HV_975MA VALUE 0x27
  ZIN_ICL_HV_1000MA VALUE 0x28
  ZIN_ICL_HV_1025MA VALUE 0x29
  ZIN_ICL_HV_1050MA VALUE 0x2A
  ZIN_ICL_HV_1075MA VALUE 0x2B
  ZIN_ICL_HV_1100MA VALUE 0x2C
  ZIN_ICL_HV_1125MA VALUE 0x2D
  ZIN_ICL_HV_1150MA VALUE 0x2E
  ZIN_ICL_HV_1175MA VALUE 0x2F
  ZIN_ICL_HV_1200MA VALUE 0x30
  ZIN_ICL_HV_1225MA VALUE 0x31
  ZIN_ICL_HV_1250MA VALUE 0x32
  ZIN_ICL_HV_1275MA VALUE 0x33
  ZIN_ICL_HV_1300MA VALUE 0x34
  ZIN_ICL_HV_1325MA VALUE 0x35
  ZIN_ICL_HV_1350MA VALUE 0x36
  ZIN_ICL_HV_1375MA VALUE 0x37
  ZIN_ICL_HV_1400MA VALUE 0x38
  ZIN_ICL_HV_1425MA VALUE 0x39
  ZIN_ICL_HV_1450MA VALUE 0x3A
  ZIN_ICL_HV_1475MA VALUE 0x3B
  ZIN_ICL_HV_1500MA VALUE 0x3C
  ZIN_ICL_HV_1525MA VALUE 0x3D
  ZIN_ICL_HV_1550MA VALUE 0x3E
  ZIN_ICL_HV_1575MA VALUE 0x3F
  ZIN_ICL_HV_1600MA VALUE 0x40
  ZIN_ICL_HV_1625MA VALUE 0x41
  ZIN_ICL_HV_1650MA VALUE 0x42
  ZIN_ICL_HV_1675MA VALUE 0x43
  ZIN_ICL_HV_1700MA VALUE 0x44
  ZIN_ICL_HV_1725MA VALUE 0x45
  ZIN_ICL_HV_1750MA VALUE 0x46
  ZIN_ICL_HV_1775MA VALUE 0x47
  ZIN_ICL_HV_1800MA VALUE 0x48
  ZIN_ICL_HV_1825MA VALUE 0x49
  ZIN_ICL_HV_1850MA VALUE 0x4A
  ZIN_ICL_HV_1875MA VALUE 0x4B
  ZIN_ICL_HV_1900MA VALUE 0x4C
  ZIN_ICL_HV_1925MA VALUE 0x4D
  ZIN_ICL_HV_1950MA VALUE 0x4E
  ZIN_ICL_HV_1975MA VALUE 0x4F
  ZIN_ICL_HV_2000MA VALUE 0x50
  ZIN_ICL_HV_2025MA VALUE 0x51
  ZIN_ICL_HV_2050MA VALUE 0x52
  ZIN_ICL_HV_2075MA VALUE 0x53
  ZIN_ICL_HV_2100MA VALUE 0x54
  ZIN_ICL_HV_2125MA VALUE 0x55
  ZIN_ICL_HV_2150MA VALUE 0x56
  ZIN_ICL_HV_2175MA VALUE 0x57
  ZIN_ICL_HV_2200MA VALUE 0x58
  ZIN_ICL_HV_2225MA VALUE 0x59
  ZIN_ICL_HV_2250MA VALUE 0x5A
  ZIN_ICL_HV_2275MA VALUE 0x5B
  ZIN_ICL_HV_2300MA VALUE 0x5C
  ZIN_ICL_HV_2325MA VALUE 0x5D
  ZIN_ICL_HV_2350MA VALUE 0x5E
  ZIN_ICL_HV_2375MA VALUE 0x5F
  ZIN_ICL_HV_2400MA VALUE 0x60
  ZIN_ICL_HV_2425MA VALUE 0x61
  ZIN_ICL_HV_2450MA VALUE 0x62
  ZIN_ICL_HV_2475MA VALUE 0x63
  ZIN_ICL_HV_2500MA VALUE 0x64
  ZIN_ICL_HV_2525MA VALUE 0x65
  ZIN_ICL_HV_2550MA VALUE 0x66
  ZIN_ICL_HV_2575MA VALUE 0x67
  ZIN_ICL_HV_2600MA VALUE 0x68
  ZIN_ICL_HV_2625MA VALUE 0x69
  ZIN_ICL_HV_2650MA VALUE 0x6A
  ZIN_ICL_HV_2675MA VALUE 0x6B
  ZIN_ICL_HV_2700MA VALUE 0x6C
  ZIN_ICL_HV_2725MA VALUE 0x6D
  ZIN_ICL_HV_2750MA VALUE 0x6E
  ZIN_ICL_HV_2775MA VALUE 0x6F
  ZIN_ICL_HV_2800MA VALUE 0x70
  ZIN_ICL_HV_2825MA VALUE 0x71
  ZIN_ICL_HV_2850MA VALUE 0x72
  ZIN_ICL_HV_2875MA VALUE 0x73
  ZIN_ICL_HV_2900MA VALUE 0x74
  ZIN_ICL_HV_2925MA VALUE 0x75
  ZIN_ICL_HV_2950MA VALUE 0x76
  ZIN_ICL_HV_2975MA VALUE 0x77
  ZIN_ICL_HV_3000MA VALUE 0x78

WI_PWR_OPTIONS ADDRESS 0x0095 RW
WI_PWR_OPTIONS RESET_VALUE 0xFF
 CHG_OK BIT[7]
  CHG_OK_DIS VALUE 0x0
  CHG_OK_EN VALUE 0x1
 WIPWR_UVLO_IRQ_OPT BIT[6]
  CHG_OK_DEPENDENT VALUE 0x0
  CHG_OK_INDEPENDENT VALUE 0x1
 BUCK_HOLDOFF_ENABLE BIT[5]
  WIPWR_BUCK_HOLDOFF_DIS VALUE 0x0
  WIPWR_BUCK_HOLDOFF_EN VALUE 0x1
 CHG_OK_HW_SW_SELECT BIT[4]
  CHG_OK_SW VALUE 0x0
  CHG_OK_HW VALUE 0x1
 WIPWR_RST_ENABLE BIT[3]
  WIPWR_RST_DIS VALUE 0x0
  WIPWR_RST_EN VALUE 0x1
 DCIN_WIPWR_IRQ_SELECT BIT[2]
  DCIN_IRQ_SEL VALUE 0x0
  WIPWR_IRQ_SEL VALUE 0x1
 AICL_SWITCH_ENABLE BIT[1]
  WIPWR_AICL_SWITCH_DIS VALUE 0x0
  WIPWR_AICL_SWITCH_EN VALUE 0x1
 ZIN_ICL_ENABLE BIT[0]
  ICL_CHARGER_REGS VALUE 0x0
  ICL_WIPWR_REGS VALUE 0x1

ZIN_ICL_PT_HV ADDRESS 0x0096 RW
ZIN_ICL_PT_HV RESET_VALUE 0x13
 ZIN_ICL_PT_HV BIT[7:0]
  ZIN_ICL_PT_HV_0MA VALUE 0x00
  ZIN_ICL_PT_HV_25MA VALUE 0x01
  ZIN_ICL_PT_HV_50MA VALUE 0x02
  ZIN_ICL_PT_HV_75MA VALUE 0x03
  ZIN_ICL_PT_HV_100MA VALUE 0x04
  ZIN_ICL_PT_HV_125MA VALUE 0x05
  ZIN_ICL_PT_HV_150MA VALUE 0x06
  ZIN_ICL_PT_HV_175MA VALUE 0x07
  ZIN_ICL_PT_HV_200MA VALUE 0x08
  ZIN_ICL_PT_HV_225MA VALUE 0x09
  ZIN_ICL_PT_HV_250MA VALUE 0x0A
  ZIN_ICL_PT_HV_275MA VALUE 0x0B
  ZIN_ICL_PT_HV_300MA VALUE 0x0C
  ZIN_ICL_PT_HV_325MA VALUE 0x0D
  ZIN_ICL_PT_HV_350MA VALUE 0x0E
  ZIN_ICL_PT_HV_375MA VALUE 0x0F
  ZIN_ICL_PT_HV_400MA VALUE 0x10
  ZIN_ICL_PT_HV_425MA VALUE 0x11
  ZIN_ICL_PT_HV_450MA VALUE 0x12
  ZIN_ICL_PT_HV_475MA VALUE 0x13
  ZIN_ICL_PT_HV_500MA VALUE 0x14
  ZIN_ICL_PT_HV_525MA VALUE 0x15
  ZIN_ICL_PT_HV_550MA VALUE 0x16
  ZIN_ICL_PT_HV_575MA VALUE 0x17
  ZIN_ICL_PT_HV_600MA VALUE 0x18
  ZIN_ICL_PT_HV_625MA VALUE 0x19
  ZIN_ICL_PT_HV_650MA VALUE 0x1A
  ZIN_ICL_PT_HV_675MA VALUE 0x1B
  ZIN_ICL_PT_HV_700MA VALUE 0x1C
  ZIN_ICL_PT_HV_725MA VALUE 0x1D
  ZIN_ICL_PT_HV_750MA VALUE 0x1E
  ZIN_ICL_PT_HV_775MA VALUE 0x1F
  ZIN_ICL_PT_HV_800MA VALUE 0x20
  ZIN_ICL_PT_HV_825MA VALUE 0x21
  ZIN_ICL_PT_HV_850MA VALUE 0x22
  ZIN_ICL_PT_HV_875MA VALUE 0x23
  ZIN_ICL_PT_HV_900MA VALUE 0x24
  ZIN_ICL_PT_HV_925MA VALUE 0x25
  ZIN_ICL_PT_HV_950MA VALUE 0x26
  ZIN_ICL_PT_HV_975MA VALUE 0x27
  ZIN_ICL_PT_HV_1000MA VALUE 0x28
  ZIN_ICL_PT_HV_1025MA VALUE 0x29
  ZIN_ICL_PT_HV_1050MA VALUE 0x2A
  ZIN_ICL_PT_HV_1075MA VALUE 0x2B
  ZIN_ICL_PT_HV_1100MA VALUE 0x2C
  ZIN_ICL_PT_HV_1125MA VALUE 0x2D
  ZIN_ICL_PT_HV_1150MA VALUE 0x2E
  ZIN_ICL_PT_HV_1175MA VALUE 0x2F
  ZIN_ICL_PT_HV_1200MA VALUE 0x30
  ZIN_ICL_PT_HV_1225MA VALUE 0x31
  ZIN_ICL_PT_HV_1250MA VALUE 0x32
  ZIN_ICL_PT_HV_1275MA VALUE 0x33
  ZIN_ICL_PT_HV_1300MA VALUE 0x34
  ZIN_ICL_PT_HV_1325MA VALUE 0x35
  ZIN_ICL_PT_HV_1350MA VALUE 0x36
  ZIN_ICL_PT_HV_1375MA VALUE 0x37
  ZIN_ICL_PT_HV_1400MA VALUE 0x38
  ZIN_ICL_PT_HV_1425MA VALUE 0x39
  ZIN_ICL_PT_HV_1450MA VALUE 0x3A
  ZIN_ICL_PT_HV_1475MA VALUE 0x3B
  ZIN_ICL_PT_HV_1500MA VALUE 0x3C
  ZIN_ICL_PT_HV_1525MA VALUE 0x3D
  ZIN_ICL_PT_HV_1550MA VALUE 0x3E
  ZIN_ICL_PT_HV_1575MA VALUE 0x3F
  ZIN_ICL_PT_HV_1600MA VALUE 0x40
  ZIN_ICL_PT_HV_1625MA VALUE 0x41
  ZIN_ICL_PT_HV_1650MA VALUE 0x42
  ZIN_ICL_PT_HV_1675MA VALUE 0x43
  ZIN_ICL_PT_HV_1700MA VALUE 0x44
  ZIN_ICL_PT_HV_1725MA VALUE 0x45
  ZIN_ICL_PT_HV_1750MA VALUE 0x46
  ZIN_ICL_PT_HV_1775MA VALUE 0x47
  ZIN_ICL_PT_HV_1800MA VALUE 0x48
  ZIN_ICL_PT_HV_1825MA VALUE 0x49
  ZIN_ICL_PT_HV_1850MA VALUE 0x4A
  ZIN_ICL_PT_HV_1875MA VALUE 0x4B
  ZIN_ICL_PT_HV_1900MA VALUE 0x4C
  ZIN_ICL_PT_HV_1925MA VALUE 0x4D
  ZIN_ICL_PT_HV_1950MA VALUE 0x4E
  ZIN_ICL_PT_HV_1975MA VALUE 0x4F
  ZIN_ICL_PT_HV_2000MA VALUE 0x50
  ZIN_ICL_PT_HV_2025MA VALUE 0x51
  ZIN_ICL_PT_HV_2050MA VALUE 0x52
  ZIN_ICL_PT_HV_2075MA VALUE 0x53
  ZIN_ICL_PT_HV_2100MA VALUE 0x54
  ZIN_ICL_PT_HV_2125MA VALUE 0x55
  ZIN_ICL_PT_HV_2150MA VALUE 0x56
  ZIN_ICL_PT_HV_2175MA VALUE 0x57
  ZIN_ICL_PT_HV_2200MA VALUE 0x58
  ZIN_ICL_PT_HV_2225MA VALUE 0x59
  ZIN_ICL_PT_HV_2250MA VALUE 0x5A
  ZIN_ICL_PT_HV_2275MA VALUE 0x5B
  ZIN_ICL_PT_HV_2300MA VALUE 0x5C
  ZIN_ICL_PT_HV_2325MA VALUE 0x5D
  ZIN_ICL_PT_HV_2350MA VALUE 0x5E
  ZIN_ICL_PT_HV_2375MA VALUE 0x5F
  ZIN_ICL_PT_HV_2400MA VALUE 0x60
  ZIN_ICL_PT_HV_2425MA VALUE 0x61
  ZIN_ICL_PT_HV_2450MA VALUE 0x62
  ZIN_ICL_PT_HV_2475MA VALUE 0x63
  ZIN_ICL_PT_HV_2500MA VALUE 0x64
  ZIN_ICL_PT_HV_2525MA VALUE 0x65
  ZIN_ICL_PT_HV_2550MA VALUE 0x66
  ZIN_ICL_PT_HV_2575MA VALUE 0x67
  ZIN_ICL_PT_HV_2600MA VALUE 0x68
  ZIN_ICL_PT_HV_2625MA VALUE 0x69
  ZIN_ICL_PT_HV_2650MA VALUE 0x6A
  ZIN_ICL_PT_HV_2675MA VALUE 0x6B
  ZIN_ICL_PT_HV_2700MA VALUE 0x6C
  ZIN_ICL_PT_HV_2725MA VALUE 0x6D
  ZIN_ICL_PT_HV_2750MA VALUE 0x6E
  ZIN_ICL_PT_HV_2775MA VALUE 0x6F
  ZIN_ICL_PT_HV_2800MA VALUE 0x70
  ZIN_ICL_PT_HV_2825MA VALUE 0x71
  ZIN_ICL_PT_HV_2850MA VALUE 0x72
  ZIN_ICL_PT_HV_2875MA VALUE 0x73
  ZIN_ICL_PT_HV_2900MA VALUE 0x74
  ZIN_ICL_PT_HV_2925MA VALUE 0x75
  ZIN_ICL_PT_HV_2950MA VALUE 0x76
  ZIN_ICL_PT_HV_2975MA VALUE 0x77
  ZIN_ICL_PT_HV_3000MA VALUE 0x78

ZIN_ICL_MID_LV ADDRESS 0x0097 RW
ZIN_ICL_MID_LV RESET_VALUE 0x1C
 ZIN_ICL_MID_LV BIT[7:0]
  ZIN_ICL_MID_LV_0MA VALUE 0x00
  ZIN_ICL_MID_LV_25MA VALUE 0x01
  ZIN_ICL_MID_LV_50MA VALUE 0x02
  ZIN_ICL_MID_LV_75MA VALUE 0x03
  ZIN_ICL_MID_LV_100MA VALUE 0x04
  ZIN_ICL_MID_LV_125MA VALUE 0x05
  ZIN_ICL_MID_LV_150MA VALUE 0x06
  ZIN_ICL_MID_LV_175MA VALUE 0x07
  ZIN_ICL_MID_LV_200MA VALUE 0x08
  ZIN_ICL_MID_LV_225MA VALUE 0x09
  ZIN_ICL_MID_LV_250MA VALUE 0x0A
  ZIN_ICL_MID_LV_275MA VALUE 0x0B
  ZIN_ICL_MID_LV_300MA VALUE 0x0C
  ZIN_ICL_MID_LV_325MA VALUE 0x0D
  ZIN_ICL_MID_LV_350MA VALUE 0x0E
  ZIN_ICL_MID_LV_375MA VALUE 0x0F
  ZIN_ICL_MID_LV_400MA VALUE 0x10
  ZIN_ICL_MID_LV_425MA VALUE 0x11
  ZIN_ICL_MID_LV_450MA VALUE 0x12
  ZIN_ICL_MID_LV_475MA VALUE 0x13
  ZIN_ICL_MID_LV_500MA VALUE 0x14
  ZIN_ICL_MID_LV_525MA VALUE 0x15
  ZIN_ICL_MID_LV_550MA VALUE 0x16
  ZIN_ICL_MID_LV_575MA VALUE 0x17
  ZIN_ICL_MID_LV_600MA VALUE 0x18
  ZIN_ICL_MID_LV_625MA VALUE 0x19
  ZIN_ICL_MID_LV_650MA VALUE 0x1A
  ZIN_ICL_MID_LV_675MA VALUE 0x1B
  ZIN_ICL_MID_LV_700MA VALUE 0x1C
  ZIN_ICL_MID_LV_725MA VALUE 0x1D
  ZIN_ICL_MID_LV_750MA VALUE 0x1E
  ZIN_ICL_MID_LV_775MA VALUE 0x1F
  ZIN_ICL_MID_LV_800MA VALUE 0x20
  ZIN_ICL_MID_LV_825MA VALUE 0x21
  ZIN_ICL_MID_LV_850MA VALUE 0x22
  ZIN_ICL_MID_LV_875MA VALUE 0x23
  ZIN_ICL_MID_LV_900MA VALUE 0x24
  ZIN_ICL_MID_LV_925MA VALUE 0x25
  ZIN_ICL_MID_LV_950MA VALUE 0x26
  ZIN_ICL_MID_LV_975MA VALUE 0x27
  ZIN_ICL_MID_LV_1000MA VALUE 0x28
  ZIN_ICL_MID_LV_1025MA VALUE 0x29
  ZIN_ICL_MID_LV_1050MA VALUE 0x2A
  ZIN_ICL_MID_LV_1075MA VALUE 0x2B
  ZIN_ICL_MID_LV_1100MA VALUE 0x2C
  ZIN_ICL_MID_LV_1125MA VALUE 0x2D
  ZIN_ICL_MID_LV_1150MA VALUE 0x2E
  ZIN_ICL_MID_LV_1175MA VALUE 0x2F
  ZIN_ICL_MID_LV_1200MA VALUE 0x30
  ZIN_ICL_MID_LV_1225MA VALUE 0x31
  ZIN_ICL_MID_LV_1250MA VALUE 0x32
  ZIN_ICL_MID_LV_1275MA VALUE 0x33
  ZIN_ICL_MID_LV_1300MA VALUE 0x34
  ZIN_ICL_MID_LV_1325MA VALUE 0x35
  ZIN_ICL_MID_LV_1350MA VALUE 0x36
  ZIN_ICL_MID_LV_1375MA VALUE 0x37
  ZIN_ICL_MID_LV_1400MA VALUE 0x38
  ZIN_ICL_MID_LV_1425MA VALUE 0x39
  ZIN_ICL_MID_LV_1450MA VALUE 0x3A
  ZIN_ICL_MID_LV_1475MA VALUE 0x3B
  ZIN_ICL_MID_LV_1500MA VALUE 0x3C
  ZIN_ICL_MID_LV_1525MA VALUE 0x3D
  ZIN_ICL_MID_LV_1550MA VALUE 0x3E
  ZIN_ICL_MID_LV_1575MA VALUE 0x3F
  ZIN_ICL_MID_LV_1600MA VALUE 0x40
  ZIN_ICL_MID_LV_1625MA VALUE 0x41
  ZIN_ICL_MID_LV_1650MA VALUE 0x42
  ZIN_ICL_MID_LV_1675MA VALUE 0x43
  ZIN_ICL_MID_LV_1700MA VALUE 0x44
  ZIN_ICL_MID_LV_1725MA VALUE 0x45
  ZIN_ICL_MID_LV_1750MA VALUE 0x46
  ZIN_ICL_MID_LV_1775MA VALUE 0x47
  ZIN_ICL_MID_LV_1800MA VALUE 0x48
  ZIN_ICL_MID_LV_1825MA VALUE 0x49
  ZIN_ICL_MID_LV_1850MA VALUE 0x4A
  ZIN_ICL_MID_LV_1875MA VALUE 0x4B
  ZIN_ICL_MID_LV_1900MA VALUE 0x4C
  ZIN_ICL_MID_LV_1925MA VALUE 0x4D
  ZIN_ICL_MID_LV_1950MA VALUE 0x4E
  ZIN_ICL_MID_LV_1975MA VALUE 0x4F
  ZIN_ICL_MID_LV_2000MA VALUE 0x50
  ZIN_ICL_MID_LV_2025MA VALUE 0x51
  ZIN_ICL_MID_LV_2050MA VALUE 0x52
  ZIN_ICL_MID_LV_2075MA VALUE 0x53
  ZIN_ICL_MID_LV_2100MA VALUE 0x54
  ZIN_ICL_MID_LV_2125MA VALUE 0x55
  ZIN_ICL_MID_LV_2150MA VALUE 0x56
  ZIN_ICL_MID_LV_2175MA VALUE 0x57
  ZIN_ICL_MID_LV_2200MA VALUE 0x58
  ZIN_ICL_MID_LV_2225MA VALUE 0x59
  ZIN_ICL_MID_LV_2250MA VALUE 0x5A
  ZIN_ICL_MID_LV_2275MA VALUE 0x5B
  ZIN_ICL_MID_LV_2300MA VALUE 0x5C
  ZIN_ICL_MID_LV_2325MA VALUE 0x5D
  ZIN_ICL_MID_LV_2350MA VALUE 0x5E
  ZIN_ICL_MID_LV_2375MA VALUE 0x5F
  ZIN_ICL_MID_LV_2400MA VALUE 0x60
  ZIN_ICL_MID_LV_2425MA VALUE 0x61
  ZIN_ICL_MID_LV_2450MA VALUE 0x62
  ZIN_ICL_MID_LV_2475MA VALUE 0x63
  ZIN_ICL_MID_LV_2500MA VALUE 0x64
  ZIN_ICL_MID_LV_2525MA VALUE 0x65
  ZIN_ICL_MID_LV_2550MA VALUE 0x66
  ZIN_ICL_MID_LV_2575MA VALUE 0x67
  ZIN_ICL_MID_LV_2600MA VALUE 0x68
  ZIN_ICL_MID_LV_2625MA VALUE 0x69
  ZIN_ICL_MID_LV_2650MA VALUE 0x6A
  ZIN_ICL_MID_LV_2675MA VALUE 0x6B
  ZIN_ICL_MID_LV_2700MA VALUE 0x6C
  ZIN_ICL_MID_LV_2725MA VALUE 0x6D
  ZIN_ICL_MID_LV_2750MA VALUE 0x6E
  ZIN_ICL_MID_LV_2775MA VALUE 0x6F
  ZIN_ICL_MID_LV_2800MA VALUE 0x70
  ZIN_ICL_MID_LV_2825MA VALUE 0x71
  ZIN_ICL_MID_LV_2850MA VALUE 0x72
  ZIN_ICL_MID_LV_2875MA VALUE 0x73
  ZIN_ICL_MID_LV_2900MA VALUE 0x74
  ZIN_ICL_MID_LV_2925MA VALUE 0x75
  ZIN_ICL_MID_LV_2950MA VALUE 0x76
  ZIN_ICL_MID_LV_2975MA VALUE 0x77
  ZIN_ICL_MID_LV_3000MA VALUE 0x78

ZIN_ICL_MID_HV ADDRESS 0x0098 RW
ZIN_ICL_MID_HV RESET_VALUE 0x16
 ZIN_ICL_MID_HV BIT[7:0]
  ZIN_ICL_MID_HV_0MA VALUE 0x00
  ZIN_ICL_MID_HV_25MA VALUE 0x01
  ZIN_ICL_MID_HV_50MA VALUE 0x02
  ZIN_ICL_MID_HV_75MA VALUE 0x03
  ZIN_ICL_MID_HV_100MA VALUE 0x04
  ZIN_ICL_MID_HV_125MA VALUE 0x05
  ZIN_ICL_MID_HV_150MA VALUE 0x06
  ZIN_ICL_MID_HV_175MA VALUE 0x07
  ZIN_ICL_MID_HV_200MA VALUE 0x08
  ZIN_ICL_MID_HV_225MA VALUE 0x09
  ZIN_ICL_MID_HV_250MA VALUE 0x0A
  ZIN_ICL_MID_HV_275MA VALUE 0x0B
  ZIN_ICL_MID_HV_300MA VALUE 0x0C
  ZIN_ICL_MID_HV_325MA VALUE 0x0D
  ZIN_ICL_MID_HV_350MA VALUE 0x0E
  ZIN_ICL_MID_HV_375MA VALUE 0x0F
  ZIN_ICL_MID_HV_400MA VALUE 0x10
  ZIN_ICL_MID_HV_425MA VALUE 0x11
  ZIN_ICL_MID_HV_450MA VALUE 0x12
  ZIN_ICL_MID_HV_475MA VALUE 0x13
  ZIN_ICL_MID_HV_500MA VALUE 0x14
  ZIN_ICL_MID_HV_525MA VALUE 0x15
  ZIN_ICL_MID_HV_550MA VALUE 0x16
  ZIN_ICL_MID_HV_575MA VALUE 0x17
  ZIN_ICL_MID_HV_600MA VALUE 0x18
  ZIN_ICL_MID_HV_625MA VALUE 0x19
  ZIN_ICL_MID_HV_650MA VALUE 0x1A
  ZIN_ICL_MID_HV_675MA VALUE 0x1B
  ZIN_ICL_MID_HV_700MA VALUE 0x1C
  ZIN_ICL_MID_HV_725MA VALUE 0x1D
  ZIN_ICL_MID_HV_750MA VALUE 0x1E
  ZIN_ICL_MID_HV_775MA VALUE 0x1F
  ZIN_ICL_MID_HV_800MA VALUE 0x20
  ZIN_ICL_MID_HV_825MA VALUE 0x21
  ZIN_ICL_MID_HV_850MA VALUE 0x22
  ZIN_ICL_MID_HV_875MA VALUE 0x23
  ZIN_ICL_MID_HV_900MA VALUE 0x24
  ZIN_ICL_MID_HV_925MA VALUE 0x25
  ZIN_ICL_MID_HV_950MA VALUE 0x26
  ZIN_ICL_MID_HV_975MA VALUE 0x27
  ZIN_ICL_MID_HV_1000MA VALUE 0x28
  ZIN_ICL_MID_HV_1025MA VALUE 0x29
  ZIN_ICL_MID_HV_1050MA VALUE 0x2A
  ZIN_ICL_MID_HV_1075MA VALUE 0x2B
  ZIN_ICL_MID_HV_1100MA VALUE 0x2C
  ZIN_ICL_MID_HV_1125MA VALUE 0x2D
  ZIN_ICL_MID_HV_1150MA VALUE 0x2E
  ZIN_ICL_MID_HV_1175MA VALUE 0x2F
  ZIN_ICL_MID_HV_1200MA VALUE 0x30
  ZIN_ICL_MID_HV_1225MA VALUE 0x31
  ZIN_ICL_MID_HV_1250MA VALUE 0x32
  ZIN_ICL_MID_HV_1275MA VALUE 0x33
  ZIN_ICL_MID_HV_1300MA VALUE 0x34
  ZIN_ICL_MID_HV_1325MA VALUE 0x35
  ZIN_ICL_MID_HV_1350MA VALUE 0x36
  ZIN_ICL_MID_HV_1375MA VALUE 0x37
  ZIN_ICL_MID_HV_1400MA VALUE 0x38
  ZIN_ICL_MID_HV_1425MA VALUE 0x39
  ZIN_ICL_MID_HV_1450MA VALUE 0x3A
  ZIN_ICL_MID_HV_1475MA VALUE 0x3B
  ZIN_ICL_MID_HV_1500MA VALUE 0x3C
  ZIN_ICL_MID_HV_1525MA VALUE 0x3D
  ZIN_ICL_MID_HV_1550MA VALUE 0x3E
  ZIN_ICL_MID_HV_1575MA VALUE 0x3F
  ZIN_ICL_MID_HV_1600MA VALUE 0x40
  ZIN_ICL_MID_HV_1625MA VALUE 0x41
  ZIN_ICL_MID_HV_1650MA VALUE 0x42
  ZIN_ICL_MID_HV_1675MA VALUE 0x43
  ZIN_ICL_MID_HV_1700MA VALUE 0x44
  ZIN_ICL_MID_HV_1725MA VALUE 0x45
  ZIN_ICL_MID_HV_1750MA VALUE 0x46
  ZIN_ICL_MID_HV_1775MA VALUE 0x47
  ZIN_ICL_MID_HV_1800MA VALUE 0x48
  ZIN_ICL_MID_HV_1825MA VALUE 0x49
  ZIN_ICL_MID_HV_1850MA VALUE 0x4A
  ZIN_ICL_MID_HV_1875MA VALUE 0x4B
  ZIN_ICL_MID_HV_1900MA VALUE 0x4C
  ZIN_ICL_MID_HV_1925MA VALUE 0x4D
  ZIN_ICL_MID_HV_1950MA VALUE 0x4E
  ZIN_ICL_MID_HV_1975MA VALUE 0x4F
  ZIN_ICL_MID_HV_2000MA VALUE 0x50
  ZIN_ICL_MID_HV_2025MA VALUE 0x51
  ZIN_ICL_MID_HV_2050MA VALUE 0x52
  ZIN_ICL_MID_HV_2075MA VALUE 0x53
  ZIN_ICL_MID_HV_2100MA VALUE 0x54
  ZIN_ICL_MID_HV_2125MA VALUE 0x55
  ZIN_ICL_MID_HV_2150MA VALUE 0x56
  ZIN_ICL_MID_HV_2175MA VALUE 0x57
  ZIN_ICL_MID_HV_2200MA VALUE 0x58
  ZIN_ICL_MID_HV_2225MA VALUE 0x59
  ZIN_ICL_MID_HV_2250MA VALUE 0x5A
  ZIN_ICL_MID_HV_2275MA VALUE 0x5B
  ZIN_ICL_MID_HV_2300MA VALUE 0x5C
  ZIN_ICL_MID_HV_2325MA VALUE 0x5D
  ZIN_ICL_MID_HV_2350MA VALUE 0x5E
  ZIN_ICL_MID_HV_2375MA VALUE 0x5F
  ZIN_ICL_MID_HV_2400MA VALUE 0x60
  ZIN_ICL_MID_HV_2425MA VALUE 0x61
  ZIN_ICL_MID_HV_2450MA VALUE 0x62
  ZIN_ICL_MID_HV_2475MA VALUE 0x63
  ZIN_ICL_MID_HV_2500MA VALUE 0x64
  ZIN_ICL_MID_HV_2525MA VALUE 0x65
  ZIN_ICL_MID_HV_2550MA VALUE 0x66
  ZIN_ICL_MID_HV_2575MA VALUE 0x67
  ZIN_ICL_MID_HV_2600MA VALUE 0x68
  ZIN_ICL_MID_HV_2625MA VALUE 0x69
  ZIN_ICL_MID_HV_2650MA VALUE 0x6A
  ZIN_ICL_MID_HV_2675MA VALUE 0x6B
  ZIN_ICL_MID_HV_2700MA VALUE 0x6C
  ZIN_ICL_MID_HV_2725MA VALUE 0x6D
  ZIN_ICL_MID_HV_2750MA VALUE 0x6E
  ZIN_ICL_MID_HV_2775MA VALUE 0x6F
  ZIN_ICL_MID_HV_2800MA VALUE 0x70
  ZIN_ICL_MID_HV_2825MA VALUE 0x71
  ZIN_ICL_MID_HV_2850MA VALUE 0x72
  ZIN_ICL_MID_HV_2875MA VALUE 0x73
  ZIN_ICL_MID_HV_2900MA VALUE 0x74
  ZIN_ICL_MID_HV_2925MA VALUE 0x75
  ZIN_ICL_MID_HV_2950MA VALUE 0x76
  ZIN_ICL_MID_HV_2975MA VALUE 0x77
  ZIN_ICL_MID_HV_3000MA VALUE 0x78

ENG_SSUPPLY_CFG1 ADDRESS 0x00C0 RW
ENG_SSUPPLY_CFG1 RESET_VALUE 0x90
 ENG_SSUPPLY_12V_OV_OPT BIT[7:6]
 ENG_SSUPPLY_BUCK_CLMP_SEL BIT[5:4]
 ENG_SSUPPLY_CFG_IIN_LMT_BYPASS BIT[3:2]
 ENG_SSUPPLY_RESERVE1_NOT_USED BIT[1:0]

ENG_SSUPPLY_CFG2 ADDRESS 0x00C1 RW
ENG_SSUPPLY_CFG2 RESET_VALUE 0xC3
 ENG_SSUPPLY_DIS_SSDONE_CTRL_MIDS BIT[7]
 ENG_SSUPPLY_SEL_5V_SYSON_LDO BIT[6]
 ENG_SSUPPLY_RESERVE2_NOT_USED BIT[5:4]
 ENG_SSUPPLY_IVREF_OTG_SS BIT[2:0]

ENG_SSUPPLY_CFG3 ADDRESS 0x00C2 RW
ENG_SSUPPLY_CFG3 RESET_VALUE 0x10
 ENG_SSUPPLY_HI_RES BIT[7]
 ENG_SSUPPLY_HI_CAP BIT[6]
 ENG_SSUPPLY_BOOST_CLMP_SEL BIT[5:4]
 ENG_SSUPPLY_CFG_SKIP_TH_V0P2 BIT[3]
 ENG_SSUPPLY_CFG_SYSOV_TH_4P8 BIT[2]
 ENG_SSUPPLY_5V_OV_OPT BIT[0]

TM_SSUPPLY ADDRESS 0x00E2 RW
TM_SSUPPLY RESET_VALUE 0x00
 TM_SSUPPLY_SOFTSTART BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x09
 TRIM_NUM BIT[7:0]

TR_SSUPPLY_DAC_OFFS ADDRESS 0x00F1 RW
TR_SSUPPLY_DAC_OFFS RESET_VALUE 0x00
 TR_SSUPPLY_POS_DACOFFS BIT[4]
 TR_SSUPPLY_DAC_OFFS BIT[3:0]

TR_SSUPPLY_IIN_REF_BUCK_HC ADDRESS 0x00F2 RW
TR_SSUPPLY_IIN_REF_BUCK_HC RESET_VALUE 0x00
 TR_SSUPPLY_IIN_REF_BUCK_HC BIT[4:0]

TR_SSUPPLY_IIN_REF_BUCK_LC ADDRESS 0x00F3 RW
TR_SSUPPLY_IIN_REF_BUCK_LC RESET_VALUE 0x00
 TR_SSUPPLY_IIN_REF_BUCK_LC BIT[4:0]

TR_SSUPPLY_IIN_REF_BOOST ADDRESS 0x00F4 RW
TR_SSUPPLY_IIN_REF_BOOST RESET_VALUE 0x00
 TR_SSUPPLY_IIN_REF_BOOST BIT[4:0]

TR_SSUPPLY_ICHG_REF_PRECHARGE ADDRESS 0x00F5 RW
TR_SSUPPLY_ICHG_REF_PRECHARGE RESET_VALUE 0x00
 TR_SSUPPLY_ICHG_REF_PRECHARGE BIT[4:0]

TR_SSUPPLY_ICHG_REF_LINEAR_LC ADDRESS 0x00F6 RW
TR_SSUPPLY_ICHG_REF_LINEAR_LC RESET_VALUE 0x00
 TR_SSUPPLY_ICHG_REF_LINEAR_LC BIT[4:0]

TR_SSUPPLY_ICHG_REF_LINEAR_HC ADDRESS 0x00F7 RW
TR_SSUPPLY_ICHG_REF_LINEAR_HC RESET_VALUE 0x00
 TR_SSUPPLY_ICHG_REF_LINEAR_HC BIT[4:0]

TR_SSUPPLY_ICHG_REF_FULLON_LC ADDRESS 0x00F8 RW
TR_SSUPPLY_ICHG_REF_FULLON_LC RESET_VALUE 0x00
 TR_SSUPPLY_ICHG_REF_FULLON_LC BIT[4:0]

TR_SSUPPLY_ICHG_REF_FULLON_HC ADDRESS 0x00F9 RW
TR_SSUPPLY_ICHG_REF_FULLON_HC RESET_VALUE 0x00
 TR_SSUPPLY_ICHG_REF_FULLON_HC BIT[4:0]

QNOVO_BASE BASE 0x00001500 qnovoaddr 31:0

 qnovo MODULE OFFSET=QNOVO_BASE+0x00000000 MAX=QNOVO_BASE+0x000000FF APRE=QNOVO_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.QNOVO_BASE.QNOVO
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]
  CHARGER VALUE 0x02

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x67
 SUBTYPE BIT[7:0]
  QNOVO VALUE 0x67

PTTIME_STS ADDRESS 0x0007 R
PTTIME_STS RESET_VALUE 0x00
 PTTIME BIT[7:0]

PTRAIN_STS ADDRESS 0x0008 R
PTRAIN_STS RESET_VALUE 0x00
 PHASE1_DONE BIT[7]
 PHASE2_DONE BIT[6]
 PHASE3_DONE BIT[5]
 DIODE1 BIT[4]
 DIODE2 BIT[3]
 DIODE3 BIT[2]
 VLIM BIT[1]
 INACT_TIME_EXP BIT[0]

ERROR_STATUS ADDRESS 0x0009 R
ERROR_STATUS RESET_VALUE 0x00
 CHGR_ERR BIT[1]
  NO_ERROR VALUE 0x0
  ERROR_EXISTS VALUE 0x1

ERROR_STATUS2 ADDRESS 0x000A R
ERROR_STATUS2 RESET_VALUE 0x00
 RAW_CHGR_ERR BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 CHGR_ERR BIT[1]
 PTRAIN_DONE BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x03
 CHGR_ERR BIT[1]
 PTRAIN_DONE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x03
 CHGR_ERR BIT[1]
 PTRAIN_DONE BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x02
 CHGR_ERR BIT[1]
 PTRAIN_DONE BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 CHGR_ERR BIT[1]
 PTRAIN_DONE BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 CHGR_ERR BIT[1]
 PTRAIN_DONE BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 CHGR_ERR BIT[1]
 PTRAIN_DONE BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x0X
 CHGR_ERR BIT[1]
 PTRAIN_DONE BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x0X
 CHGR_ERR BIT[1]
 PTRAIN_DONE BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

PE_CTRL ADDRESS 0x0040 RW
PE_CTRL RESET_VALUE 0x67
 DISCHG_THRESH BIT[7:6]
 DISCHG_SAMPLES BIT[5]
 SW_INACT_TIMER BIT[4:3]
 PHASE3_EN BIT[2]
 PHASE2_EN BIT[1]
 PHASE1_EN BIT[0]

PREST1_CTRL ADDRESS 0x0041 RW
PREST1_CTRL RESET_VALUE 0x00
 PREST1 BIT[7:0]

PPULS1_LSB_CTRL ADDRESS 0x0042 RW
PPULS1_LSB_CTRL RESET_VALUE 0x00
 PPULS1_LSB BIT[7:0]

PPULS1_MSB_CTRL ADDRESS 0x0043 RW
PPULS1_MSB_CTRL RESET_VALUE 0x00
 PPULS1_MSB BIT[7:0]

NREST1_CTRL ADDRESS 0x0044 RW
NREST1_CTRL RESET_VALUE 0x00
 NREST1 BIT[7:0]

NPULS1_CTRL ADDRESS 0x0045 RW
NPULS1_CTRL RESET_VALUE 0x00
 NPULS1 BIT[7:0]

PPCNT_CTRL ADDRESS 0x0046 RW
PPCNT_CTRL RESET_VALUE 0x00
 PPCNT BIT[7:0]

VLIM1_LSB_CTRL ADDRESS 0x0047 RW
VLIM1_LSB_CTRL RESET_VALUE 0x00
 VLIM1_LSB BIT[7:0]

VLIM1_MSB_CTRL ADDRESS 0x0048 RW
VLIM1_MSB_CTRL RESET_VALUE 0x00
 VLIM1_MSB BIT[4:0]

PTRAIN_EN ADDRESS 0x0049 RW
PTRAIN_EN RESET_VALUE 0x00
 PTRAIN_EN_CMD BIT[0]

PE_CTRL2 ADDRESS 0x004A RW
PE_CTRL2 RESET_VALUE 0x00
 ZERO_CHARGE_DURING_GAP BIT[6]

PREST2_LSB_CTRL ADDRESS 0x0050 RW
PREST2_LSB_CTRL RESET_VALUE 0x00
 PREST2_LSB BIT[7:0]

PREST2_MSB_CTRL ADDRESS 0x0051 RW
PREST2_MSB_CTRL RESET_VALUE 0x00
 PREST2_MSB BIT[7:0]

PPULS2_LSB_CTRL ADDRESS 0x0052 RW
PPULS2_LSB_CTRL RESET_VALUE 0x00
 PPULS2_LSB BIT[7:0]

PPULS2_MSB_CTRL ADDRESS 0x0053 RW
PPULS2_MSB_CTRL RESET_VALUE 0x00
 PPULS2_MSB BIT[7:0]

NREST2_CTRL ADDRESS 0x0054 RW
NREST2_CTRL RESET_VALUE 0x00
 NREST2 BIT[7:0]

NPULS2_CTRL ADDRESS 0x0055 RW
NPULS2_CTRL RESET_VALUE 0x00
 NPULS2 BIT[7:0]

VLIM2_LSB_CTRL ADDRESS 0x0056 RW
VLIM2_LSB_CTRL RESET_VALUE 0x00
 VLIM2_LSB BIT[7:0]

VLIM2_MSB_CTRL ADDRESS 0x0057 RW
VLIM2_MSB_CTRL RESET_VALUE 0x00
 VLIM2_MSB BIT[4:0]

PVOLT1_LSB ADDRESS 0x0060 R
PVOLT1_LSB RESET_VALUE 0x00
 PVOLT1_LSB BIT[7:0]

PVOLT1_MSB ADDRESS 0x0061 R
PVOLT1_MSB RESET_VALUE 0x00
 PVOLT1_MSB BIT[4:0]

PCUR1_LSB ADDRESS 0x0062 R
PCUR1_LSB RESET_VALUE 0x00
 PCUR1_LSB BIT[7:0]

PCUR1_MSB ADDRESS 0x0063 R
PCUR1_MSB RESET_VALUE 0x00
 PCUR1_MSB BIT[5:0]

PVOLT2_LSB ADDRESS 0x0070 R
PVOLT2_LSB RESET_VALUE 0x00
 PVOLT2_LSB BIT[7:0]

PVOLT2_MSB ADDRESS 0x0071 R
PVOLT2_MSB RESET_VALUE 0x00
 PVOLT2_MSB BIT[4:0]

RVOLT2_LSB ADDRESS 0x0072 R
RVOLT2_LSB RESET_VALUE 0x00
 RVOLT2_LSB BIT[7:0]

RVOLT2_MSB ADDRESS 0x0073 R
RVOLT2_MSB RESET_VALUE 0x00
 RVOLT2_MSB BIT[4:0]

PCUR2_LSB ADDRESS 0x0074 R
PCUR2_LSB RESET_VALUE 0x00
 PCUR2_LSB BIT[7:0]

PCUR2_MSB ADDRESS 0x0075 R
PCUR2_MSB RESET_VALUE 0x00
 PCUR2_MSB BIT[5:0]

SCNT ADDRESS 0x0080 RW
SCNT RESET_VALUE 0x00
 SCNT BIT[7:0]

VMAX_LSB ADDRESS 0x0090 R
VMAX_LSB RESET_VALUE 0x00
 VMAX_LSB BIT[7:0]

VMAX_MSB ADDRESS 0x0091 R
VMAX_MSB RESET_VALUE 0x00
 VMAX_MSB BIT[4:0]

SNUM ADDRESS 0x0092 R
SNUM RESET_VALUE 0x00
 SNUM BIT[7:0]

IADC_OFFSET_0 ADDRESS 0x00A0 R
IADC_OFFSET_0 RESET_VALUE 0x00
 IADC_OFFSET_0 BIT[7:0]

IADC_OFFSET_1 ADDRESS 0x00A1 R
IADC_OFFSET_1 RESET_VALUE 0x00
 IADC_OFFSET_1 BIT[7:0]

IADC_GAIN_0 ADDRESS 0x00A2 R
IADC_GAIN_0 RESET_VALUE 0x00
 IADC_GAIN_0 BIT[7:0]

IADC_GAIN_1 ADDRESS 0x00A3 R
IADC_GAIN_1 RESET_VALUE 0x00
 IADC_GAIN_1 BIT[7:0]

VADC_OFFSET ADDRESS 0x00A4 R
VADC_OFFSET RESET_VALUE 0x00
 VADC_OFFSET BIT[7:0]

VADC_GAIN_0 ADDRESS 0x00A5 R
VADC_GAIN_0 RESET_VALUE 0x00
 VADC_GAIN_0 BIT[7:0]

VADC_GAIN_1 ADDRESS 0x00A6 R
VADC_GAIN_1 RESET_VALUE 0x00
 VADC_GAIN_1 BIT[7:0]

SPARE ADDRESS 0x00A7 R
SPARE RESET_VALUE 0x00
 SPARE BIT[7:0]

STRM_CTRL ADDRESS 0x00A8 RW
STRM_CTRL RESET_VALUE 0x80
 INV_IADC_BITSTRM BIT[7]
  DONT_INVERT VALUE 0x0
  INVERT VALUE 0x1

IADC_OFFSET_OVR_VAL ADDRESS 0x00A9 RW
IADC_OFFSET_OVR_VAL RESET_VALUE 0x00
 IADC_OFFSET_OVR_VAL BIT[7:0]

IADC_OFFSET_OVR ADDRESS 0x00AA RW
IADC_OFFSET_OVR RESET_VALUE 0x00
 IADC_OFFSET_OVR BIT[0]

DISABLE_CHARGING ADDRESS 0x00AB RW
DISABLE_CHARGING RESET_VALUE 0x00
 ALLOW_ERROR BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 CHGR_ERR_VAL BIT[1]
 PTRAIN_DONE_VAL BIT[0]

TESTMODE_CTRL ADDRESS 0x00E2 RW
TESTMODE_CTRL RESET_VALUE 0x00
 TEST_CTRL BIT[7:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x08
 TRIM_NUM BIT[7:0]

TR_IADC_OFFSET_0 ADDRESS 0x00F1 RW
TR_IADC_OFFSET_0 RESET_VALUE 0x00
 TR_IADC_OFFSET_0 BIT[7:0]

TR_IADC_OFFSET_1 ADDRESS 0x00F2 RW
TR_IADC_OFFSET_1 RESET_VALUE 0x00
 TR_IADC_OFFSET_1 BIT[7:0]

TR_IADC_GAIN_0 ADDRESS 0x00F3 RW
TR_IADC_GAIN_0 RESET_VALUE 0x00
 TR_IADC_GAIN_0 BIT[7:0]

TR_IADC_GAIN_1 ADDRESS 0x00F4 RW
TR_IADC_GAIN_1 RESET_VALUE 0x00
 TR_IADC_GAIN_1 BIT[7:0]

TR_VADC_OFFSET ADDRESS 0x00F5 RW
TR_VADC_OFFSET RESET_VALUE 0x00
 TR_VADC_OFFSET BIT[7:0]

TR_VADC_GAIN_0 ADDRESS 0x00F6 RW
TR_VADC_GAIN_0 RESET_VALUE 0x00
 TR_VADC_GAIN_0 BIT[7:0]

TR_VADC_GAIN_1 ADDRESS 0x00F7 RW
TR_VADC_GAIN_1 RESET_VALUE 0x00
 TR_VADC_GAIN_1 BIT[7:0]

TR_SPARE ADDRESS 0x00F8 RW
TR_SPARE RESET_VALUE 0x00
 TR_SPARE BIT[7:0]

SCHG_MISC_BASE BASE 0x00001600 schg_miscaddr 31:0

 schg_misc MODULE OFFSET=SCHG_MISC_BASE+0x00000000 MAX=SCHG_MISC_BASE+0x000000FF APRE=SCHG_MISC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SCHG_MISC_BASE.SCHG_MISC
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x65
 SUBTYPE BIT[7:0]

HAS_LDO_MODE ADDRESS 0x0020 R
HAS_LDO_MODE RESET_VALUE 0x01
 HAS_LDO_MODE BIT[7:0]

HAS_FLASH ADDRESS 0x0021 R
HAS_FLASH RESET_VALUE 0x01
 HAS_FLASH BIT[7:0]

HAS_LO_NEW ADDRESS 0x0022 R
HAS_LO_NEW RESET_VALUE 0x01
 HAS_LO_NEW BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

SPARE ADDRESS 0x00DF RW
SPARE RESET_VALUE 0x02
 RFU BIT[1:0]

TEMP_RANGE_STATUS ADDRESS 0x0006 R
TEMP_RANGE_STATUS RESET_VALUE 0xXX
 BUCK_OC BIT[7]
 THERM_REG_ACTIVE BIT[6]
 TLIM BIT[5]
 ALERT_LEVEL BIT[4]
 TEMP_ABOVE_RANGE BIT[3]
 TEMP_WITHIN_RANGE BIT[2]
 TEMP_BELOW_RANGE BIT[1]
 THERMREG_DISABLED BIT[0]

ICL_STATUS ADDRESS 0x0007 R
ICL_STATUS RESET_VALUE 0xXX
 INPUT_CURRENT_LIMIT BIT[7:0]

ADAPTER_5V_ICL_STATUS ADDRESS 0x0008 R
ADAPTER_5V_ICL_STATUS RESET_VALUE 0xXX
 ADAPTER_5V_ICL BIT[7:0]

ADAPTER_9V_ICL_STATUS ADDRESS 0x0009 R
ADAPTER_9V_ICL_STATUS RESET_VALUE 0xXX
 ADAPTER_9V_ICL BIT[7:0]

AICL_STATUS ADDRESS 0x000A R
AICL_STATUS RESET_VALUE 0xXX
 ICL_OVERRIDE_LATCH BIT[7]
 SOFT_ILIMIT BIT[6]
 HIGHEST_DC BIT[5]
 USBIN_CH_COLLAPSE BIT[4]
 DCIN_CH_COLLAPSE BIT[3]
 ICL_IMIN BIT[2]
 AICL_FAIL BIT[1]
 AICL_DONE BIT[0]

POWER_PATH_STATUS ADDRESS 0x000B R
POWER_PATH_STATUS RESET_VALUE 0xXX
 INPUT_SS_DONE BIT[7]
 USBIN_SUSPEND BIT[6]
 DCIN_SUSPEND BIT[5]
 USE_USBIN BIT[4]
 USE_DCIN BIT[3]
 POWER_PATH BIT[2:1]
 VALID_INPUT_POWER_SOURCE BIT[0]

WDOG_STATUS ADDRESS 0x000C R
WDOG_STATUS RESET_VALUE 0xXX
 WDOG_STATUS_7 BIT[7]
 WDOG_STATUS_6 BIT[6]
 WDOG_STATUS_5 BIT[5]
 WDOG_STATUS_4 BIT[4]
 WDOG_STATUS_3 BIT[3]
 WDOG_STATUS_2 BIT[2]
 WDOG_STATUS_1 BIT[1]
 BARK_BITE_STATUS BIT[0]

SYSOK_REASON_STATUS ADDRESS 0x000D R
SYSOK_REASON_STATUS RESET_VALUE 0x0X
 SYSOK_REASON_STATUS_7 BIT[7]
 SYSOK_REASON_STATUS_6 BIT[6]
 SYSOK_REASON_STATUS_5 BIT[5]
 SYSOK_REASON_STATUS_4 BIT[4]
 SYSOK_REASON_STATUS_3 BIT[3]
 SYSOK_REASON_STATUS_2 BIT[2]
 SYSOK_REASON_DCIN BIT[1]
 SYSOK_REASON_USBIN BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
 SWITCHER_POWER_OK_RT_STS BIT[7]
 TEMPERATURE_CHANGE_RT_STS BIT[6]
 INPUT_CURRENT_LIMITING_RT_STS BIT[5]
 HIGH_DUTY_CYCLE_RT_STS BIT[4]
 AICL_DONE_RT_STS BIT[3]
 AICL_FAIL_RT_STS BIT[2]
 WDOG_BARK_RT_STS BIT[1]
 WDOG_SNARL_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0xFF
 SWITCHER_POWER_OK_TYPE BIT[7]
 TEMPERATURE_CHANGE_TYPE BIT[6]
 INPUT_CURRENT_LIMITING_TYPE BIT[5]
 HIGH_DUTY_CYCLE_TYPE BIT[4]
 AICL_DONE_TYPE BIT[3]
 AICL_FAIL_TYPE BIT[2]
 WDOG_BARK_TYPE BIT[1]
 WDOG_SNARL_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0xFF
 SWITCHER_POWER_OK_HIGH BIT[7]
 TEMPERATURE_CHANGE_HIGH BIT[6]
 INPUT_CURRENT_LIMITING_HIGH BIT[5]
 HIGH_DUTY_CYCLE_HIGH BIT[4]
 AICL_DONE_HIGH BIT[3]
 AICL_FAIL_HIGH BIT[2]
 WDOG_BARK_HIGH BIT[1]
 WDOG_SNARL_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0xFC
 SWITCHER_POWER_OK_LOW BIT[7]
 TEMPERATURE_CHANGE_LOW BIT[6]
 INPUT_CURRENT_LIMITING_LOW BIT[5]
 HIGH_DUTY_CYCLE_LOW BIT[4]
 AICL_DONE_LOW BIT[3]
 AICL_FAIL_LOW BIT[2]
 WDOG_BARK_LOW BIT[1]
 WDOG_SNARL_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SWITCHER_POWER_OK_LATCHED_CLR BIT[7]
 TEMPERATURE_CHANGE_LATCHED_CLR BIT[6]
 INPUT_CURRENT_LIMITING_LATCHED_CLR BIT[5]
 HIGH_DUTY_CYCLE_LATCHED_CLR BIT[4]
 AICL_DONE_LATCHED_CLR BIT[3]
 AICL_FAIL_LATCHED_CLR BIT[2]
 WDOG_BARK_LATCHED_CLR BIT[1]
 WDOG_SNARL_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SWITCHER_POWER_OK_EN_SET BIT[7]
 TEMPERATURE_CHANGE_EN_SET BIT[6]
 INPUT_CURRENT_LIMITING_EN_SET BIT[5]
 HIGH_DUTY_CYCLE_EN_SET BIT[4]
 AICL_DONE_EN_SET BIT[3]
 AICL_FAIL_EN_SET BIT[2]
 WDOG_BARK_EN_SET BIT[1]
 WDOG_SNARL_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SWITCHER_POWER_OK_EN_CLR BIT[7]
 TEMPERATURE_CHANGE_EN_CLR BIT[6]
 INPUT_CURRENT_LIMITING_EN_CLR BIT[5]
 HIGH_DUTY_CYCLE_EN_CLR BIT[4]
 AICL_DONE_EN_CLR BIT[3]
 AICL_FAIL_EN_CLR BIT[2]
 WDOG_BARK_EN_CLR BIT[1]
 WDOG_SNARL_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
 SWITCHER_POWER_OK_LATCHED_STS BIT[7]
 TEMPERATURE_CHANGE_LATCHED_STS BIT[6]
 INPUT_CURRENT_LIMITING_LATCHED_STS BIT[5]
 HIGH_DUTY_CYCLE_LATCHED_STS BIT[4]
 AICL_DONE_LATCHED_STS BIT[3]
 AICL_FAIL_LATCHED_STS BIT[2]
 WDOG_BARK_LATCHED_STS BIT[1]
 WDOG_SNARL_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
 SWITCHER_POWER_OK_PENDING_STS BIT[7]
 TEMPERATURE_CHANGE_PENDING_STS BIT[6]
 INPUT_CURRENT_LIMITING_PENDING_STS BIT[5]
 HIGH_DUTY_CYCLE_PENDING_STS BIT[4]
 AICL_DONE_PENDING_STS BIT[3]
 AICL_FAIL_PENDING_STS BIT[2]
 WDOG_BARK_PENDING_STS BIT[1]
 WDOG_SNARL_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SWITCHER_POWER_VAL BIT[7]
 TEMPERATURE_CHANGE_VAL BIT[6]
 INPUT_CURRENT_LIMITING_VAL BIT[5]
 HIGH_DUTY_CYCLE_VAL BIT[4]
 AICL_DONE_VAL BIT[3]
 AICL_FAIL_VAL BIT[2]
 WDOG_BARK_VAL BIT[1]
 WDOG_SNARL_VAL BIT[0]

WDOG_RST ADDRESS 0x0040 W
WDOG_RST RESET_VALUE 0x00
 WDOG_RST BIT[0]

AFP_MODE ADDRESS 0x0041 RW
AFP_MODE RESET_VALUE 0x00
 AFP_MODE_EN BIT[0]

GSM_PA_ON_ADJ_EN ADDRESS 0x0042 RW
GSM_PA_ON_ADJ_EN RESET_VALUE 0x00
 GSM_PA_ON_ADJ_EN BIT[0]

BARK_BITE_WDOG_PET ADDRESS 0x0043 W
BARK_BITE_WDOG_PET RESET_VALUE 0x00
 BARK_BITE_WDOG_PET BIT[0]

PHYON_CMD ADDRESS 0x0044 RW
PHYON_CMD RESET_VALUE 0x00
 PHYON_CMD BIT[0]

SHDN_CMD ADDRESS 0x0045 RW
SHDN_CMD RESET_VALUE 0x01
 SHDN_CMD BIT[0]

FINISH_COPY_COMMAND ADDRESS 0x004F RW
FINISH_COPY_COMMAND RESET_VALUE 0x01
 START_COPY BIT[0]

WD_CFG ADDRESS 0x0051 RW
WD_CFG RESET_VALUE 0x00
 WATCHDOG_TRIGGER_AFP_EN BIT[7]
  AFP_WDOG_DIS VALUE 0x0
  AFP_WDOG_EN VALUE 0x1
 BARK_WDOG_INT_EN BIT[6]
  BARK_WDOG_INTR_DIS VALUE 0x0
  BARK_WDOG_INTR_EN VALUE 0x1
 BITE_WDOG_INT_EN BIT[5]
  BITE_WDOG_INTR_DIS VALUE 0x0
  BITE_WDOG_INTR_EN VALUE 0x1
 SFT_AFTER_WDOG_IRQ BIT[4:3]
 WDOG_IRQ_SFT BIT[2]
 WDOG_TIMER_EN_ON_PLUGIN BIT[1]
  WDOG_DIS_ON_PLUGIN VALUE 0x0
  WDOG_EN_ON_PLUGIN VALUE 0x1
 WDOG_TIMER_EN BIT[0]
  WDOG_DIS VALUE 0x0
  WDOG_EN VALUE 0x1

MISC_CFG ADDRESS 0x0052 RW
MISC_CFG RESET_VALUE 0x08
 TYPEC_CHICKEN_BIT BIT[7:4]
 STAT_PARALLEL_1400MA_EN_CFG BIT[3]
 FG_MID_OR_LOW_SEL BIT[2]
 CHG_MID_OR_LOW_SEL BIT[1]
 GSM_PA_ON_ADJ_SEL BIT[0]
  PA_ON_DIS VALUE 0x0
  PA_ON_EN VALUE 0x1

SNARL_BARK_BITE_WD_CFG ADDRESS 0x0053 RW
SNARL_BARK_BITE_WD_CFG RESET_VALUE 0x00
 BITE_WDOG_DISABLE_CHARGING_CFG BIT[7]
 SNARL_WDOG_TIMEOUT BIT[6:4]
  SNARL_WDOG_TMOUT_62P5MS VALUE 0x0
  SNARL_WDOG_TMOUT_125MS VALUE 0x1
  SNARL_WDOG_TMOUT_250MS VALUE 0x2
  SNARL_WDOG_TMOUT_500MS VALUE 0x3
  SNARL_WDOG_TMOUT_1S VALUE 0x4
  SNARL_WDOG_TMOUT_2S VALUE 0x5
  SNARL_WDOG_TMOUT_4S VALUE 0x6
  SNARL_WDOG_TMOUT_8S VALUE 0x7
 BARK_WDOG_TIMEOUT BIT[3:2]
  BARK_WDOG_TMOUT_16S VALUE 0x0
  BARK_WDOG_TMOUT_32S VALUE 0x1
  BARK_WDOG_TMOUT_64S VALUE 0x2
  BARK_WDOG_TMOUT_128S VALUE 0x3
 BITE_WDOG_TIMEOUT BIT[1:0]
  BITE_WDOG_TMOUT_1S VALUE 0x0
  BITE_WDOG_TMOUT_2S VALUE 0x1
  BITE_WDOG_TMOUT_4S VALUE 0x2
  BITE_WDOG_TMOUT_8S VALUE 0x3

PHYON_CFG ADDRESS 0x0054 RW
PHYON_CFG RESET_VALUE 0x00
 USBPHYON_PUSHPULL_CFG BIT[1]
 PHYON_SW_SEL BIT[0]

CHGR_TRIM_OPTIONS_7_0 ADDRESS 0x0055 RW
CHGR_TRIM_OPTIONS_7_0 RESET_VALUE 0x00
 PERFORM_GATING BIT[1]
  NO_CLOCK_GATING VALUE 0x0
  DO_CLOCK_GATING VALUE 0x1
 TLIM_DIS_TBIT BIT[0]
  TLIM_EN VALUE 0x0
  TLIM_DIS VALUE 0x1

CH_OV_OPTION_CFG ADDRESS 0x0056 RW
CH_OV_OPTION_CFG RESET_VALUE 0x00
 OV_OPTION_TBIT BIT[0]

BUCKBOOST_STARTUP_CFG ADDRESS 0x0057 RW
BUCKBOOST_STARTUP_CFG RESET_VALUE 0x02
 PMUX_USB_EN_POLARITY BIT[1]
  PMUX_USB_EN_POLARITY_ACT_HIGH VALUE 0x0
  PMUX_USB_EN_POLARITY_ACT_LOW VALUE 0x1
 PMUX_DC_EN_POLARITY BIT[0]
  PMUX_DC_EN_POLARITY_ACT_HIGH VALUE 0x0
  PMUX_DC_EN_POLARITY_ACT_LOW VALUE 0x1

AICL_CFG ADDRESS 0x0060 RW
AICL_CFG RESET_VALUE 0x04
 AICL_BLOCK_HDC BIT[2]
 TREG_ALLOW_DECREASE BIT[1]
 AICL_HIGH_DC_INC BIT[0]

AICL_RERUN_TIME_CFG ADDRESS 0x0061 RW
AICL_RERUN_TIME_CFG RESET_VALUE 0x02
 AICL_RERUN_TIME BIT[1:0]
  AICL_RERUN_TIME_3S VALUE 0x0
  AICL_RERUN_TIME_12S VALUE 0x1
  AICL_RERUN_TIME_45S VALUE 0x2
  AICL_RERUN_TIME_3MIN VALUE 0x3

AICL_RERUN_TEMP_TIME_CFG ADDRESS 0x0062 RW
AICL_RERUN_TEMP_TIME_CFG RESET_VALUE 0x00
 AICL_RERUN_TEMP_TIME BIT[1:0]
  AICL_RERUN_TEMP_TIME_0P2S VALUE 0x0
  AICL_RERUN_TEMP_TIME_0P4S VALUE 0x1
  AICL_RERUN_TEMP_TIME_0P8S VALUE 0x2
  AICL_RERUN_TEMP_TIME_1P6S VALUE 0x3

THERMREG_SRC_CFG ADDRESS 0x0070 RW
THERMREG_SRC_CFG RESET_VALUE 0x07
 ALLOW_ALL_DIE_CMP_SRC BIT[4]
 SKIN_ADC_CFG BIT[3]
 THERMREG_SKIN_ADC_SRC_EN BIT[2]
  THERMAL_REG_SKIN_ADC_DIS VALUE 0x0
  THERMAL_REG_SKIN_ADC_EN VALUE 0x1
 THERMREG_DIE_ADC_SRC_EN BIT[1]
  THERMAL_REG_DIE_ADC_DIS VALUE 0x0
  THERMAL_REG_DIE_ADC_EN VALUE 0x1
 THERMREG_DIE_CMP_SRC_EN BIT[0]
  THERMAL_REG_DIE_CMP_DIS VALUE 0x0
  THERMAL_REG_DIE_CMP_EN VALUE 0x1

TREG_DIE_CMP_INC_CYCLE_TIME_CFG ADDRESS 0x0071 RW
TREG_DIE_CMP_INC_CYCLE_TIME_CFG RESET_VALUE 0x00
 TREG_DIE_CMP_INC_CYCLE_TIME BIT[1:0]
  TREG_DIE_CMP_INC_CYCLE_TIME_0P2S VALUE 0x0
  TREG_DIE_CMP_INC_CYCLE_TIME_0P4S VALUE 0x1
  TREG_DIE_CMP_INC_CYCLE_TIME_0P8S VALUE 0x2
  TREG_DIE_CMP_INC_CYCLE_TIME_1P6S VALUE 0x3

TREG_DIE_CMP_DEC_CYCLE_TIME_CFG ADDRESS 0x0072 RW
TREG_DIE_CMP_DEC_CYCLE_TIME_CFG RESET_VALUE 0x00
 TREG_DIE_CMP_DEC_CYCLE_TIME BIT[1:0]
  TREG_DIE_CMP_DEC_CYCLE_TIME_0P2S VALUE 0x0
  TREG_DIE_CMP_DEC_CYCLE_TIME_0P4S VALUE 0x1
  TREG_DIE_CMP_DEC_CYCLE_TIME_0P8S VALUE 0x2
  TREG_DIE_CMP_DEC_CYCLE_TIME_1P6S VALUE 0x3

TREG_DIE_ADC_INC_CYCLE_TIME_CFG ADDRESS 0x0073 RW
TREG_DIE_ADC_INC_CYCLE_TIME_CFG RESET_VALUE 0x00
 TREG_DIE_ADC_INC_CYCLE_TIME BIT[1:0]
  TREG_DIE_ADC_INC_CYCLE_TIME_2S VALUE 0x0
  TREG_DIE_ADC_INC_CYCLE_TIME_4S VALUE 0x1
  TREG_DIE_ADC_INC_CYCLE_TIME_6S VALUE 0x2
  TREG_DIE_ADC_INC_CYCLE_TIME_8S VALUE 0x3

TREG_DIE_ADC_DEC_CYCLE_TIME_CFG ADDRESS 0x0074 RW
TREG_DIE_ADC_DEC_CYCLE_TIME_CFG RESET_VALUE 0x00
 TREG_DIE_ADC_DEC_CYCLE_TIME BIT[1:0]
  TREG_DIE_ADC_DEC_CYCLE_TIME_2S VALUE 0x0
  TREG_DIE_ADC_DEC_CYCLE_TIME_4S VALUE 0x1
  TREG_DIE_ADC_DEC_CYCLE_TIME_6S VALUE 0x2
  TREG_DIE_ADC_DEC_CYCLE_TIME_8S VALUE 0x3

TREG_SKIN_ADC_INC_CYCLE_TIME_CFG ADDRESS 0x0075 RW
TREG_SKIN_ADC_INC_CYCLE_TIME_CFG RESET_VALUE 0x00
 TREG_SKIN_ADC_INC_CYCLE_TIME BIT[1:0]
  TREG_SKIN_ADC_INC_CYCLE_TIME_2S VALUE 0x0
  TREG_SKIN_ADC_INC_CYCLE_TIME_4S VALUE 0x1
  TREG_SKIN_ADC_INC_CYCLE_TIME_6S VALUE 0x2
  TREG_SKIN_ADC_INC_CYCLE_TIME_8S VALUE 0x3

TREG_SKIN_ADC_DEC_CYCLE_TIME_CFG ADDRESS 0x0076 RW
TREG_SKIN_ADC_DEC_CYCLE_TIME_CFG RESET_VALUE 0x00
 TREG_SKIN_ADC_DEC_CYCLE_TIME BIT[1:0]
  TREG_SKIN_ADC_DEC_CYCLE_TIME_2S VALUE 0x0
  TREG_SKIN_ADC_DEC_CYCLE_TIME_4S VALUE 0x1
  TREG_SKIN_ADC_DEC_CYCLE_TIME_6S VALUE 0x2
  TREG_SKIN_ADC_DEC_CYCLE_TIME_8S VALUE 0x3

BUCK_OPTIONS_CFG ADDRESS 0x0080 RW
BUCK_OPTIONS_CFG RESET_VALUE 0x03
 BUCK_OC_DG BIT[7]
 CHG_EN_PIN_SUSPEND_CFG BIT[6]
 HICCUP_OPTIONS BIT[5:4]
 INPUT_CURRENT_LIMIT_SOFTSTART_EN BIT[3]
  INPUT_CURRENT_LIMIT_SOFTSTART_DIS VALUE 0x0
  INPUT_CURRENT_LIMIT_SOFTSTART_EN VALUE 0x1
 HV_HIGH_DUTY_CYCLE_PROTECT_EN BIT[2]
  HV_HIGH_DUTY_CYCLE_PROTECT_DIS VALUE 0x0
  HV_HIGH_DUTY_CYCLE_PROTECT_EN VALUE 0x1
 BUCK_OC_PROTECT_EN BIT[1]
  BUCK_OC_PROTECT_DIS VALUE 0x0
  BUCK_OC_PROTECT_EN VALUE 0x1
 INPUT_MISS_POLL_EN BIT[0]
  INPUT_MISSING_POLLER_DIS VALUE 0x0
  INPUT_MISSING_POLLER_EN VALUE 0x1

ICL_SOFTSTART_RATE_CFG ADDRESS 0x0081 RW
ICL_SOFTSTART_RATE_CFG RESET_VALUE 0x00
 ICL_SOFTSTART_RATE BIT[1:0]

ICL_SOFTSTOP_RATE_CFG ADDRESS 0x0082 RW
ICL_SOFTSTOP_RATE_CFG RESET_VALUE 0x00
 ICL_SOFTSTOP_RATE BIT[1:0]

VSYS_MIN_SEL_CFG ADDRESS 0x0083 RW
VSYS_MIN_SEL_CFG RESET_VALUE 0x02
 VSYS_MIN_SEL BIT[1:0]
  SYSMIN_3P2 VALUE 0x0
  SYSMIN_3P4 VALUE 0x1
  SYSMIN_3P6 VALUE 0x2
  SYSMIN_3P8 VALUE 0x3

TRACKING_VOLTAGE_SEL_CFG ADDRESS 0x0084 RW
TRACKING_VOLTAGE_SEL_CFG RESET_VALUE 0x00
 TRACKING_VOLTAGE_SEL BIT[0]

STAT_CFG ADDRESS 0x0090 RW
STAT_CFG RESET_VALUE 0x42
 STAT_SW_OVERRIDE_VALUE BIT[7]
 STAT_SW_OVERRIDE_CFG BIT[6]
 STAT_PARALLEL_OFF_DG_CFG BIT[5:4]
 STAT_POLARITY_CFG BIT[3]
 STAT_PARALLEL_CFG BIT[2]
 STAT_FUNCTION_CFG BIT[1]
 STAT_IRQ_PULSING_EN BIT[0]

SYSOK_CFG ADDRESS 0x0094 RW
SYSOK_CFG RESET_VALUE 0x22
 SYSOK_PUSHPULL_CFG BIT[5]
 SYSOK_B_OR_C_SEL BIT[4]
  SYSOK_OPT_B VALUE 0x0
  SYSOK_OPT_C VALUE 0x1
 SYSOK_POL BIT[3]
 SYSOK_OPTIONS BIT[2:0]
  INOK_OPT_1 VALUE 0x0
  INOK_OPT_2 VALUE 0x1
  SYSOK_OPT_A_1 VALUE 0x2
  SYSOK_OPT_A_2 VALUE 0x3
  SYSOK_OPT_BC_1 VALUE 0x4
  SYSOK_OPT_BC_2 VALUE 0x5
  CHG_DET_OPT_1 VALUE 0x6
  CHG_DET_OPT_2 VALUE 0x7

CFG_BUCKBOOST_FREQ_SELECT_BUCK ADDRESS 0x00A0 RW
CFG_BUCKBOOST_FREQ_SELECT_BUCK RESET_VALUE 0x02
 CFG_BUCKBOOST_FREQ_SELECT_BUCK BIT[2:0]

CFG_BUCKBOOST_FREQ_SELECT_BOOST ADDRESS 0x00A1 RW
CFG_BUCKBOOST_FREQ_SELECT_BOOST RESET_VALUE 0x01
 CFG_BUCKBOOST_FREQ_SELECT_BOOST BIT[2:0]

CFG_SSUPPLY_VBOOST ADDRESS 0x00A2 RW
CFG_SSUPPLY_VBOOST RESET_VALUE 0x00
 CFG_SSUPPLY_VBOOST BIT[1:0]

ENG_BUCKBOOST_CFG1 ADDRESS 0x00C0 RW
ENG_BUCKBOOST_CFG1 RESET_VALUE 0x60
 ENG_BUCKBOOST_8OR32B BIT[7]
 ENG_BUCKBOOST_DISABLE_BOOT_UVLO_FOR_ALL BIT[6]
 ENG_BUCKBOOST_DISABLE_CONT_REFRSH BIT[5]
 ENG_BUCKBOOST_DISABLE_SLOPECOMP BIT[4]
 ENG_BUCKBOOST_DCDC_OPTION BIT[3:0]

ENG_BUCKBOOST_CFG2 ADDRESS 0x00C1 RW
ENG_BUCKBOOST_CFG2 RESET_VALUE 0x00
 ENG_BUCKBOOST_DISABLE_SKIP BIT[7]
 ENG_BUCKBOOST_DISABLE_SKIP_DLY_FOR_HS BIT[6]
 ENG_BUCKBOOST_DISABLE_EXTENDED_SYNC BIT[5]
 ENG_BUCKBOOST_DISABLE_SYSOV BIT[4]
 ENG_BUCKBOOST_DISABLE_ZERO_DETECT BIT[3]
 ENG_BUCKBOOST_DUTY BIT[2:0]

ENG_BUCKBOOST_CFG3 ADDRESS 0x00C2 RW
ENG_BUCKBOOST_CFG3 RESET_VALUE 0xC0
 ENG_BUCKBOOST_ENABLE_FREQFOLD BIT[7]
 ENG_BUCKBOOST_ENABLE_LSDRV BIT[6]
 ENG_BUCKBOOST_ENABLE_LSFET_DURING_SOFTSTART BIT[5]
 ENG_BUCKBOOST_FORCE_PWM_USB1 BIT[4]
 ENG_BUCKBOOST_INC_BOOT_UVLO_800MV BIT[3]
 ENG_BUCKBOOST_IPEAK_OTG_SELECT BIT[2:0]

ENG_BUCKBOOST_CFG4 ADDRESS 0x00C3 RW
ENG_BUCKBOOST_CFG4 RESET_VALUE 0x51
 ENG_BUCKBOOST_LONG_REFRESH BIT[6]
 ENG_BUCKBOOST_LORAMP BIT[5]
 ENG_BUCKBOOST_VSYS_REG_OPTION BIT[4]
 ENG_BUCKBOOST_LOOP_OPTIONS BIT[3:0]

ENG_BUCKBOOST_CFG5 ADDRESS 0x00C4 RW
ENG_BUCKBOOST_CFG5 RESET_VALUE 0x0F
 ENG_BUCKBOOST_SKIP_DB_CFG BIT[7:6]
 ENG_BUCKBOOST_ENABLE_COMP_VCLAMP_USBIN BIT[5]
 ENG_BUCKBOOST_ENABLE_COMP_VCLAMP_DCIN BIT[4]
 ENG_BUCKBOOST_ENABLE_COMP_VCLAMP_OTG BIT[3]
 ENG_BUCKBOOST_DISABLE_BOOT_UVLO_USBIN BIT[2]
 ENG_BUCKBOOST_DISABLE_BOOT_UVLO_DCIN BIT[1]
 ENG_BUCKBOOST_DISABLE_BOOT_UVLO_OTG BIT[0]

ENG_BUCKBOOST_CFG6 ADDRESS 0x00C5 RW
ENG_BUCKBOOST_CFG6 RESET_VALUE 0x00
 ENG_BUCKBOOST_FALLING_SW_DEAD_TIME_USBIN BIT[5:4]
 ENG_BUCKBOOST_FALLING_SW_DEAD_TIME_DCIN BIT[3:2]
 ENG_BUCKBOOST_FALLING_SW_DEAD_TIME_OTG BIT[1:0]

ENG_BUCKBOOST_CFG7 ADDRESS 0x00C6 RW
ENG_BUCKBOOST_CFG7 RESET_VALUE 0x15
 ENG_BUCKBOOST_RISING_SW_DEAD_TIME_USBIN BIT[5:4]
 ENG_BUCKBOOST_RISING_SW_DEAD_TIME_DCIN BIT[3:2]
 ENG_BUCKBOOST_RISING_SW_DEAD_TIME_OTG BIT[1:0]

ENG_BUCKBOOST_CFG8 ADDRESS 0x00C7 RW
ENG_BUCKBOOST_CFG8 RESET_VALUE 0x00
 ENG_BUCKBOOST_BST_BW BIT[1:0]

ENG_BUCKBOOST_CFG9 ADDRESS 0x00C8 RW
ENG_BUCKBOOST_CFG9 RESET_VALUE 0x24
 ENG_BUCKBOOST_IPEAK_DC_SELECT BIT[5:3]
 ENG_BUCKBOOST_IPEAK_USB_SELECT BIT[2:0]

ENG_BUCKBOOST_SOFTSTART ADDRESS 0x00C9 RW
ENG_BUCKBOOST_SOFTSTART RESET_VALUE 0x00
 ENG_SOFTSTART_BUCK_V_SELECT BIT[3:2]
 ENG_SOFTSTART_OTG_V_SELECT BIT[1:0]

ENG_BOOST_CFG1 ADDRESS 0x00CB RW
ENG_BOOST_CFG1 RESET_VALUE 0x00
 ENG_RESERVED BIT[4:1]
 ENG_BOOST_OVP_FB_SEL BIT[0]

TM_IO_ATEST1_SEL ADDRESS 0x00E2 RW
TM_IO_ATEST1_SEL RESET_VALUE 0x00
 TM_IO_ATEST1_SEL BIT[7:0]

TM_IO_ATEST2_SEL ADDRESS 0x00E3 RW
TM_IO_ATEST2_SEL RESET_VALUE 0x00
 TM_IO_ATEST2_SEL BIT[7:0]

TM_IO_ATEST3_SEL ADDRESS 0x00E4 RW
TM_IO_ATEST3_SEL RESET_VALUE 0x00
 TM_IO_ATEST3_SEL BIT[7:0]

TM_IO_ATEST4_SEL ADDRESS 0x00E5 RW
TM_IO_ATEST4_SEL RESET_VALUE 0x00
 TM_IO_ATEST4_SEL BIT[7:0]

TM_IO_DTEST1_SEL ADDRESS 0x00E6 RW
TM_IO_DTEST1_SEL RESET_VALUE 0x00
 TM_IO_DTEST1_SEL BIT[7:0]

TM_IO_DTEST2_SEL ADDRESS 0x00E7 RW
TM_IO_DTEST2_SEL RESET_VALUE 0x00
 TM_IO_DTEST2_SEL BIT[7:0]

TM_IO_DTEST3_SEL ADDRESS 0x00E8 RW
TM_IO_DTEST3_SEL RESET_VALUE 0x00
 TM_IO_DTEST3_SEL BIT[7:0]

TM_IO_DTEST4_SEL ADDRESS 0x00E9 RW
TM_IO_DTEST4_SEL RESET_VALUE 0x00
 TM_IO_DTEST4_SEL BIT[7:0]

DTEST_SEL_EXT ADDRESS 0x00EA RW
DTEST_SEL_EXT RESET_VALUE 0x00
 DTEST4_SEL_EXT BIT[7:6]
 DTEST3_SEL_EXT BIT[5:4]
 DTEST2_SEL_EXT BIT[3:2]
 DTEST1_SEL_EXT BIT[1:0]

TM_BUCKBOOST ADDRESS 0x00EB RW
TM_BUCKBOOST RESET_VALUE 0x00
 TM_BUCKBOOST_USBIN_IPEAK_FET_ON BIT[7]
 TM_BUCKBOOST_LSFET_ON BIT[6]
 TM_BUCKBOOST_HSFET_OFF BIT[5]
 TM_BUCKBOOST_HSFET_ON BIT[4]
 TM_BUCKBOOST_IPEAK_USBIN BIT[3]
 TM_BUCKBOOST_LOOP_DISABLES BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0D
 TRIM_NUM BIT[7:0]

TR_SDCDC_BLANK_TIME ADDRESS 0x00F1 RW
TR_SDCDC_BLANK_TIME RESET_VALUE 0x00
 TR_SDCDC_BLANK_TIME BIT[2:0]

TR_SDCDC_OTG_ISNS ADDRESS 0x00F2 RW
TR_SDCDC_OTG_ISNS RESET_VALUE 0x00
 TR_SDCDC_OTG_ISNS BIT[1:0]

TR_SDCDC_OSC ADDRESS 0x00F3 RW
TR_SDCDC_OSC RESET_VALUE 0x00
 TR_SDCDC_OSC BIT[5:0]

TR_SDCDC_SLOPE_COMP_BUCK ADDRESS 0x00F4 RW
TR_SDCDC_SLOPE_COMP_BUCK RESET_VALUE 0x00
 TR_SDCDC_SLOPE_COMP_BUCK BIT[1:0]

TR_SDCDC_SLOPE_COMP_BOOST ADDRESS 0x00F5 RW
TR_SDCDC_SLOPE_COMP_BOOST RESET_VALUE 0x00
 TR_SDCDC_SLOPE_COMP_BOOST BIT[1:0]

TR_SDCDC_SLOPE_COMP_FINE_BUCK ADDRESS 0x00F6 RW
TR_SDCDC_SLOPE_COMP_FINE_BUCK RESET_VALUE 0x00
 TR_SDCDC_SLOPE_COMP_FINE_BUCK BIT[1:0]

TR_SDCDC_SLOPE_COMP_FINE_BOOST ADDRESS 0x00F7 RW
TR_SDCDC_SLOPE_COMP_FINE_BOOST RESET_VALUE 0x00
 TR_SDCDC_SLOPE_COMP_FINE_BOOST BIT[1:0]

TR_SDCDC_USBIN_ISNS ADDRESS 0x00F8 RW
TR_SDCDC_USBIN_ISNS RESET_VALUE 0x00
 TR_SDCDC_USBIN_ISNS BIT[1:0]

TR_SDCDC_USBIN_IPEAK ADDRESS 0x00F9 RW
TR_SDCDC_USBIN_IPEAK RESET_VALUE 0x00
 TR_SDCDC_USBIN_IPEAK BIT[3:0]

TR_SDCDC_DCIN_ISNS ADDRESS 0x00FA RW
TR_SDCDC_DCIN_ISNS RESET_VALUE 0x00
 TR_SDCDC_DCIN_ISNS BIT[1:0]

TR_SDCDC_ZERO_DETECT ADDRESS 0x00FB RW
TR_SDCDC_ZERO_DETECT RESET_VALUE 0x00
 TR_SDCDC_ZERO_DETECT BIT[1:0]

TR_BUCKBOOST_CFG ADDRESS 0x00FC RW
TR_BUCKBOOST_CFG RESET_VALUE 0x01
 TR_BUCKBOOST_RESERVED BIT[3:2]
 TR_BUCKBOOST_COMP_BOOST_OVP_FB_SEL BIT[1:0]

TR_SBQ_DIE_TEMP_SENSOR_ADJ ADDRESS 0x00FD RW
TR_SBQ_DIE_TEMP_SENSOR_ADJ RESET_VALUE 0x00
 TR_SBQ_DIE_TEMP_SENSOR_ADJ BIT[2:0]

USB_PD_PHY_BASE BASE 0x00001700 usb_pd_phyaddr 31:0

 usb_pd_phy MODULE OFFSET=USB_PD_PHY_BASE+0x00000000 MAX=USB_PD_PHY_BASE+0x000000FF APRE=USB_PD_PHY_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.USB_PD_PHY_BASE.USB_PD_PHY
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]
  CHARGER VALUE 0x02

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x68
 SUBTYPE BIT[7:0]
  USB_PD_PHY VALUE 0x68

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED_RT_STS BIT[7]
 MESSAGE_RX_DISCARDED_RT_STS BIT[6]
 MESSAGE_TX_DISCARDED_RT_STS BIT[5]
 MESSAGE_TX_FAILED_RT_STS BIT[4]
 MESSAGE_RECEIVED_RT_STS BIT[3]
 MESSAGE_SENT_RT_STS BIT[2]
 SIGNAL_RECEIVED_RT_STS BIT[1]
 SIGNAL_SENT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED_TYPE BIT[7]
 MESSAGE_RX_DISCARDED_TYPE BIT[6]
 MESSAGE_TX_DISCARDED_TYPE BIT[5]
 MESSAGE_TX_FAILED_TYPE BIT[4]
 MESSAGE_RECEIVED_TYPE BIT[3]
 MESSAGE_SENT_TYPE BIT[2]
 SIGNAL_RECEIVED_TYPE BIT[1]
 SIGNAL_SENT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED_HIGH BIT[7]
 MESSAGE_RX_DISCARDED_HIGH BIT[6]
 MESSAGE_TX_DISCARDED_HIGH BIT[5]
 MESSAGE_TX_FAILED_HIGH BIT[4]
 MESSAGE_RECEIVED_HIGH BIT[3]
 MESSAGE_SENT_HIGH BIT[2]
 SIGNAL_RECEIVED_HIGH BIT[1]
 SIGNAL_SENT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED_LOW BIT[7]
 MESSAGE_RX_DISCARDED_LOW BIT[6]
 MESSAGE_TX_DISCARDED_LOW BIT[5]
 MESSAGE_TX_FAILED_LOW BIT[4]
 MESSAGE_RECEIVED_LOW BIT[3]
 MESSAGE_SENT_LOW BIT[2]
 SIGNAL_RECEIVED_LOW BIT[1]
 SIGNAL_SENT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED_LATCHED_CLR BIT[7]
 MESSAGE_RX_DISCARDED_LATCHED_CLR BIT[6]
 MESSAGE_TX_DISCARDED_LATCHED_CLR BIT[5]
 MESSAGE_TX_FAILED_LATCHED_CLR BIT[4]
 MESSAGE_RECEIVED_LATCHED_CLR BIT[3]
 MESSAGE_SENT_LATCHED_CLR BIT[2]
 SIGNAL_RECEIVED_LATCHED_CLR BIT[1]
 SIGNAL_SENT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED_EN_SET BIT[7]
 MESSAGE_RX_DISCARDED_EN_SET BIT[6]
 MESSAGE_TX_DISCARDED_EN_SET BIT[5]
 MESSAGE_TX_FAILED_EN_SET BIT[4]
 MESSAGE_RECEIVED_EN_SET BIT[3]
 MESSAGE_SENT_EN_SET BIT[2]
 SIGNAL_RECEIVED_EN_SET BIT[1]
 SIGNAL_SENT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED_EN_CLR BIT[7]
 MESSAGE_RX_DISCARDED_EN_CLR BIT[6]
 MESSAGE_TX_DISCARDED_EN_CLR BIT[5]
 MESSAGE_TX_FAILED_EN_CLR BIT[4]
 MESSAGE_RECEIVED_EN_CLR BIT[3]
 MESSAGE_SENT_EN_CLR BIT[2]
 SIGNAL_RECEIVED_EN_CLR BIT[1]
 SIGNAL_SENT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED_LATCHED_STS BIT[7]
 MESSAGE_RX_DISCARDED_LATCHED_STS BIT[6]
 MESSAGE_TX_DISCARDED_LATCHED_STS BIT[5]
 MESSAGE_TX_FAILED_LATCHED_STS BIT[4]
 MESSAGE_RECEIVED_LATCHED_STS BIT[3]
 MESSAGE_SENT_LATCHED_STS BIT[2]
 SIGNAL_RECEIVED_LATCHED_STS BIT[1]
 SIGNAL_SENT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED_PENDING_STS BIT[7]
 MESSAGE_RX_DISCARDED_PENDING_STS BIT[6]
 MESSAGE_TX_DISCARDED_PENDING_STS BIT[5]
 MESSAGE_TX_FAILED_PENDING_STS BIT[4]
 MESSAGE_RECEIVED_PENDING_STS BIT[3]
 MESSAGE_SENT_PENDING_STS BIT[2]
 SIGNAL_RECEIVED_PENDING_STS BIT[1]
 SIGNAL_SENT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

MSG_CONFIG ADDRESS 0x0040 RW
MSG_CONFIG RESET_VALUE 0x01
 PORT_DATA_ROLE BIT[3]
 PORT_POWER_ROLE BIT[2]
 SPEC_REV BIT[1:0]

TX_SIZE ADDRESS 0x0042 RW
TX_SIZE RESET_VALUE 0x00
 TX_SIZE BIT[4:0]

TX_CONTROL ADDRESS 0x0044 RW
TX_CONTROL RESET_VALUE 0x00
 TX_RETRY_COUNT BIT[6:5]
 TX_FRAME_TYPE BIT[4:2]
 SEND_SIGNAL BIT[1]
 SEND_MESSAGE BIT[0]

EN_CONTROL ADDRESS 0x0046 RW
EN_CONTROL RESET_VALUE 0x00
 ENABLE BIT[0]
  PDPHY_DISABLED VALUE 0x0
  PDPHY_ENABLED VALUE 0x1

RX_SIZE ADDRESS 0x0048 R
RX_SIZE RESET_VALUE 0x00
 RX_SIZE BIT[4:0]

RX_STATUS ADDRESS 0x004A R
RX_STATUS RESET_VALUE 0x00
 RX_MSG_MISSED BIT[7:4]
 RX_FRAME_TYPE BIT[2:0]

RX_ACKNOWLEDGE ADDRESS 0x004B RW
RX_ACKNOWLEDGE RESET_VALUE 0x00
 RX_BUFFER_TOKEN BIT[0]

FRAME_FILTER ADDRESS 0x004C RW
FRAME_FILTER RESET_VALUE 0x00
 EN_CABLE_RESET BIT[6]
 EN_HARD_RESET BIT[5]
 EN_SOPII_DEBUG BIT[4]
 EN_SOPI_DEBUG BIT[3]
 EN_SOPII BIT[2]
 EN_SOPI BIT[1]
 EN_SOP BIT[0]

BIST_MODE ADDRESS 0x004E RW
BIST_MODE RESET_VALUE 0x00
 BIST_ENABLE BIT[7]
 BIST_MODE BIT[3:0]

FR_SWAP_CTRL ADDRESS 0x0050 RW
FR_SWAP_CTRL RESET_VALUE 0x00
 FRS_RX_EN BIT[0]

TIMER_CTRL ADDRESS 0x0058 RW
TIMER_CTRL RESET_VALUE 0x01
 TIMER_EN BIT[7]
 TIMER_MODE BIT[4]
 TIMER_CLK_SEL BIT[1:0]

TIMER_DATA_HIGH ADDRESS 0x005A RW
TIMER_DATA_HIGH RESET_VALUE 0x00
 TIMER_DATA_HIGH BIT[7:0]

TIMER_DATA_LOW ADDRESS 0x005B RW
TIMER_DATA_LOW RESET_VALUE 0x00
 TIMER_DATA_LOW BIT[7:0]

TX_BUFFER_n(n):(0)-(29) ARRAY 0x00000060+0x1*n
TX_BUFFER_0 ADDRESS 0x0060 RW
TX_BUFFER_0 RESET_VALUE 0x00
 DATA BIT[7:0]

RX_BUFFER_n(n):(0)-(29) ARRAY 0x00000080+0x1*n
RX_BUFFER_0 ADDRESS 0x0080 R
RX_BUFFER_0 RESET_VALUE 0x00
 DATA BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 FR_SWAP_SIGNAL_RECEIVED BIT[7]
 MESSAGE_RX_DISCARDED BIT[6]
 MESSAGE_TX_DISCARDED BIT[5]
 MESSAGE_TX_FAILED BIT[4]
 MESSAGE_RECEIVED BIT[3]
 MESSAGE_SENT BIT[2]
 SIGNAL_RECEIVED BIT[1]
 SIGNAL_SENT BIT[0]

TEST_CTRL ADDRESS 0x00E2 RW
TEST_CTRL RESET_VALUE 0x00
 EN_TX_LOOPBACK BIT[7]
 DISCONNECT_CC_BUFFERS BIT[6]
 TX_OUTPUT_OVERRIDE_EN BIT[5]
 TX_OUTPUT_OVERRIDE_VAL BIT[4]
 ATEST_VREF BIT[3:2]
 ATEST_BANDGAP BIT[1]
 ATEST_BIAS_CURRENT BIT[0]

TEST_CTRL2 ADDRESS 0x00E3 RW
TEST_CTRL2 RESET_VALUE 0x00
 ALLOW_BFSK_BIST_MODES BIT[0]

FORCE_ON ADDRESS 0x00E4 RW
FORCE_ON RESET_VALUE 0x00
 FORCE_FR_SWAP_ON BIT[5]
 FORCE_CR_ON BIT[4]
 FORCE_VR_ON BIT[3]
 FORCE_BG_ON BIT[2]
 FORCE_TX_ON BIT[1]
 FORCE_RX_ON BIT[0]

DTEST_BUS ADDRESS 0x00E8 RW
DTEST_BUS RESET_VALUE 0x00
 SELECT BIT[3:0]

STATUS_TEST_BUS ADDRESS 0x00EA RW
STATUS_TEST_BUS RESET_VALUE 0x00
 SELECT BIT[3:0]

DEBUG_STATUS ADDRESS 0x00EB R
DEBUG_STATUS RESET_VALUE 0xXX
 STATUS_BUS BIT[7:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 NUM_TRIM BIT[7:0]

TRIM_1 ADDRESS 0x00F1 RW
TRIM_1 RESET_VALUE 0x0F
 TRIM_BANDGAP BIT[4:0]

TRIM_2 ADDRESS 0x00F2 RW
TRIM_2 RESET_VALUE 0x07
 TRIM_IREF BIT[3:0]

TRIM_3 ADDRESS 0x00F3 RW
TRIM_3 RESET_VALUE 0x02
 TRIM_TXSLOPE BIT[1:0]

SCHG_OTP_HDR_BASE BASE 0x00001800 schg_otp_hdraddr 31:0

 schg_otp_hdr MODULE OFFSET=SCHG_OTP_HDR_BASE+0x00000000 MAX=SCHG_OTP_HDR_BASE+0x000000FF APRE=SCHG_OTP_HDR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SCHG_OTP_HDR_BASE.SCHG_OTP_HDR
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x69
 SUBTYPE BIT[7:0]

FTRIM_CHGR_HDR1_BYTE1 ADDRESS 0x0020 R
FTRIM_CHGR_HDR1_BYTE1 RESET_VALUE 0x10
 PID BIT[7:0]

FTRIM_CHGR_HDR1_BYTE2 ADDRESS 0x0021 R
FTRIM_CHGR_HDR1_BYTE2 RESET_VALUE 0x50
 OFFSET BIT[7:0]

FTRIM_CHGR_HDR1_BYTE3 ADDRESS 0x0022 R
FTRIM_CHGR_HDR1_BYTE3 RESET_VALUE 0x14
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_CHGR_HDR2_BYTE1 ADDRESS 0x0023 R
FTRIM_CHGR_HDR2_BYTE1 RESET_VALUE 0x10
 PID BIT[7:0]

FTRIM_CHGR_HDR2_BYTE2 ADDRESS 0x0024 R
FTRIM_CHGR_HDR2_BYTE2 RESET_VALUE 0x60
 OFFSET BIT[7:0]

FTRIM_CHGR_HDR2_BYTE3 ADDRESS 0x0025 R
FTRIM_CHGR_HDR2_BYTE3 RESET_VALUE 0x14
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_CHGR_HDR3_BYTE1 ADDRESS 0x0026 R
FTRIM_CHGR_HDR3_BYTE1 RESET_VALUE 0x10
 PID BIT[7:0]

FTRIM_CHGR_HDR3_BYTE2 ADDRESS 0x0027 R
FTRIM_CHGR_HDR3_BYTE2 RESET_VALUE 0x70
 OFFSET BIT[7:0]

FTRIM_CHGR_HDR3_BYTE3 ADDRESS 0x0028 R
FTRIM_CHGR_HDR3_BYTE3 RESET_VALUE 0x58
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_CHGR_HDR4_BYTE1 ADDRESS 0x0029 R
FTRIM_CHGR_HDR4_BYTE1 RESET_VALUE 0x10
 PID BIT[7:0]

FTRIM_CHGR_HDR4_BYTE2 ADDRESS 0x002A R
FTRIM_CHGR_HDR4_BYTE2 RESET_VALUE 0x90
 OFFSET BIT[7:0]

FTRIM_CHGR_HDR4_BYTE3 ADDRESS 0x002B R
FTRIM_CHGR_HDR4_BYTE3 RESET_VALUE 0x1C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_CHGR_HDR5_BYTE1 ADDRESS 0x002C R
FTRIM_CHGR_HDR5_BYTE1 RESET_VALUE 0x10
 PID BIT[7:0]

FTRIM_CHGR_HDR5_BYTE2 ADDRESS 0x002D R
FTRIM_CHGR_HDR5_BYTE2 RESET_VALUE 0xA0
 OFFSET BIT[7:0]

FTRIM_CHGR_HDR5_BYTE3 ADDRESS 0x002E R
FTRIM_CHGR_HDR5_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_CHGR_HDR6_BYTE1 ADDRESS 0x002F R
FTRIM_CHGR_HDR6_BYTE1 RESET_VALUE 0x10
 PID BIT[7:0]

FTRIM_CHGR_HDR6_BYTE2 ADDRESS 0x0030 R
FTRIM_CHGR_HDR6_BYTE2 RESET_VALUE 0xB0
 OFFSET BIT[7:0]

FTRIM_CHGR_HDR6_BYTE3 ADDRESS 0x0031 R
FTRIM_CHGR_HDR6_BYTE3 RESET_VALUE 0x50
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_OTG_HDR1_BYTE1 ADDRESS 0x0032 R
FTRIM_OTG_HDR1_BYTE1 RESET_VALUE 0x11
 PID BIT[7:0]

FTRIM_OTG_HDR1_BYTE2 ADDRESS 0x0033 R
FTRIM_OTG_HDR1_BYTE2 RESET_VALUE 0x51
 OFFSET BIT[7:0]

FTRIM_OTG_HDR1_BYTE3 ADDRESS 0x0034 R
FTRIM_OTG_HDR1_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_OTG_HDR2_BYTE1 ADDRESS 0x0035 R
FTRIM_OTG_HDR2_BYTE1 RESET_VALUE 0x11
 PID BIT[7:0]

FTRIM_OTG_HDR2_BYTE2 ADDRESS 0x0036 R
FTRIM_OTG_HDR2_BYTE2 RESET_VALUE 0x55
 OFFSET BIT[7:0]

FTRIM_OTG_HDR2_BYTE3 ADDRESS 0x0037 R
FTRIM_OTG_HDR2_BYTE3 RESET_VALUE 0x18
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_OTG_HDR3_BYTE1 ADDRESS 0x0038 R
FTRIM_OTG_HDR3_BYTE1 RESET_VALUE 0x11
 PID BIT[7:0]

FTRIM_OTG_HDR3_BYTE2 ADDRESS 0x0039 R
FTRIM_OTG_HDR3_BYTE2 RESET_VALUE 0xC0
 OFFSET BIT[7:0]

FTRIM_OTG_HDR3_BYTE3 ADDRESS 0x003A R
FTRIM_OTG_HDR3_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_BATIF_HDR1_BYTE1 ADDRESS 0x003B R
FTRIM_BATIF_HDR1_BYTE1 RESET_VALUE 0x12
 PID BIT[7:0]

FTRIM_BATIF_HDR1_BYTE2 ADDRESS 0x003C R
FTRIM_BATIF_HDR1_BYTE2 RESET_VALUE 0x50
 OFFSET BIT[7:0]

FTRIM_BATIF_HDR1_BYTE3 ADDRESS 0x003D R
FTRIM_BATIF_HDR1_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_BATIF_HDR2_BYTE1 ADDRESS 0x003E R
FTRIM_BATIF_HDR2_BYTE1 RESET_VALUE 0x12
 PID BIT[7:0]

FTRIM_BATIF_HDR2_BYTE2 ADDRESS 0x003F R
FTRIM_BATIF_HDR2_BYTE2 RESET_VALUE 0x60
 OFFSET BIT[7:0]

FTRIM_BATIF_HDR2_BYTE3 ADDRESS 0x0040 R
FTRIM_BATIF_HDR2_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_BATIF_HDR3_BYTE1 ADDRESS 0x0041 R
FTRIM_BATIF_HDR3_BYTE1 RESET_VALUE 0x12
 PID BIT[7:0]

FTRIM_BATIF_HDR3_BYTE2 ADDRESS 0x0042 R
FTRIM_BATIF_HDR3_BYTE2 RESET_VALUE 0x70
 OFFSET BIT[7:0]

FTRIM_BATIF_HDR3_BYTE3 ADDRESS 0x0043 R
FTRIM_BATIF_HDR3_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_BATIF_HDR4_BYTE1 ADDRESS 0x0044 R
FTRIM_BATIF_HDR4_BYTE1 RESET_VALUE 0x12
 PID BIT[7:0]

FTRIM_BATIF_HDR4_BYTE2 ADDRESS 0x0045 R
FTRIM_BATIF_HDR4_BYTE2 RESET_VALUE 0xC0
 OFFSET BIT[7:0]

FTRIM_BATIF_HDR4_BYTE3 ADDRESS 0x0046 R
FTRIM_BATIF_HDR4_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_USB_HDR1_BYTE1 ADDRESS 0x0047 R
FTRIM_USB_HDR1_BYTE1 RESET_VALUE 0x13
 PID BIT[7:0]

FTRIM_USB_HDR1_BYTE2 ADDRESS 0x0048 R
FTRIM_USB_HDR1_BYTE2 RESET_VALUE 0x58
 OFFSET BIT[7:0]

FTRIM_USB_HDR1_BYTE3 ADDRESS 0x0049 R
FTRIM_USB_HDR1_BYTE3 RESET_VALUE 0x14
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_USB_HDR2_BYTE1 ADDRESS 0x004A R
FTRIM_USB_HDR2_BYTE1 RESET_VALUE 0x13
 PID BIT[7:0]

FTRIM_USB_HDR2_BYTE2 ADDRESS 0x004B R
FTRIM_USB_HDR2_BYTE2 RESET_VALUE 0x60
 OFFSET BIT[7:0]

FTRIM_USB_HDR2_BYTE3 ADDRESS 0x004C R
FTRIM_USB_HDR2_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_USB_HDR3_BYTE1 ADDRESS 0x004D R
FTRIM_USB_HDR3_BYTE1 RESET_VALUE 0x13
 PID BIT[7:0]

FTRIM_USB_HDR3_BYTE2 ADDRESS 0x004E R
FTRIM_USB_HDR3_BYTE2 RESET_VALUE 0x62
 OFFSET BIT[7:0]

FTRIM_USB_HDR3_BYTE3 ADDRESS 0x004F R
FTRIM_USB_HDR3_BYTE3 RESET_VALUE 0x20
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_USB_HDR4_BYTE1 ADDRESS 0x0050 R
FTRIM_USB_HDR4_BYTE1 RESET_VALUE 0x13
 PID BIT[7:0]

FTRIM_USB_HDR4_BYTE2 ADDRESS 0x0051 R
FTRIM_USB_HDR4_BYTE2 RESET_VALUE 0x70
 OFFSET BIT[7:0]

FTRIM_USB_HDR4_BYTE3 ADDRESS 0x0052 R
FTRIM_USB_HDR4_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_USB_HDR5_BYTE1 ADDRESS 0x0053 R
FTRIM_USB_HDR5_BYTE1 RESET_VALUE 0x13
 PID BIT[7:0]

FTRIM_USB_HDR5_BYTE2 ADDRESS 0x0054 R
FTRIM_USB_HDR5_BYTE2 RESET_VALUE 0x80
 OFFSET BIT[7:0]

FTRIM_USB_HDR5_BYTE3 ADDRESS 0x0055 R
FTRIM_USB_HDR5_BYTE3 RESET_VALUE 0x14
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_DC_HDR1_BYTE1 ADDRESS 0x0056 R
FTRIM_DC_HDR1_BYTE1 RESET_VALUE 0x14
 PID BIT[7:0]

FTRIM_DC_HDR1_BYTE2 ADDRESS 0x0057 R
FTRIM_DC_HDR1_BYTE2 RESET_VALUE 0x58
 OFFSET BIT[7:0]

FTRIM_DC_HDR1_BYTE3 ADDRESS 0x0058 R
FTRIM_DC_HDR1_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_DC_HDR2_BYTE1 ADDRESS 0x0059 R
FTRIM_DC_HDR2_BYTE1 RESET_VALUE 0x14
 PID BIT[7:0]

FTRIM_DC_HDR2_BYTE2 ADDRESS 0x005A R
FTRIM_DC_HDR2_BYTE2 RESET_VALUE 0x60
 OFFSET BIT[7:0]

FTRIM_DC_HDR2_BYTE3 ADDRESS 0x005B R
FTRIM_DC_HDR2_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_DC_HDR3_BYTE1 ADDRESS 0x005C R
FTRIM_DC_HDR3_BYTE1 RESET_VALUE 0x14
 PID BIT[7:0]

FTRIM_DC_HDR3_BYTE2 ADDRESS 0x005D R
FTRIM_DC_HDR3_BYTE2 RESET_VALUE 0x65
 OFFSET BIT[7:0]

FTRIM_DC_HDR3_BYTE3 ADDRESS 0x005E R
FTRIM_DC_HDR3_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_DC_HDR4_BYTE1 ADDRESS 0x005F R
FTRIM_DC_HDR4_BYTE1 RESET_VALUE 0x14
 PID BIT[7:0]

FTRIM_DC_HDR4_BYTE2 ADDRESS 0x0060 R
FTRIM_DC_HDR4_BYTE2 RESET_VALUE 0x70
 OFFSET BIT[7:0]

FTRIM_DC_HDR4_BYTE3 ADDRESS 0x0061 R
FTRIM_DC_HDR4_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_DC_HDR5_BYTE1 ADDRESS 0x0062 R
FTRIM_DC_HDR5_BYTE1 RESET_VALUE 0x14
 PID BIT[7:0]

FTRIM_DC_HDR5_BYTE2 ADDRESS 0x0063 R
FTRIM_DC_HDR5_BYTE2 RESET_VALUE 0x80
 OFFSET BIT[7:0]

FTRIM_DC_HDR5_BYTE3 ADDRESS 0x0064 R
FTRIM_DC_HDR5_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_DC_HDR6_BYTE1 ADDRESS 0x0065 R
FTRIM_DC_HDR6_BYTE1 RESET_VALUE 0x14
 PID BIT[7:0]

FTRIM_DC_HDR6_BYTE2 ADDRESS 0x0066 R
FTRIM_DC_HDR6_BYTE2 RESET_VALUE 0x90
 OFFSET BIT[7:0]

FTRIM_DC_HDR6_BYTE3 ADDRESS 0x0067 R
FTRIM_DC_HDR6_BYTE3 RESET_VALUE 0x24
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_DC_HDR7_BYTE1 ADDRESS 0x0068 R
FTRIM_DC_HDR7_BYTE1 RESET_VALUE 0x14
 PID BIT[7:0]

FTRIM_DC_HDR7_BYTE2 ADDRESS 0x0069 R
FTRIM_DC_HDR7_BYTE2 RESET_VALUE 0xC0
 OFFSET BIT[7:0]

FTRIM_DC_HDR7_BYTE3 ADDRESS 0x006A R
FTRIM_DC_HDR7_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_MISC_HDR1_BYTE1 ADDRESS 0x006B R
FTRIM_MISC_HDR1_BYTE1 RESET_VALUE 0x16
 PID BIT[7:0]

FTRIM_MISC_HDR1_BYTE2 ADDRESS 0x006C R
FTRIM_MISC_HDR1_BYTE2 RESET_VALUE 0x51
 OFFSET BIT[7:0]

FTRIM_MISC_HDR1_BYTE3 ADDRESS 0x006D R
FTRIM_MISC_HDR1_BYTE3 RESET_VALUE 0x1C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_MISC_HDR2_BYTE1 ADDRESS 0x006E R
FTRIM_MISC_HDR2_BYTE1 RESET_VALUE 0x16
 PID BIT[7:0]

FTRIM_MISC_HDR2_BYTE2 ADDRESS 0x006F R
FTRIM_MISC_HDR2_BYTE2 RESET_VALUE 0x60
 OFFSET BIT[7:0]

FTRIM_MISC_HDR2_BYTE3 ADDRESS 0x0070 R
FTRIM_MISC_HDR2_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_MISC_HDR3_BYTE1 ADDRESS 0x0071 R
FTRIM_MISC_HDR3_BYTE1 RESET_VALUE 0x16
 PID BIT[7:0]

FTRIM_MISC_HDR3_BYTE2 ADDRESS 0x0072 R
FTRIM_MISC_HDR3_BYTE2 RESET_VALUE 0x70
 OFFSET BIT[7:0]

FTRIM_MISC_HDR3_BYTE3 ADDRESS 0x0073 R
FTRIM_MISC_HDR3_BYTE3 RESET_VALUE 0x1C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_MISC_HDR4_BYTE1 ADDRESS 0x0074 R
FTRIM_MISC_HDR4_BYTE1 RESET_VALUE 0x16
 PID BIT[7:0]

FTRIM_MISC_HDR4_BYTE2 ADDRESS 0x0075 R
FTRIM_MISC_HDR4_BYTE2 RESET_VALUE 0x80
 OFFSET BIT[7:0]

FTRIM_MISC_HDR4_BYTE3 ADDRESS 0x0076 R
FTRIM_MISC_HDR4_BYTE3 RESET_VALUE 0x14
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_MISC_HDR5_BYTE1 ADDRESS 0x0077 R
FTRIM_MISC_HDR5_BYTE1 RESET_VALUE 0x16
 PID BIT[7:0]

FTRIM_MISC_HDR5_BYTE2 ADDRESS 0x0078 R
FTRIM_MISC_HDR5_BYTE2 RESET_VALUE 0x90
 OFFSET BIT[7:0]

FTRIM_MISC_HDR5_BYTE3 ADDRESS 0x0079 R
FTRIM_MISC_HDR5_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_MISC_HDR6_BYTE1 ADDRESS 0x007A R
FTRIM_MISC_HDR6_BYTE1 RESET_VALUE 0x16
 PID BIT[7:0]

FTRIM_MISC_HDR6_BYTE2 ADDRESS 0x007B R
FTRIM_MISC_HDR6_BYTE2 RESET_VALUE 0x94
 OFFSET BIT[7:0]

FTRIM_MISC_HDR6_BYTE3 ADDRESS 0x007C R
FTRIM_MISC_HDR6_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_MISC_HDR7_BYTE1 ADDRESS 0x007D R
FTRIM_MISC_HDR7_BYTE1 RESET_VALUE 0x16
 PID BIT[7:0]

FTRIM_MISC_HDR7_BYTE2 ADDRESS 0x007E R
FTRIM_MISC_HDR7_BYTE2 RESET_VALUE 0xA0
 OFFSET BIT[7:0]

FTRIM_MISC_HDR7_BYTE3 ADDRESS 0x007F R
FTRIM_MISC_HDR7_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_MISC_HDR8_BYTE1 ADDRESS 0x0080 R
FTRIM_MISC_HDR8_BYTE1 RESET_VALUE 0x16
 PID BIT[7:0]

FTRIM_MISC_HDR8_BYTE2 ADDRESS 0x0081 R
FTRIM_MISC_HDR8_BYTE2 RESET_VALUE 0xC0
 OFFSET BIT[7:0]

FTRIM_MISC_HDR8_BYTE3 ADDRESS 0x0082 R
FTRIM_MISC_HDR8_BYTE3 RESET_VALUE 0x28
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_MISC_HDR9_BYTE1 ADDRESS 0x0083 R
FTRIM_MISC_HDR9_BYTE1 RESET_VALUE 0x16
 PID BIT[7:0]

FTRIM_MISC_HDR9_BYTE2 ADDRESS 0x0084 R
FTRIM_MISC_HDR9_BYTE2 RESET_VALUE 0xCB
 OFFSET BIT[7:0]

FTRIM_MISC_HDR9_BYTE3 ADDRESS 0x0085 R
FTRIM_MISC_HDR9_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

END_TRIM_COPY_SUBROUTINE ADDRESS 0x0086 R
END_TRIM_COPY_SUBROUTINE RESET_VALUE 0x00
 PID BIT[7:0]

SCHG_CHGR_FREQ_BASE BASE 0x00001900 schg_chgr_freqaddr 31:0

 schg_chgr_freq MODULE OFFSET=SCHG_CHGR_FREQ_BASE+0x00000000 MAX=SCHG_CHGR_FREQ_BASE+0x000000FF APRE=SCHG_CHGR_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SCHG_CHGR_FREQ_BASE.SCHG_CHGR_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x0F
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x00
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x19
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

BSI_BASE BASE 0x00001B00 bsiaddr 31:0

 bsi MODULE OFFSET=BSI_BASE+0x00000000 MAX=BSI_BASE+0x000000FF APRE=BSI_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.BSI_BASE.BSI
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]
  CHARGER VALUE 0x02

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]
  BSI VALUE 0x10
  BSI_MIPI_BIF VALUE 0x11

BSI_STS ADDRESS 0x0008 R
BSI_STS RESET_VALUE 0x00
 BSI_ACTIVE BIT[7]
  BSI_NOT_ACTIVE VALUE 0x0
  BSI_ACTIVE VALUE 0x1
 BSI_TX_DISABLE BIT[6]
  TX_ENABLED VALUE 0x0
  TX_DISABLED VALUE 0x1
 MIPI_BIF_ERR_FLAG BIT[4]
  OK VALUE 0x0
  ERROR VALUE 0x1
 MIPI_BIF_TX_BUSY BIT[3]
  TX_IDLE VALUE 0x0
  TX_BUSY VALUE 0x1
 MIPI_BIF_RX_BUSY BIT[2]
  RX_IDLE VALUE 0x0
  RX_BUSY VALUE 0x1
 MIPI_BIF_TX_GO_STATUS BIT[1]
  TX_GO_CLEAR VALUE 0x0
  TX_GO_SET VALUE 0x1
 MIPI_BIF_RX_FLOW_STATUS BIT[0]
  NO_RX_DATA VALUE 0x0
  RX_DATA_AVAIL VALUE 0x1

MIPI_BIF_FSM_STS ADDRESS 0x0009 R
MIPI_BIF_FSM_STS RESET_VALUE 0x00
 MIPI_BIF_TX_FSM BIT[6:4]
  TX_IDLE VALUE 0x0
  TX_DATA_STATE VALUE 0x1
  TX_STOP VALUE 0x2
  TX_BAT_IRQ VALUE 0x3
  TX_PUL VALUE 0x4
  TX_WAIT_CLR_ERR VALUE 0x5
  TX_DLY_STATE VALUE 0x6
 MIPI_BIF_RX_FSM BIT[2:0]
  RX_IDLE VALUE 0x0
  RX_BCF VALUE 0x1
  RX_NOT_BCF VALUE 0x2
  RX_DATA_STATE VALUE 0x3
  RX_STOP VALUE 0x4
  RX_BAT_IRQ VALUE 0x5
  RX_WAIT_CLR_ERR VALUE 0x6

RX_FIFO_STS ADDRESS 0x000A R
RX_FIFO_STS RESET_VALUE 0x00
 WORD_NUM BIT[3:0]

BSI_BAT_STS ADDRESS 0x000D R
BSI_BAT_STS RESET_VALUE 0x00
 BAT_MISS_DEB BIT[3]
  BATT_PRESENT VALUE 0x0
  BATT_GONE VALUE 0x1
 BAT_MISS_RAW BIT[2]
  BATT_PRESENT VALUE 0x0
  BATT_GONE VALUE 0x1
 BAT_DEB_PRES_STATUS BIT[1]
  BATT_PRESENT VALUE 0x0
  BATT_GONE VALUE 0x1
 BAT_NODEB_PRES_STATUS BIT[0]
  BATT_PRESENT VALUE 0x0
  BATT_GONE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 DEB_BAT_PRES_RT_STS BIT[5]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 NODEB_BAT_PRES_RT_STS BIT[4]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 TX_DISABLE_RT_STS BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 MIPI_BIF_TX_INT_RT_STS BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 MIPI_BIF_RX_INT_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 MIPI_BIF_ERR_INT_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 DEB_BAT_PRES_SET_TYPE BIT[5]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 NODEB_BAT_PRES_SET_TYPE BIT[4]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 TX_DISABLE_SET_TYPE BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 MIPI_BIF_TX_INT_SET_TYPE BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 MIPI_BIF_RX_INT_SET_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 MIPI_BIF_ERR_INT_SET_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 DEB_BAT_PRES_POLARITY_HIGH BIT[5]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 NODEB_BAT_PRES_POLARITY_HIGH BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 TX_DISABLE_POLARITY_HIGH BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 MIPI_BIF_TX_INT_POLARITY_HIGH BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 MIPI_BIF_RX_INT_POLARITY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 MIPI_BIF_ERR_INT_POLARITY_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 DEB_BAT_PRES_POLARITY_LOW BIT[5]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 NODEB_BAT_PRES_POLARITY_LOW BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 TX_DISABLE_POLARITY_LOW BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 MIPI_BIF_TX_INT_POLARITY_LOW BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 MIPI_BIF_RX_INT_POLARITY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 MIPI_BIF_ERR_INT_POLARITY_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 DEB_BAT_PRES_LATCHED_CLR BIT[5]
 NODEB_BAT_PRES_LATCHED_CLR BIT[4]
 TX_DISABLE_LATCHED_CLR BIT[3]
 MIPI_BIF_TX_INT_LATCHED_CLR BIT[2]
 MIPI_BIF_RX_INT_LATCHED_CLR BIT[1]
 MIPI_BIF_ERR_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 DEB_BAT_PRES_EN_SET BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 NODEB_BAT_PRES_EN_SET BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 TX_DISABLE_EN_SET BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MIPI_BIF_TX_INT_EN_SET BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MIPI_BIF_RX_INT_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MIPI_BIF_ERR_INT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 DEB_BAT_PRES_EN_CLR BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 NODEB_BAT_PRES_EN_CLR BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 TX_DISABLE_EN_CLR BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MIPI_BIF_TX_INT_EN_CLR BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MIPI_BIF_RX_INT_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MIPI_BIF_ERR_INT_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 DEB_BAT_PRES_LATCHED_STS BIT[5]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 NODEB_BAT_PRES_LATCHED_STS BIT[4]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 TX_DISABLE_LATCHED_STS BIT[3]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 MIPI_BIF_TX_INT_LATCHED_STS BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 MIPI_BIF_RX_INT_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 MIPI_BIF_ERR_INT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 DEB_BAT_PRES_PENDING_STS BIT[5]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 NODEB_BAT_PRES_PENDING_STS BIT[4]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 TX_DISABLE_PENDING_STS BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 MIPI_BIF_TX_INT_PENDING_STS BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 MIPI_BIF_RX_INT_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 MIPI_BIF_ERR_INT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

BSI_EN ADDRESS 0x0046 RW
BSI_EN RESET_VALUE 0x00
 BSI_EN BIT[7]
  BSI_DISABLED VALUE 0x0
  BSI_ENABLED VALUE 0x1

MIPI_BIF_ERR_CLEAR ADDRESS 0x004F W
MIPI_BIF_ERR_CLEAR RESET_VALUE 0x00
 MIPI_BIF_CLEAR_ERR BIT[7]

MIPI_BIF_FSM_RESET ADDRESS 0x0050 W
MIPI_BIF_FSM_RESET RESET_VALUE 0x00
 MIPI_BIF_FSM_RESET BIT[7]
 MIPI_BIF_RX_FIFO_RESET BIT[6]

MIPI_BIF_FORCE_BCL_LOW ADDRESS 0x0051 RW
MIPI_BIF_FORCE_BCL_LOW RESET_VALUE 0x00
 MIPI_BIF_FORCE_BCL_LOW BIT[7]
  BCL_RELEASED VALUE 0x0
  BCL_FORCED_LOW VALUE 0x1

MIPI_BIF_TAU_CFG ADDRESS 0x0052 RW
MIPI_BIF_TAU_CFG RESET_VALUE 0x00
 MIPI_BIF_SAMPLE_RATE BIT[4]
  SAMPLE_RATE_4X VALUE 0x0
  SAMPLE_RATE_8X VALUE 0x1
 MIPI_BIF_SEL_TAU BIT[2:0]
  TAU_150US VALUE 0x0
  TAU_122US VALUE 0x1
  TAU_62US VALUE 0x2
  TAU_32US VALUE 0x3
  TAU_16US VALUE 0x4
  TAU_8US VALUE 0x5
  TAU_4US VALUE 0x6
  TAU_2US VALUE 0x7

MIPI_BIF_MODE ADDRESS 0x0053 RW
MIPI_BIF_MODE RESET_VALUE 0x00
 MIPI_BIF_TX_PULSE_MODE BIT[4]
  TX_DATA_MODE VALUE 0x0
  TX_PULSE_MODE VALUE 0x1
 MIPI_BIF_RX_PULSE_MODE BIT[3]
  RX_DATA_MODE VALUE 0x0
  RX_PULSE_MODE VALUE 0x1
 MIPI_BIF_TX_PULSE_TYPE BIT[2]
  TX_PULSE_1_TAU VALUE 0x0
  TX_PULSE_240US VALUE 0x1
 MIPI_BIF_RX_DATA_FORMAT BIT[1]
  RX_11BIT_MODE VALUE 0x0
  RX_17BIT_MODE VALUE 0x1
 MIPI_BIF_TX_DATA_FORMAT BIT[0]
  TX_11BIT_MODE VALUE 0x0
  TX_17BIT_MODE VALUE 0x1

MIPI_BIF_EN ADDRESS 0x0054 RW
MIPI_BIF_EN RESET_VALUE 0x00
 MIPI_BIF_TX_EN BIT[7]
  TX_DISABLED VALUE 0x0
  TX_ENABLED VALUE 0x1
 MIPI_BIF_RX_EN BIT[6]
  RX_DISABLED VALUE 0x0
  RX_ENABLED VALUE 0x1

MIPI_BIF_CFG ADDRESS 0x0055 RW
MIPI_BIF_CFG RESET_VALUE 0x00
 MIPI_BIF_PU_EN BIT[7]
  PULLUP_DISABLED VALUE 0x0
  PULLUP_ENABLED VALUE 0x1

MIPI_BIF_RX_CFG ADDRESS 0x0056 RW
MIPI_BIF_RX_CFG RESET_VALUE 0x03
 FIFO_EN BIT[4]
  FIFO_DISABLED VALUE 0x0
  FIFO_ENABLED VALUE 0x1
 RX_IRQ_FREQ BIT[2:0]
  FREQ_1_WORD VALUE 0x0
  FREQ_2_WORDS VALUE 0x1
  FREQ_3_WORDS VALUE 0x2
  FREQ_4_WORDS VALUE 0x3
  FREQ_5_WORDS VALUE 0x4
  FREQ_6_WORDS VALUE 0x5
  FREQ_7_WORDS VALUE 0x6
  FREQ_8_WORDS VALUE 0x7

MIPI_BIF_TX_DLY ADDRESS 0x0059 RW
MIPI_BIF_TX_DLY RESET_VALUE 0x00
 MIPI_BIF_TX_DLY BIT[1:0]
  DLY_0_TAU VALUE 0x0
  DLY_5_TAU VALUE 0x1
  DLY_10_TAU VALUE 0x2
  DLY_15_TAU VALUE 0x3

MIPI_BIF_DATA_TX_0 ADDRESS 0x005A RW
MIPI_BIF_DATA_TX_0 RESET_VALUE 0x00
 MIPI_BIF_DATA_TX BIT[7:0]

MIPI_BIF_DATA_TX_1 ADDRESS 0x005B RW
MIPI_BIF_DATA_TX_1 RESET_VALUE 0x00
 MIPI_BIF_DATA_TX BIT[7:0]

MIPI_BIF_DATA_TX_2 ADDRESS 0x005C RW
MIPI_BIF_DATA_TX_2 RESET_VALUE 0x00
 MIPI_BIF_DATA_TX BIT[0]

MIPI_BIF_TX_CTL ADDRESS 0x005D W
MIPI_BIF_TX_CTL RESET_VALUE 0x00
 MIPI_BIF_TX_GO BIT[0]

MIPI_BIF_DATA_RX_0 ADDRESS 0x0060 R
MIPI_BIF_DATA_RX_0 RESET_VALUE 0x00
 MIPI_BIF_DATA_RX BIT[7:0]

MIPI_BIF_DATA_RX_1 ADDRESS 0x0061 R
MIPI_BIF_DATA_RX_1 RESET_VALUE 0x00
 MIPI_BIF_DATA_RX BIT[7:0]

MIPI_BIF_DATA_RX_2 ADDRESS 0x0062 R
MIPI_BIF_DATA_RX_2 RESET_VALUE 0x00
 MIPI_BIF_DATA_LOOPBACK_TAG BIT[4]
  NORMAL_DATA VALUE 0x0
  LOOPBACK_DATA VALUE 0x1
 MIPI_BIF_DATA_RX BIT[0]

RX_FIFO_WORD1_0 ADDRESS 0x0063 R
RX_FIFO_WORD1_0 RESET_VALUE 0x00
 RX_DATA BIT[7:0]

RX_FIFO_WORD1_1 ADDRESS 0x0064 R
RX_FIFO_WORD1_1 RESET_VALUE 0x00
 DATA_VALID BIT[7]
  DATA_NOT_VALID VALUE 0x0
  DATA_VALID VALUE 0x1
 ERROR_FLAG BIT[6]
  DATA_OK VALUE 0x0
  DATA_ERROR VALUE 0x1
 RX_DATA BIT[2:0]

RX_FIFO_WORD2_0 ADDRESS 0x0065 R
RX_FIFO_WORD2_0 RESET_VALUE 0x00
 RX_DATA BIT[7:0]

RX_FIFO_WORD2_1 ADDRESS 0x0066 R
RX_FIFO_WORD2_1 RESET_VALUE 0x00
 DATA_VALID BIT[7]
  DATA_NOT_VALID VALUE 0x0
  DATA_VALID VALUE 0x1
 ERROR_FLAG BIT[6]
  DATA_OK VALUE 0x0
  DATA_ERROR VALUE 0x1
 RX_DATA BIT[2:0]

RX_FIFO_WORD3_0 ADDRESS 0x0067 R
RX_FIFO_WORD3_0 RESET_VALUE 0x00
 RX_DATA BIT[7:0]

RX_FIFO_WORD3_1 ADDRESS 0x0068 R
RX_FIFO_WORD3_1 RESET_VALUE 0x00
 DATA_VALID BIT[7]
  DATA_NOT_VALID VALUE 0x0
  DATA_VALID VALUE 0x1
 ERROR_FLAG BIT[6]
  DATA_OK VALUE 0x0
  DATA_ERROR VALUE 0x1
 RX_DATA BIT[2:0]

RX_FIFO_WORD4_0 ADDRESS 0x0069 R
RX_FIFO_WORD4_0 RESET_VALUE 0x00
 RX_DATA BIT[7:0]

RX_FIFO_WORD4_1 ADDRESS 0x006A R
RX_FIFO_WORD4_1 RESET_VALUE 0x00
 DATA_VALID BIT[7]
  DATA_NOT_VALID VALUE 0x0
  DATA_VALID VALUE 0x1
 ERROR_FLAG BIT[6]
  DATA_OK VALUE 0x0
  DATA_ERROR VALUE 0x1
 RX_DATA BIT[2:0]

MIPI_BIF_BCL_RAW ADDRESS 0x006D R
MIPI_BIF_BCL_RAW RESET_VALUE 0x0X
 MIPI_BIF_BCL_RAW BIT[0]
  BCL_STATE_LOW VALUE 0x0
  BCL_STATE_HIGH VALUE 0x1

MIPI_BIF_ERROR ADDRESS 0x0070 R
MIPI_BIF_ERROR RESET_VALUE 0x00
 MIPI_BIF_ERROR_CODE BIT[3:0]
  NO_ERROR VALUE 0x0
  LENGTH_ERR VALUE 0x1
  PARITY_ERR VALUE 0x2
  INVERSION_ERR VALUE 0x3
  FLOW_CONTROL_ERR VALUE 0x4
  BUS_COLLISION_ERR VALUE 0x5
  TIMING_2TAU_ERR VALUE 0x6
  TIMING_4TAU_ERR VALUE 0x7
  BCF_ERR VALUE 0x8

BAT_GONE_CFG ADDRESS 0x00A7 RW
BAT_GONE_CFG RESET_VALUE 0x00
 BAT_GONE_SEL BIT[0]
  NON_DEBOUNCED VALUE 0x0
  DEBOUNCED VALUE 0x1

BAT_RMV_DEB_TIMER ADDRESS 0x00A8 RW
BAT_RMV_DEB_TIMER RESET_VALUE 0x11
 RMV_TIMER BIT[4:0]
  SCLK0_1 VALUE 0x00
  SCLK1_2 VALUE 0x01
  SCLK2_3 VALUE 0x02
  SCLK3_4 VALUE 0x03
  SCLK4_5 VALUE 0x04
  SCLK5_6 VALUE 0x05
  SCLK6_7 VALUE 0x06
  SCLK7_8 VALUE 0x07
  SCLK8_9 VALUE 0x08
  SCLK9_10 VALUE 0x09
  SCLK10_11 VALUE 0x0A
  SCLK11_12 VALUE 0x0B
  SCLK12_13 VALUE 0x0C
  SCLK13_14 VALUE 0x0D
  SCLK14_15 VALUE 0x0E
  SCLK15_16 VALUE 0x0F
  SCLK16_17 VALUE 0x10
  SCLK17_18 VALUE 0x11
  SCLK18_19 VALUE 0x12
  SCLK19_20 VALUE 0x13
  SCLK20_21 VALUE 0x14
  SCLK21_22 VALUE 0x15
  SCLK22_23 VALUE 0x16
  SCLK23_24 VALUE 0x17
  SCLK24_25 VALUE 0x18
  SCLK25_26 VALUE 0x19
  SCLK26_27 VALUE 0x1A
  SCLK27_28 VALUE 0x1B
  SCLK28_29 VALUE 0x1C
  SCLK29_30 VALUE 0x1D
  SCLK30_31 VALUE 0x1E
  SCLK31_32 VALUE 0x1F

BAT_PRES_DEB_TIMER ADDRESS 0x00A9 RW
BAT_PRES_DEB_TIMER RESET_VALUE 0x00
 PRES_TIMER BIT[4:0]
  SCLK0_1 VALUE 0x00
  SCLK1_2 VALUE 0x01
  SCLK2_3 VALUE 0x02
  SCLK3_4 VALUE 0x03
  SCLK4_5 VALUE 0x04
  SCLK5_6 VALUE 0x05
  SCLK6_7 VALUE 0x06
  SCLK7_8 VALUE 0x07
  SCLK8_9 VALUE 0x08
  SCLK9_10 VALUE 0x09
  SCLK10_11 VALUE 0x0A
  SCLK11_12 VALUE 0x0B
  SCLK12_13 VALUE 0x0C
  SCLK13_14 VALUE 0x0D
  SCLK14_15 VALUE 0x0E
  SCLK15_16 VALUE 0x0F
  SCLK16_17 VALUE 0x10
  SCLK17_18 VALUE 0x11
  SCLK18_19 VALUE 0x12
  SCLK19_20 VALUE 0x13
  SCLK20_21 VALUE 0x14
  SCLK21_22 VALUE 0x15
  SCLK22_23 VALUE 0x16
  SCLK23_24 VALUE 0x17
  SCLK24_25 VALUE 0x18
  SCLK25_26 VALUE 0x19
  SCLK26_27 VALUE 0x1A
  SCLK27_28 VALUE 0x1B
  SCLK28_29 VALUE 0x1C
  SCLK29_30 VALUE 0x1D
  SCLK30_31 VALUE 0x1E
  SCLK31_32 VALUE 0x1F

BAT_GONE_DLY ADDRESS 0x00AA RW
BAT_GONE_DLY RESET_VALUE 0x02
 DLY_CFG BIT[1:0]
  BYPASSED VALUE 0x0
  DLY_10U3 VALUE 0x1
  DLY_15U6 VALUE 0x2
  DLY_19U6 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

BSI_SPARE ADDRESS 0x00DF RW
BSI_SPARE RESET_VALUE 0x0F
 RFU BIT[7:0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 DEB_BAT_PRES_INT_VAL BIT[5]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 NODEB_BAT_PRES_INT_VAL BIT[4]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 TX_DISABLE_INT_VAL BIT[3]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 MIPI_BIF_TX_INT_VAL BIT[2]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 MIPI_BIF_RX_INT_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 MIPI_BIF_ERR_INT_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST4_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST3_EN BIT[6]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST2_EN BIT[5]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST1_EN BIT[4]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 BSI_DTEST_SEL BIT[4:0]

MIPI_BIF_TX_ATE_CTL ADDRESS 0x00E4 W
MIPI_BIF_TX_ATE_CTL RESET_VALUE 0x00
 TX_GO_ATE BIT[0]

BSI_TEST ADDRESS 0x00E5 RW
BSI_TEST RESET_VALUE 0x00
 TX_DISABLE_TEST BIT[0]
  NORMAL VALUE 0x0
  IGNORED VALUE 0x1

BUA_2UICC_DUAL_BATT_ALARM_BASE BASE 0x00001C00 bua_2uicc_dual_batt_alarmaddr 31:0

 bua_2uicc_dual_batt_alarm MODULE OFFSET=BUA_2UICC_DUAL_BATT_ALARM_BASE+0x00000000 MAX=BUA_2UICC_DUAL_BATT_ALARM_BASE+0x000000FF APRE=BUA_2UICC_DUAL_BATT_ALARM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.BUA_2UICC_DUAL_BATT_ALARM_BASE.BUA_2UICC_DUAL_BATT_ALARM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1E
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

NUM_UICC_ALARMS_STATUS ADDRESS 0x0007 R
NUM_UICC_ALARMS_STATUS RESET_VALUE 0x02
 NUM_UICC_ALARMS BIT[2:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
 BUA_EN BIT[7]
 BATT_GONE_DETECTED BIT[6]

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
 UICC2_ALARM_DETECTED BIT[1]
 UICC1_ALARM_DETECTED BIT[0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
 UICC2_ALARM_STS BIT[2]
 UICC1_ALARM_STS BIT[1]
 BATT_ALARM_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 UICC2_ALARM_TYPE BIT[2]
 UICC1_ALARM_TYPE BIT[1]
 BATT_ALARM_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 UICC2_ALARM_HIGH BIT[2]
 UICC1_ALARM_HIGH BIT[1]
 BATT_ALARM_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 UICC2_ALARM_LOW BIT[2]
 UICC1_ALARM_LOW BIT[1]
 BATT_ALARM_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 UICC2_ALARM_LATCHED_CLR BIT[2]
 UICC1_ALARM_LATCHED_CLR BIT[1]
 BATT_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 UICC2_ALARM_EN_SET BIT[2]
 UICC1_ALARM_EN_SET BIT[1]
 BATT_ALARM_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 UICC2_ALARM_EN_CLR BIT[2]
 UICC1_ALARM_EN_CLR BIT[1]
 BATT_ALARM_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 UICC2_ALARM_LATCHED_STS BIT[2]
 UICC1_ALARM_LATCHED_STS BIT[1]
 BATT_ALARM_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 UICC2_ALARM_PENDING_STS BIT[2]
 UICC1_ALARM_PENDING_STS BIT[1]
 BATT_ALARMPENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]

BUA_CTL1 ADDRESS 0x0040 RW
BUA_CTL1 RESET_VALUE 0x16
 BAT_GONE_SEL BIT[7]
 BATT_RMV_DEB BIT[6:4]
 LDO_SHUTDOWN_DELAY BIT[2:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 BUA_EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 UICC2_ALARM_TEST_VAL BIT[2]
 UICC1_ALARM_TEST_VAL BIT[1]
 BATT_ALARM_TEST_VAL BIT[0]

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL2 BIT[6:4]
 DTEST_SEL1 BIT[2:0]

TEMP_ALARM_BASE BASE 0x00002400 temp_alarmaddr 31:0

 temp_alarm MODULE OFFSET=TEMP_ALARM_BASE+0x00000000 MAX=TEMP_ALARM_BASE+0x000000FF APRE=TEMP_ALARM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.TEMP_ALARM_BASE.TEMP_ALARM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
 TYPE BIT[7:0]
  ALARM VALUE 0x09

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]
  TEMP_GEN2 VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 TEMP_ALARM_OK BIT[7]
  TEMP_ALARM_DISABLED VALUE 0x0
  TEMP_ALARM_ENABLED VALUE 0x1
 TEMP_ALARM_FSM_STATE BIT[6:4]
  STATE_0 VALUE 0x0
  STATE_1A VALUE 0x1
  STATE_1B VALUE 0x2
  STATE_2A VALUE 0x3
  STATE_2B VALUE 0x4
  STATE_3 VALUE 0x5
 ST3_SHUTDOWN_STS BIT[3]
  NO_EVENT VALUE 0x0
  ST3_EVENT_OCCURRED VALUE 0x1
 ST2_SHUTDOWN_STS BIT[2]
  NO_EVENT VALUE 0x0
  ST2_EVENT_OCCURRED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 TEMP_ALARM_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 TEMP_ALARM_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 TEMP_ALARM_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 TEMP_ALARM_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 TEMP_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 TEMP_ALARM_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 TEMP_ALARM_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 TEMP_ALARM_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 TEMP_ALARM_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

SHUTDOWN_CTL1 ADDRESS 0x0040 RW
SHUTDOWN_CTL1 RESET_VALUE 0x09
 OVRD_ST3_EN BIT[7]
  NO_ST3_OVERRIDE VALUE 0x0
  OVERTEMP_ST3_SHUTDOWN_BLOCKED VALUE 0x1
 OVRD_ST2_EN BIT[6]
  NO_ST2_OVERRIDE VALUE 0x0
  OVERTEMP_ST2_SHUTDOWN_BLOCKED VALUE 0x1
 TEMP_ALARM_CLK_RATE BIT[3:2]
  TEMP_ALARM_CLK_RATE_0 VALUE 0x0
  TEMP_ALARM_CLK_RATE_1 VALUE 0x1
  TEMP_ALARM_CLK_RATE_2 VALUE 0x2
  TEMP_ALARM_CLK_RATE_3 VALUE 0x3
 TEMP_THRESH_CNTRL BIT[1:0]
  THRESH_105C_125C_145C VALUE 0x0
  THRESH_110C_130C_150C VALUE 0x1
  THRESH_115C_135C_155C VALUE 0x2
  THRESH_120C_140C_160C VALUE 0x3

SHUTDOWN_CTL2 ADDRESS 0x0042 W
SHUTDOWN_CTL2 RESET_VALUE 0x00
 ST3_SHUTDOWN_CLR BIT[7]
 ST2_SHUTDOWN_CLR BIT[6]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x01
 TEMP_ALARM_EN BIT[7]
  TEMP_ALARM_DISABLED VALUE 0x0
  TEMP_ALARM_FORCED_ON VALUE 0x1
 FOLLOW_TEMP_ALARM_HW_EN BIT[0]
  FOLLOW_HW_TEMP_ALARM_DISABLED VALUE 0x0
  TEMP_ALARM_FOLLOWS_HW_EN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x00
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 TEMP_ALARM_STS_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x00
 TRIM_NUM BIT[7:0]

COIN_BASE BASE 0x00002800 coinaddr 31:0

 coin MODULE OFFSET=COIN_BASE+0x00000000 MAX=COIN_BASE+0x000000FF APRE=COIN_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.COIN_BASE.COIN
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x02
 TYPE BIT[7:0]
  CHARGER VALUE 0x02

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x20
 SUBTYPE BIT[7:0]
  COINCELL VALUE 0x20

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 COINCELL_OK BIT[7]
  CC_DISABLED VALUE 0x0
  CC_ENABLED VALUE 0x1

COIN_CHG_RSET ADDRESS 0x0044 RW
COIN_CHG_RSET RESET_VALUE 0x00
 COIN_CHG_RSET BIT[1:0]
  CC_RSET_2K1 VALUE 0x0
  CC_RSET_1K7 VALUE 0x1
  CC_RSET_1K2 VALUE 0x2
  CC_RSET_0K8 VALUE 0x3

COIN_CHG_VSET ADDRESS 0x0045 RW
COIN_CHG_VSET RESET_VALUE 0x00
 COIN_CHG_VSET BIT[1:0]
  CC_VSET_2V5 VALUE 0x0
  CC_VSET_3V2 VALUE 0x1
  CC_VSET_3V1 VALUE 0x2
  CC_VSET_3V0 VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 COINCELL_EN BIT[7]
  CC_DISABLED VALUE 0x0
  CC_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x02
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST_CTRL ADDRESS 0x00E0 RW
TEST_CTRL RESET_VALUE 0x00
 TEST_VCOIN BIT[0]
  CC_TEST_MODE_DISABLED VALUE 0x0
  CC_TEST_MODE_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[0]

TRIM_OFFSET ADDRESS 0x00F1 RW
TRIM_OFFSET RESET_VALUE 0x02
 COIN_CHG_RSET_TRIM BIT[1:0]
  CC_RSET_MINUS_254 VALUE 0x1
  CC_RESET_NOM VALUE 0x2
  CC_RSET_PLUS_227 VALUE 0x3

MBG1_BASE BASE 0x00002C00 mbg1addr 31:0

 mbg1 MODULE OFFSET=MBG1_BASE+0x00000000 MAX=MBG1_BASE+0x000000FF APRE=MBG1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.MBG1_BASE.MBG1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0E
 TYPE BIT[7:0]
  MBG VALUE 0x0E

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  MBG_GEN2 VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
 MBG_OK BIT[7]
  MBG_NOT_OK VALUE 0x0
  MBG_IS_OK VALUE 0x1

MODE_CTRL ADDRESS 0x0044 RW
MODE_CTRL RESET_VALUE 0xE0
 STARTUP_EN BIT[7]
 AVDD_FILTER_EN BIT[6]
  AVDD_FILTER_DISABLED VALUE 0x0
  AVDD_FILTER_ENABLED VALUE 0x1
 TEMP_COMP_OFFSET_EN BIT[5]
 MBG_OK_DELAY BIT[4]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 MBG_EN BIT[7]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E0 RW
TEST1 RESET_VALUE 0x00
 ATEST BIT[7:5]
 DTEST BIT[4:2]
 MANUAL_CAL_MODE BIT[1]

TEST2 ADDRESS 0x00E1 RW
TEST2 RESET_VALUE 0x00
 FORCE_VREF_0P625_OFF BIT[7]
 FORCE_VREF_0P3125_OFF BIT[6]
 FORCE_MBG_OK BIT[4]
 FORCE_STARTUP_EN BIT[3:2]
 CC_CAL_HI_EN BIT[1]
 CC_CAL_LO_EN BIT[0]

AUTOCAL_CTRL ADDRESS 0x00E4 RW
AUTOCAL_CTRL RESET_VALUE 0x04
 MBG_TEMP_CAL_CTRL BIT[7:4]
  CAL_CTRL0 VALUE 0x0
  CAL_CTRL1 VALUE 0x1
  CAL_CTRL2 VALUE 0x2
  CAL_CTRL3 VALUE 0x3
  CAL_CTRL4 VALUE 0x4
  CAL_CTRL5 VALUE 0x5
  CAL_CTRL6 VALUE 0x6
  CAL_CTRL7 VALUE 0x7
  CAL_CTRL8 VALUE 0x8
  CAL_CTRL9 VALUE 0x9
  CAL_CTRL10 VALUE 0xA
  CAL_CTRL11 VALUE 0xB
  CAL_CTRL12 VALUE 0xC
  CAL_CTRL13 VALUE 0xD
  CAL_CTRL14 VALUE 0xE
  CAL_CTRL15 VALUE 0xF
 AUTO_CAL_CLK_CTRL BIT[3:2]
  CAL_CLK_CTRL0 VALUE 0x0
  CAL_CLK_CTRL1 VALUE 0x1
  CAL_CLK_CTRL2 VALUE 0x2
  CAL_CLK_CTRL3 VALUE 0x3
 AUTOCAL_CAL_EN BIT[1]

AUTOCAL_RD1 ADDRESS 0x00E5 R
AUTOCAL_RD1 RESET_VALUE 0x00
 AUTOCAL_DONE BIT[7]
 AUTOCAL_FAULT BIT[6]

AUTOCAL_RD2 ADDRESS 0x00E6 R
AUTOCAL_RD2 RESET_VALUE 0x00
 AUTOCAL_CODE BIT[7:0]

TEST_MBG_OK_OFFSET ADDRESS 0x00E7 RW
TEST_MBG_OK_OFFSET RESET_VALUE 0x00
 MBG_OK_OFFSET_CTRL BIT[6:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0E
 TRIM_NUM BIT[7:0]

MBG_TRIM1 ADDRESS 0x00F1 RW
MBG_TRIM1 RESET_VALUE 0x00
 VREF_1P25_TRIM BIT[7:0]

MBG_TRIM2 ADDRESS 0x00F2 RW
MBG_TRIM2 RESET_VALUE 0x00
 TEMP_COMP_OFFSET_TRIM BIT[5:0]

MBG_TRIM3 ADDRESS 0x00F3 RW
MBG_TRIM3 RESET_VALUE 0x00
 VREF_0P625_TRIM BIT[4:0]

MBG_TRIM4 ADDRESS 0x00F4 RW
MBG_TRIM4 RESET_VALUE 0x00
 VREF_0P3125_TRIM BIT[4:0]

MBG_TRIM5 ADDRESS 0x00F5 RW
MBG_TRIM5 RESET_VALUE 0x00
 IREF_GEN_TRIM BIT[5:0]

MBG_TRIM6 ADDRESS 0x00F6 RW
MBG_TRIM6 RESET_VALUE 0x00
 IPTAT_GEN_TRIM BIT[3:0]

MBG_TRIM7 ADDRESS 0x00F7 RW
MBG_TRIM7 RESET_VALUE 0x00
 VTEMP_TRIM BIT[6:0]

MBG_TRIM8 ADDRESS 0x00F8 RW
MBG_TRIM8 RESET_VALUE 0x00
 VTEMP_REF_TRIM BIT[4:0]

MBG_TRIM9 ADDRESS 0x00F9 RW
MBG_TRIM9 RESET_VALUE 0x00
 VTEMP_BUF_TRIM BIT[6:0]

MBG_TRIM10 ADDRESS 0x00FA RW
MBG_TRIM10 RESET_VALUE 0x00
 IREF_TEMP_TRIM BIT[2:0]

MBG_TRIM11 ADDRESS 0x00FB RW
MBG_TRIM11 RESET_VALUE 0x00
 VBG_TEMP_TRIM BIT[3:0]

MBG_TRIM12 ADDRESS 0x00FC RW
MBG_TRIM12 RESET_VALUE 0x00
 CC_GAIN_TRIM BIT[2:0]

MBG_TRIM13 ADDRESS 0x00FD RW
MBG_TRIM13 RESET_VALUE 0x00
 CC_HI_TRIM BIT[3:0]

MBG_TRIM14 ADDRESS 0x00FE RW
MBG_TRIM14 RESET_VALUE 0x00
 CC_LO_TRIM BIT[3:0]

VADC_HC1_USR_BASE BASE 0x00003100 vadc_hc1_usraddr 31:0

 vadc_hc1_usr MODULE OFFSET=VADC_HC1_USR_BASE+0x00000000 MAX=VADC_HC1_USR_BASE+0x000000FF APRE=VADC_HC1_USR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.VADC_HC1_USR_BASE.VADC_HC1_USR
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x50
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 CONV_SEQ_STATE BIT[7:4]
  IDLE_REQ VALUE 0x0
  WAIT_HOLDOFF_RST VALUE 0x1
  WAIT_HOLDOFF VALUE 0x2
  RST_CH_ARB VALUE 0x3
  GET_NEXT_CH VALUE 0x4
  WAIT_CAL VALUE 0x5
  WAIT_ADC_EOC VALUE 0x6
  GEN_IRQ VALUE 0x7
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 VBAT_MIN_THR_STS BIT[0]
  VBAT_MIN_NOT_BELOW_THR VALUE 0x0
  VBAT_MIN_BELOW_THR VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VBAT_MIN_THR_INT_RT_STS BIT[1]
  VBAT_MIN_THR_INT_FALSE VALUE 0x0
  VBAT_MIN_THR_INT_TRUE VALUE 0x1
 EOC_INT_RT_STS BIT[0]
  CONV_COMPLETE_INT_FALSE VALUE 0x0
  CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VBAT_MIN_THR_INT_TYPE BIT[1]
  VBAT_MIN_THR_LEVEL VALUE 0x0
  VBAT_MIN_THR_EDGE VALUE 0x1
 EOC_SET_INT_TYPE BIT[0]
  EOC_LEVEL VALUE 0x0
  EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VBAT_MIN_INT_HIGH BIT[1]
  VBAT_MIN_INT_POL_HIGH_DISABLED VALUE 0x0
  VBAT_MIN_INT_POL_HIGH_ENABLED VALUE 0x1
 EOC_INT_HIGH BIT[0]
  EOC_INT_POL_HIGH_DISABLED VALUE 0x0
  EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VBAT_MIN_INT_LOW BIT[1]
  VBAT_MIN_INT_POL_LOW_DISABLED VALUE 0x0
  VBAT_MIN_INT_POL_LOW_ENABLED VALUE 0x1
 EOC_INT_LOW BIT[0]
  EOC_INT_POL_LOW_DISABLED VALUE 0x0
  EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VBAT_MIN_INT_LATCHED_CLR BIT[1]
 EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VBAT_MIN_INT_EN_SET BIT[1]
  VBAT_MIN_INT_DISABLED VALUE 0x0
  VBAT_MIN_INT_ENBLED VALUE 0x1
 EOC_INT_EN_SET BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VBAT_MIN_INT_EN_CLR BIT[1]
  VBAT_MIN_INT_DISABLED VALUE 0x0
  VBAT_MIN_INT_ENBLED VALUE 0x1
 EOC_INT_EN_CLR BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VBAT_MIN_INT_LATCHED_STS BIT[1]
  VBAT_MIN_INT_LATCHED_FALSE VALUE 0x0
  VBAT_MIN_INT_LATCHED_TRUE VALUE 0x1
 EOC_INT_LATCHED_STS BIT[0]
  EOC_INT_LATCHED_FALSE VALUE 0x0
  EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VBAT_MIN_INT_PENDING_STS BIT[1]
  VBAT_MIN_INT_PENDING_FALSE VALUE 0x0
  VBAT_MIN_INT_PENDING_TRUE VALUE 0x1
 EOC_INT_PENDING_STS BIT[0]
  EOC_INT_PENDING_FALSE VALUE 0x0
  EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

DATA_HOLD_CTL ADDRESS 0x003F RW
DATA_HOLD_CTL RESET_VALUE 0x00
 HOLD BIT[0]
  FREE_RUNNING VALUE 0x0
  HOLD_DATA VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x18
 CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 DEC_RATIO_SEL BIT[3:2]
  DEC_RATIO_256 VALUE 0x0
  DEC_RATIO_512 VALUE 0x1
  DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1
 FAST_AVG_SAMPLES BIT[2:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4

ADC_CH_SEL_CTL ADDRESS 0x0044 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
 ADC_CH_SEL BIT[7:0]

DELAY_CTL ADDRESS 0x0045 RW
DELAY_CTL RESET_VALUE 0x00
 HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  NO_OPERATION VALUE 0x0
  START_CONV_REQ VALUE 0x1

VBAT_MIN_THR0 ADDRESS 0x0048 RW
VBAT_MIN_THR0 RESET_VALUE 0x01
 VBAT_MIN_THR_7_0 BIT[7:0]

VBAT_MIN_THR1 ADDRESS 0x0049 RW
VBAT_MIN_THR1 RESET_VALUE 0x80
 VBAT_MIN_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0050 R
DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0051 R
DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

VBAT_MIN_DATA0 ADDRESS 0x0052 R
VBAT_MIN_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

VBAT_MIN_DATA1 ADDRESS 0x0053 R
VBAT_MIN_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VBAT_MIN_INT_TEST_VAL BIT[1]
  VBAT_MIN_TEST_FALSE VALUE 0x0
  VBAT_MIN_TEST_TRUE VALUE 0x1
 EOC_INT_TEST_VAL BIT[0]
  EOC_TEST_FALSE VALUE 0x0
  EOC_TEST_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL BIT[2:0]

VADC_HC2_MDM_BASE BASE 0x00003200 vadc_hc2_mdmaddr 31:0

 vadc_hc2_mdm MODULE OFFSET=VADC_HC2_MDM_BASE+0x00000000 MAX=VADC_HC2_MDM_BASE+0x000000FF APRE=VADC_HC2_MDM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.VADC_HC2_MDM_BASE.VADC_HC2_MDM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x51
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 CONV_SEQ_STATE BIT[7:4]
  IDLE_REQ VALUE 0x0
  WAIT_HOLDOFF_RST VALUE 0x1
  WAIT_HOLDOFF VALUE 0x2
  RST_CH_ARB VALUE 0x3
  GET_NEXT_CH VALUE 0x4
  WAIT_CAL VALUE 0x5
  WAIT_ADC_EOC VALUE 0x6
  GEN_IRQ VALUE 0x7
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VBAT_MIN_THR_INT_RT_STS BIT[1]
  VBAT_MIN_THR_INT_FALSE VALUE 0x0
  VBAT_MIN_THR_INT_TRUE VALUE 0x1
 EOC_INT_RT_STS BIT[0]
  CONV_COMPLETE_INT_FALSE VALUE 0x0
  CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VBAT_MIN_THR_INT_TYPE BIT[1]
  VBAT_MIN_THR_LEVEL VALUE 0x0
  VBAT_MIN_THR_EDGE VALUE 0x1
 EOC_SET_INT_TYPE BIT[0]
  EOC_LEVEL VALUE 0x0
  EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VBAT_MIN_INT_HIGH BIT[1]
  VBAT_MIN_INT_POL_HIGH_DISABLED VALUE 0x0
  VBAT_MIN_INT_POL_HIGH_ENABLED VALUE 0x1
 EOC_INT_HIGH BIT[0]
  EOC_INT_POL_HIGH_DISABLED VALUE 0x0
  EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VBAT_MIN_INT_LOW BIT[1]
  VBAT_MIN_INT_POL_LOW_DISABLED VALUE 0x0
  VBAT_MIN_INT_POL_LOW_ENABLED VALUE 0x1
 EOC_INT_LOW BIT[0]
  EOC_INT_POL_LOW_DISABLED VALUE 0x0
  EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VBAT_MIN_INT_LATCHED_CLR BIT[1]
 EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VBAT_MIN_INT_EN_SET BIT[1]
  VBAT_MIN_INT_DISABLED VALUE 0x0
  VBAT_MIN_INT_ENBLED VALUE 0x1
 EOC_INT_EN_SET BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VBAT_MIN_INT_EN_CLR BIT[1]
  VBAT_MIN_INT_DISABLED VALUE 0x0
  VBAT_MIN_INT_ENBLED VALUE 0x1
 EOC_INT_EN_CLR BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VBAT_MIN_INT_LATCHED_STS BIT[1]
  VBAT_MIN_INT_LATCHED_FALSE VALUE 0x0
  VBAT_MIN_INT_LATCHED_TRUE VALUE 0x1
 EOC_INT_LATCHED_STS BIT[0]
  EOC_INT_LATCHED_FALSE VALUE 0x0
  EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VBAT_MIN_INT_PENDING_STS BIT[1]
  VBAT_MIN_INT_PENDING_FALSE VALUE 0x0
  VBAT_MIN_INT_PENDING_TRUE VALUE 0x1
 EOC_INT_PENDING_STS BIT[0]
  EOC_INT_PENDING_FALSE VALUE 0x0
  EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

DATA_HOLD_CTL ADDRESS 0x003F RW
DATA_HOLD_CTL RESET_VALUE 0x00
 HOLD BIT[0]
  FREE_RUNNING VALUE 0x0
  HOLD_DATA VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x18
 CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 DEC_RATIO_SEL BIT[3:2]
  DEC_RATIO_256 VALUE 0x0
  DEC_RATIO_512 VALUE 0x1
  DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1
 FAST_AVG_SAMPLES BIT[2:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 VBAT_MIN_THR_STS BIT[0]
  VBAT_MIN_NOT_BELOW_THR VALUE 0x0
  VBAT_MIN_BELOW_THR VALUE 0x1

ADC_CH_SEL_CTL ADDRESS 0x0044 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
 ADC_CH_SEL BIT[7:0]

DELAY_CTL ADDRESS 0x0045 RW
DELAY_CTL RESET_VALUE 0x00
 HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  NO_OPERATION VALUE 0x0
  START_CONV_REQ VALUE 0x1

VBAT_MIN_THR0 ADDRESS 0x0048 RW
VBAT_MIN_THR0 RESET_VALUE 0x01
 VBAT_MIN_THR_7_0 BIT[7:0]

VBAT_MIN_THR1 ADDRESS 0x0049 RW
VBAT_MIN_THR1 RESET_VALUE 0x80
 VBAT_MIN_THR_15_8 BIT[7:0]

DATA0 ADDRESS 0x0050 R
DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0051 R
DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

VBAT_MIN_DATA0 ADDRESS 0x0052 R
VBAT_MIN_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

VBAT_MIN_DATA1 ADDRESS 0x0053 R
VBAT_MIN_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VBAT_MIN_INT_TEST_VAL BIT[1]
  VBAT_MIN_TEST_FALSE VALUE 0x0
  VBAT_MIN_TEST_TRUE VALUE 0x1
 EOC_INT_TEST_VAL BIT[0]
  EOC_TEST_FALSE VALUE 0x0
  EOC_TEST_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL BIT[2:0]

VADC_HC7_BTM8_BASE BASE 0x00003400 vadc_hc7_btm8addr 31:0

 vadc_hc7_btm8 MODULE OFFSET=VADC_HC7_BTM8_BASE+0x00000000 MAX=VADC_HC7_BTM8_BASE+0x000000FF APRE=VADC_HC7_BTM8_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.VADC_HC7_BTM8_BASE.VADC_HC7_BTM8
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x56
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 CONV_SEQ_STATE BIT[6:3]
  IDLE_REQ VALUE 0x0
  WAIT_HOLDOFF_RST VALUE 0x1
  WAIT_HOLDOFF VALUE 0x2
  RST_CH_ARB VALUE 0x3
  GET_NEXT_CH VALUE 0x4
  WAIT_CAL VALUE 0x5
  WAIT_ADC_EOC VALUE 0x6
  GEN_IRQ VALUE 0x7
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

STATUS_LOW ADDRESS 0x000A R
STATUS_LOW RESET_VALUE 0x00
 M7_LOW BIT[7]
  M7_LOW_FALSE VALUE 0x0
  M7_LOW_TRUE VALUE 0x1
 M6_LOW BIT[6]
  M6_LOW_FALSE VALUE 0x0
  M6_LOW_TRUE VALUE 0x1
 M5_LOW BIT[5]
  M5_LOW_FALSE VALUE 0x0
  M5_LOW_TRUE VALUE 0x1
 M4_LOW BIT[4]
  M4_LOW_FALSE VALUE 0x0
  M4_LOW_TRUE VALUE 0x1
 M3_LOW BIT[3]
  M3_LOW_FALSE VALUE 0x0
  M3_LOW_TRUE VALUE 0x1
 M2_LOW BIT[2]
  M2_LOW_FALSE VALUE 0x0
  M2_LOW_TRUE VALUE 0x1
 M1_LOW BIT[1]
  M1_LOW_FALSE VALUE 0x0
  M1_LOW_TRUE VALUE 0x1
 M0_LOW BIT[0]
  M0_LOW_FALSE VALUE 0x0
  M0_LOW_TRUE VALUE 0x1

STATUS_HIGH ADDRESS 0x000B R
STATUS_HIGH RESET_VALUE 0x00
 M7_HIGH BIT[7]
  M7_HIGH_FALSE VALUE 0x0
  M7_HIGH_TRUE VALUE 0x1
 M6_HIGH BIT[6]
  M6_HIGH_FALSE VALUE 0x0
  M6_HIGH_TRUE VALUE 0x1
 M5_HIGH BIT[5]
  M5_HIGH_FALSE VALUE 0x0
  M5_HIGH_TRUE VALUE 0x1
 M4_HIGH BIT[4]
  M4_HIGH_FALSE VALUE 0x0
  M4_HIGH_TRUE VALUE 0x1
 M3_HIGH BIT[3]
  M3_HIGH_FALSE VALUE 0x0
  M3_HIGH_TRUE VALUE 0x1
 M2_HIGH BIT[2]
  M2_HIGH_FALSE VALUE 0x0
  M2_HIGH_TRUE VALUE 0x1
 M1_HIGH BIT[1]
  M1_HIGH_FALSE VALUE 0x0
  M1_HIGH_TRUE VALUE 0x1
 M0_HIGH BIT[0]
  M0_HIGH_FALSE VALUE 0x0
  M0_HIGH_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 THR_INT_RT_STS BIT[0]
  THR_INT_FALSE VALUE 0x0
  THR_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 THR_INT_SET_TYPE BIT[0]
  THR_INT_POL_HIGH_DISABLED VALUE 0x0
  THR_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 THR_INT_HIGH BIT[0]
  HIGH_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 THR_INT_LOW BIT[0]
  THR_INT_POL_DISABLED VALUE 0x0
  THR_INT_POL_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 THR_INT_LATCHED_CLR BIT[0]
  THR_INT_FALSE VALUE 0x0
  THR_INT_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 THR_INT_EN_SET BIT[0]
  THR_INT_DISABLED VALUE 0x0
  THR_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 THR_INT_EN_CLR BIT[0]
  THR_INT_DISABLED VALUE 0x0
  THR_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 THR_INT_LATCHED_STS BIT[0]
  THR_INT_LATCHED_FALSE VALUE 0x0
  THR_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 THR_INT_PENDING_STS BIT[0]
  THR_INT_PENDING_FALSE VALUE 0x0
  THR_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

DATA_HOLD_CTL ADDRESS 0x003F RW
DATA_HOLD_CTL RESET_VALUE 0x00
 HOLD BIT[0]
  FREE_RUNNING VALUE 0x0
  HOLD_DATA VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 VCOMP_HI_EN BIT[4]
  VCOMP_HI_EN_FALSE VALUE 0x0
  VCOMP_HI_EN_TRUE VALUE 0x1
 VCOMP_LOW2_EN BIT[3]
  VCOMP_LOW2_EN_FALSE VALUE 0x0
  VCOMP_LOW2_EN_TRUE VALUE 0x1
 VCOMP_LOW1_EN BIT[2]
  VCOMP_LOW1_EN_FALSE VALUE 0x0
  VCOMP_LOW1_EN_TRUE VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x08
 DEC_RATIO_SEL BIT[3:2]
  DEC_RATIO_256 VALUE 0x0
  DEC_RATIO_512 VALUE 0x1
  DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1
 FAST_AVG_SAMPLES BIT[2:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  NO_OPERATION VALUE 0x0
  START_CONV_REQ VALUE 0x1

VCOMP_HI_THR ADDRESS 0x0048 RW
VCOMP_HI_THR RESET_VALUE 0x7F
 VCOMP_HI_THR BIT[6:0]
  VCOMP_HI_THR_2250MV VALUE 0x00
  VCOMP_HI_THR_2275MV VALUE 0x01
  VCOMP_HI_THR_2300MV VALUE 0x02
  VCOMP_HI_THR_2325MV VALUE 0x03
  VCOMP_HI_THR_2350MV VALUE 0x04
  VCOMP_HI_THR_2375MV VALUE 0x05
  VCOMP_HI_THR_2400MV VALUE 0x06
  VCOMP_HI_THR_2425MV VALUE 0x07
  VCOMP_HI_THR_2450MV VALUE 0x08
  VCOMP_HI_THR_2475MV VALUE 0x09
  VCOMP_HI_THR_2500MV VALUE 0x0A
  VCOMP_HI_THR_2525MV VALUE 0x0B
  VCOMP_HI_THR_2550MV VALUE 0x0C
  VCOMP_HI_THR_2575MV VALUE 0x0D
  VCOMP_HI_THR_2600MV VALUE 0x0E
  VCOMP_HI_THR_2625MV VALUE 0x0F
  VCOMP_HI_THR_2650MV VALUE 0x10
  VCOMP_HI_THR_2675MV VALUE 0x11
  VCOMP_HI_THR_2700MV VALUE 0x12
  VCOMP_HI_THR_2725MV VALUE 0x13
  VCOMP_HI_THR_2750MV VALUE 0x14
  VCOMP_HI_THR_2775MV VALUE 0x15
  VCOMP_HI_THR_2800MV VALUE 0x16
  VCOMP_HI_THR_2825MV VALUE 0x17
  VCOMP_HI_THR_2850MV VALUE 0x18
  VCOMP_HI_THR_2875MV VALUE 0x19
  VCOMP_HI_THR_2900MV VALUE 0x1A
  VCOMP_HI_THR_2925MV VALUE 0x1B
  VCOMP_HI_THR_2950MV VALUE 0x1C
  VCOMP_HI_THR_2975MV VALUE 0x1D
  VCOMP_HI_THR_3000MV VALUE 0x1E
  VCOMP_HI_THR_3025MV VALUE 0x1F
  VCOMP_HI_THR_3050MV VALUE 0x20
  VCOMP_HI_THR_3075MV VALUE 0x21
  VCOMP_HI_THR_3100MV VALUE 0x22
  VCOMP_HI_THR_3125MV VALUE 0x23
  VCOMP_HI_THR_3150MV VALUE 0x24
  VCOMP_HI_THR_3175MV VALUE 0x25
  VCOMP_HI_THR_3200MV VALUE 0x26
  VCOMP_HI_THR_3225MV VALUE 0x27
  VCOMP_HI_THR_3250MV VALUE 0x28
  VCOMP_HI_THR_3275MV VALUE 0x29
  VCOMP_HI_THR_3300MV VALUE 0x2A
  VCOMP_HI_THR_3325MV VALUE 0x2B
  VCOMP_HI_THR_3350MV VALUE 0x2C
  VCOMP_HI_THR_3375MV VALUE 0x2D
  VCOMP_HI_THR_3400MV VALUE 0x2E
  VCOMP_HI_THR_3425MV VALUE 0x2F
  VCOMP_HI_THR_3450MV VALUE 0x30
  VCOMP_HI_THR_3475MV VALUE 0x31
  VCOMP_HI_THR_3500MV VALUE 0x32
  VCOMP_HI_THR_3525MV VALUE 0x33
  VCOMP_HI_THR_3550MV VALUE 0x34
  VCOMP_HI_THR_3575MV VALUE 0x35
  VCOMP_HI_THR_3600MV VALUE 0x36
  VCOMP_HI_THR_3625MV VALUE 0x37
  VCOMP_HI_THR_3650MV VALUE 0x38
  VCOMP_HI_THR_3675MV VALUE 0x39
  VCOMP_HI_THR_3700MV VALUE 0x3A
  VCOMP_HI_THR_3725MV VALUE 0x3B
  VCOMP_HI_THR_3750MV VALUE 0x3C
  VCOMP_HI_THR_3775MV VALUE 0x3D
  VCOMP_HI_THR_3800MV VALUE 0x3E
  VCOMP_HI_THR_3825MV VALUE 0x3F
  VCOMP_HI_THR_3850MV VALUE 0x40
  VCOMP_HI_THR_3875MV VALUE 0x41
  VCOMP_HI_THR_3900MV VALUE 0x42
  VCOMP_HI_THR_3925MV VALUE 0x43
  VCOMP_HI_THR_3950MV VALUE 0x44
  VCOMP_HI_THR_3975MV VALUE 0x45
  VCOMP_HI_THR_4000MV VALUE 0x46
  VCOMP_HI_THR_4025MV VALUE 0x47
  VCOMP_HI_THR_4050MV VALUE 0x48
  VCOMP_HI_THR_4075MV VALUE 0x49
  VCOMP_HI_THR_4100MV VALUE 0x4A
  VCOMP_HI_THR_4125MV VALUE 0x4B
  VCOMP_HI_THR_4150MV VALUE 0x4C
  VCOMP_HI_THR_4175MV VALUE 0x4D
  VCOMP_HI_THR_4200MV VALUE 0x4E
  VCOMP_HI_THR_4225MV VALUE 0x4F
  VCOMP_HI_THR_4250MV VALUE 0x50
  VCOMP_HI_THR_4275MV VALUE 0x51
  VCOMP_HI_THR_4300MV VALUE 0x52
  VCOMP_HI_THR_4325MV VALUE 0x53
  VCOMP_HI_THR_4350MV VALUE 0x54
  VCOMP_HI_THR_4375MV VALUE 0x55
  VCOMP_HI_THR_4400MV VALUE 0x56
  VCOMP_HI_THR_4425MV VALUE 0x57
  VCOMP_HI_THR_4450MV VALUE 0x58
  VCOMP_HI_THR_4475MV VALUE 0x59
  VCOMP_HI_THR_4500MV VALUE 0x5A
  VCOMP_HI_THR_4525MV VALUE 0x5B
  VCOMP_HI_THR_4550MV VALUE 0x5C
  VCOMP_HI_THR_4575MV VALUE 0x5D
  VCOMP_HI_THR_4600MV VALUE 0x5E
  VCOMP_HI_THR_4625MV VALUE 0x5F
  VCOMP_HI_THR_4650MV VALUE 0x60
  VCOMP_HI_THR_4675MV VALUE 0x61
  VCOMP_HI_THR_4700MV VALUE 0x62
  VCOMP_HI_THR_4725MV VALUE 0x63
  VCOMP_HI_THR_4750MV VALUE 0x64
  VCOMP_HI_THR_4775MV VALUE 0x65
  VCOMP_HI_THR_4800MV VALUE 0x66
  VCOMP_HI_THR_4825MV VALUE 0x67
  VCOMP_HI_THR_4850MV VALUE 0x68
  VCOMP_HI_THR_4875MV VALUE 0x69
  VCOMP_HI_THR_4900MV VALUE 0x6A
  VCOMP_HI_THR_4925MV VALUE 0x6B
  VCOMP_HI_THR_4950MV VALUE 0x6C
  VCOMP_HI_THR_4975MV VALUE 0x6D
  VCOMP_HI_THR_5000MV VALUE 0x6E
  VCOMP_HI_THR_5025MV VALUE 0x6F
  VCOMP_HI_THR_5050MV VALUE 0x70
  VCOMP_HI_THR_5075MV VALUE 0x71
  VCOMP_HI_THR_5100MV VALUE 0x72
  VCOMP_HI_THR_5125MV VALUE 0x73
  VCOMP_HI_THR_5150MV VALUE 0x74
  VCOMP_HI_THR_5175MV VALUE 0x75
  VCOMP_HI_THR_5200MV VALUE 0x76
  VCOMP_HI_THR_5225MV VALUE 0x77
  VCOMP_HI_THR_5250MV VALUE 0x78
  VCOMP_HI_THR_5275MV VALUE 0x79
  VCOMP_HI_THR_5300MV VALUE 0x7A
  VCOMP_HI_THR_5325MV VALUE 0x7B
  VCOMP_HI_THR_5350MV VALUE 0x7C
  VCOMP_HI_THR_5375MV VALUE 0x7D
  VCOMP_HI_THR_5400MV VALUE 0x7E
  VCOMP_HI_THR_5425MV VALUE 0x7F

VCOMP_LOW2_THR ADDRESS 0x0049 RW
VCOMP_LOW2_THR RESET_VALUE 0x00
 VCOMP_LOW2_THR BIT[6:0]
  VCOMP_LOW2_THR_2250MV VALUE 0x00
  VCOMP_LOW2_THR_2275MV VALUE 0x01
  VCOMP_LOW2_THR_2300MV VALUE 0x02
  VCOMP_LOW2_THR_2325MV VALUE 0x03
  VCOMP_LOW2_THR_2350MV VALUE 0x04
  VCOMP_LOW2_THR_2375MV VALUE 0x05
  VCOMP_LOW2_THR_2400MV VALUE 0x06
  VCOMP_LOW2_THR_2425MV VALUE 0x07
  VCOMP_LOW2_THR_2450MV VALUE 0x08
  VCOMP_LOW2_THR_2475MV VALUE 0x09
  VCOMP_LOW2_THR_2500MV VALUE 0x0A
  VCOMP_LOW2_THR_2525MV VALUE 0x0B
  VCOMP_LOW2_THR_2550MV VALUE 0x0C
  VCOMP_LOW2_THR_2575MV VALUE 0x0D
  VCOMP_LOW2_THR_2600MV VALUE 0x0E
  VCOMP_LOW2_THR_2625MV VALUE 0x0F
  VCOMP_LOW2_THR_2650MV VALUE 0x10
  VCOMP_LOW2_THR_2675MV VALUE 0x11
  VCOMP_LOW2_THR_2700MV VALUE 0x12
  VCOMP_LOW2_THR_2725MV VALUE 0x13
  VCOMP_LOW2_THR_2750MV VALUE 0x14
  VCOMP_LOW2_THR_2775MV VALUE 0x15
  VCOMP_LOW2_THR_2800MV VALUE 0x16
  VCOMP_LOW2_THR_2825MV VALUE 0x17
  VCOMP_LOW2_THR_2850MV VALUE 0x18
  VCOMP_LOW2_THR_2875MV VALUE 0x19
  VCOMP_LOW2_THR_2900MV VALUE 0x1A
  VCOMP_LOW2_THR_2925MV VALUE 0x1B
  VCOMP_LOW2_THR_2950MV VALUE 0x1C
  VCOMP_LOW2_THR_2975MV VALUE 0x1D
  VCOMP_LOW2_THR_3000MV VALUE 0x1E
  VCOMP_LOW2_THR_3025MV VALUE 0x1F
  VCOMP_LOW2_THR_3050MV VALUE 0x20
  VCOMP_LOW2_THR_3075MV VALUE 0x21
  VCOMP_LOW2_THR_3100MV VALUE 0x22
  VCOMP_LOW2_THR_3125MV VALUE 0x23
  VCOMP_LOW2_THR_3150MV VALUE 0x24
  VCOMP_LOW2_THR_3175MV VALUE 0x25
  VCOMP_LOW2_THR_3200MV VALUE 0x26
  VCOMP_LOW2_THR_3225MV VALUE 0x27
  VCOMP_LOW2_THR_3250MV VALUE 0x28
  VCOMP_LOW2_THR_3275MV VALUE 0x29
  VCOMP_LOW2_THR_3300MV VALUE 0x2A
  VCOMP_LOW2_THR_3325MV VALUE 0x2B
  VCOMP_LOW2_THR_3350MV VALUE 0x2C
  VCOMP_LOW2_THR_3375MV VALUE 0x2D
  VCOMP_LOW2_THR_3400MV VALUE 0x2E
  VCOMP_LOW2_THR_3425MV VALUE 0x2F
  VCOMP_LOW2_THR_3450MV VALUE 0x30
  VCOMP_LOW2_THR_3475MV VALUE 0x31
  VCOMP_LOW2_THR_3500MV VALUE 0x32
  VCOMP_LOW2_THR_3525MV VALUE 0x33
  VCOMP_LOW2_THR_3550MV VALUE 0x34
  VCOMP_LOW2_THR_3575MV VALUE 0x35
  VCOMP_LOW2_THR_3600MV VALUE 0x36
  VCOMP_LOW2_THR_3625MV VALUE 0x37
  VCOMP_LOW2_THR_3650MV VALUE 0x38
  VCOMP_LOW2_THR_3675MV VALUE 0x39
  VCOMP_LOW2_THR_3700MV VALUE 0x3A
  VCOMP_LOW2_THR_3725MV VALUE 0x3B
  VCOMP_LOW2_THR_3750MV VALUE 0x3C
  VCOMP_LOW2_THR_3775MV VALUE 0x3D
  VCOMP_LOW2_THR_3800MV VALUE 0x3E
  VCOMP_LOW2_THR_3825MV VALUE 0x3F
  VCOMP_LOW2_THR_3850MV VALUE 0x40
  VCOMP_LOW2_THR_3875MV VALUE 0x41
  VCOMP_LOW2_THR_3900MV VALUE 0x42
  VCOMP_LOW2_THR_3925MV VALUE 0x43
  VCOMP_LOW2_THR_3950MV VALUE 0x44
  VCOMP_LOW2_THR_3975MV VALUE 0x45
  VCOMP_LOW2_THR_4000MV VALUE 0x46
  VCOMP_LOW2_THR_4025MV VALUE 0x47
  VCOMP_LOW2_THR_4050MV VALUE 0x48
  VCOMP_LOW2_THR_4075MV VALUE 0x49
  VCOMP_LOW2_THR_4100MV VALUE 0x4A
  VCOMP_LOW2_THR_4125MV VALUE 0x4B
  VCOMP_LOW2_THR_4150MV VALUE 0x4C
  VCOMP_LOW2_THR_4175MV VALUE 0x4D
  VCOMP_LOW2_THR_4200MV VALUE 0x4E
  VCOMP_LOW2_THR_4225MV VALUE 0x4F
  VCOMP_LOW2_THR_4250MV VALUE 0x50
  VCOMP_LOW2_THR_4275MV VALUE 0x51
  VCOMP_LOW2_THR_4300MV VALUE 0x52
  VCOMP_LOW2_THR_4325MV VALUE 0x53
  VCOMP_LOW2_THR_4350MV VALUE 0x54
  VCOMP_LOW2_THR_4375MV VALUE 0x55
  VCOMP_LOW2_THR_4400MV VALUE 0x56
  VCOMP_LOW2_THR_4425MV VALUE 0x57
  VCOMP_LOW2_THR_4450MV VALUE 0x58
  VCOMP_LOW2_THR_4475MV VALUE 0x59
  VCOMP_LOW2_THR_4500MV VALUE 0x5A
  VCOMP_LOW2_THR_4525MV VALUE 0x5B
  VCOMP_LOW2_THR_4550MV VALUE 0x5C
  VCOMP_LOW2_THR_4575MV VALUE 0x5D
  VCOMP_LOW2_THR_4600MV VALUE 0x5E
  VCOMP_LOW2_THR_4625MV VALUE 0x5F
  VCOMP_LOW2_THR_4650MV VALUE 0x60
  VCOMP_LOW2_THR_4675MV VALUE 0x61
  VCOMP_LOW2_THR_4700MV VALUE 0x62
  VCOMP_LOW2_THR_4725MV VALUE 0x63
  VCOMP_LOW2_THR_4750MV VALUE 0x64
  VCOMP_LOW2_THR_4775MV VALUE 0x65
  VCOMP_LOW2_THR_4800MV VALUE 0x66
  VCOMP_LOW2_THR_4825MV VALUE 0x67
  VCOMP_LOW2_THR_4850MV VALUE 0x68
  VCOMP_LOW2_THR_4875MV VALUE 0x69
  VCOMP_LOW2_THR_4900MV VALUE 0x6A
  VCOMP_LOW2_THR_4925MV VALUE 0x6B
  VCOMP_LOW2_THR_4950MV VALUE 0x6C
  VCOMP_LOW2_THR_4975MV VALUE 0x6D
  VCOMP_LOW2_THR_5000MV VALUE 0x6E
  VCOMP_LOW2_THR_5025MV VALUE 0x6F
  VCOMP_LOW2_THR_5050MV VALUE 0x70
  VCOMP_LOW2_THR_5075MV VALUE 0x71
  VCOMP_LOW2_THR_5100MV VALUE 0x72
  VCOMP_LOW2_THR_5125MV VALUE 0x73
  VCOMP_LOW2_THR_5150MV VALUE 0x74
  VCOMP_LOW2_THR_5175MV VALUE 0x75
  VCOMP_LOW2_THR_5200MV VALUE 0x76
  VCOMP_LOW2_THR_5225MV VALUE 0x77
  VCOMP_LOW2_THR_5250MV VALUE 0x78
  VCOMP_LOW2_THR_5275MV VALUE 0x79
  VCOMP_LOW2_THR_5300MV VALUE 0x7A
  VCOMP_LOW2_THR_5325MV VALUE 0x7B
  VCOMP_LOW2_THR_5350MV VALUE 0x7C
  VCOMP_LOW2_THR_5375MV VALUE 0x7D
  VCOMP_LOW2_THR_5400MV VALUE 0x7E
  VCOMP_LOW2_THR_5425MV VALUE 0x7F

VCOMP_LOW1_THR ADDRESS 0x004A RW
VCOMP_LOW1_THR RESET_VALUE 0x00
 VCOMP_LOW1_THR BIT[6:0]
  VCOMP_LOW1_THR_2250MV VALUE 0x00
  VCOMP_LOW1_THR_2275MV VALUE 0x01
  VCOMP_LOW1_THR_2300MV VALUE 0x02
  VCOMP_LOW1_THR_2325MV VALUE 0x03
  VCOMP_LOW1_THR_2350MV VALUE 0x04
  VCOMP_LOW1_THR_2375MV VALUE 0x05
  VCOMP_LOW1_THR_2400MV VALUE 0x06
  VCOMP_LOW1_THR_2425MV VALUE 0x07
  VCOMP_LOW1_THR_2450MV VALUE 0x08
  VCOMP_LOW1_THR_2475MV VALUE 0x09
  VCOMP_LOW1_THR_2500MV VALUE 0x0A
  VCOMP_LOW1_THR_2525MV VALUE 0x0B
  VCOMP_LOW1_THR_2550MV VALUE 0x0C
  VCOMP_LOW1_THR_2575MV VALUE 0x0D
  VCOMP_LOW1_THR_2600MV VALUE 0x0E
  VCOMP_LOW1_THR_2625MV VALUE 0x0F
  VCOMP_LOW1_THR_2650MV VALUE 0x10
  VCOMP_LOW1_THR_2675MV VALUE 0x11
  VCOMP_LOW1_THR_2700MV VALUE 0x12
  VCOMP_LOW1_THR_2725MV VALUE 0x13
  VCOMP_LOW1_THR_2750MV VALUE 0x14
  VCOMP_LOW1_THR_2775MV VALUE 0x15
  VCOMP_LOW1_THR_2800MV VALUE 0x16
  VCOMP_LOW1_THR_2825MV VALUE 0x17
  VCOMP_LOW1_THR_2850MV VALUE 0x18
  VCOMP_LOW1_THR_2875MV VALUE 0x19
  VCOMP_LOW1_THR_2900MV VALUE 0x1A
  VCOMP_LOW1_THR_2925MV VALUE 0x1B
  VCOMP_LOW1_THR_2950MV VALUE 0x1C
  VCOMP_LOW1_THR_2975MV VALUE 0x1D
  VCOMP_LOW1_THR_3000MV VALUE 0x1E
  VCOMP_LOW1_THR_3025MV VALUE 0x1F
  VCOMP_LOW1_THR_3050MV VALUE 0x20
  VCOMP_LOW1_THR_3075MV VALUE 0x21
  VCOMP_LOW1_THR_3100MV VALUE 0x22
  VCOMP_LOW1_THR_3125MV VALUE 0x23
  VCOMP_LOW1_THR_3150MV VALUE 0x24
  VCOMP_LOW1_THR_3175MV VALUE 0x25
  VCOMP_LOW1_THR_3200MV VALUE 0x26
  VCOMP_LOW1_THR_3225MV VALUE 0x27
  VCOMP_LOW1_THR_3250MV VALUE 0x28
  VCOMP_LOW1_THR_3275MV VALUE 0x29
  VCOMP_LOW1_THR_3300MV VALUE 0x2A
  VCOMP_LOW1_THR_3325MV VALUE 0x2B
  VCOMP_LOW1_THR_3350MV VALUE 0x2C
  VCOMP_LOW1_THR_3375MV VALUE 0x2D
  VCOMP_LOW1_THR_3400MV VALUE 0x2E
  VCOMP_LOW1_THR_3425MV VALUE 0x2F
  VCOMP_LOW1_THR_3450MV VALUE 0x30
  VCOMP_LOW1_THR_3475MV VALUE 0x31
  VCOMP_LOW1_THR_3500MV VALUE 0x32
  VCOMP_LOW1_THR_3525MV VALUE 0x33
  VCOMP_LOW1_THR_3550MV VALUE 0x34
  VCOMP_LOW1_THR_3575MV VALUE 0x35
  VCOMP_LOW1_THR_3600MV VALUE 0x36
  VCOMP_LOW1_THR_3625MV VALUE 0x37
  VCOMP_LOW1_THR_3650MV VALUE 0x38
  VCOMP_LOW1_THR_3675MV VALUE 0x39
  VCOMP_LOW1_THR_3700MV VALUE 0x3A
  VCOMP_LOW1_THR_3725MV VALUE 0x3B
  VCOMP_LOW1_THR_3750MV VALUE 0x3C
  VCOMP_LOW1_THR_3775MV VALUE 0x3D
  VCOMP_LOW1_THR_3800MV VALUE 0x3E
  VCOMP_LOW1_THR_3825MV VALUE 0x3F
  VCOMP_LOW1_THR_3850MV VALUE 0x40
  VCOMP_LOW1_THR_3875MV VALUE 0x41
  VCOMP_LOW1_THR_3900MV VALUE 0x42
  VCOMP_LOW1_THR_3925MV VALUE 0x43
  VCOMP_LOW1_THR_3950MV VALUE 0x44
  VCOMP_LOW1_THR_3975MV VALUE 0x45
  VCOMP_LOW1_THR_4000MV VALUE 0x46
  VCOMP_LOW1_THR_4025MV VALUE 0x47
  VCOMP_LOW1_THR_4050MV VALUE 0x48
  VCOMP_LOW1_THR_4075MV VALUE 0x49
  VCOMP_LOW1_THR_4100MV VALUE 0x4A
  VCOMP_LOW1_THR_4125MV VALUE 0x4B
  VCOMP_LOW1_THR_4150MV VALUE 0x4C
  VCOMP_LOW1_THR_4175MV VALUE 0x4D
  VCOMP_LOW1_THR_4200MV VALUE 0x4E
  VCOMP_LOW1_THR_4225MV VALUE 0x4F
  VCOMP_LOW1_THR_4250MV VALUE 0x50
  VCOMP_LOW1_THR_4275MV VALUE 0x51
  VCOMP_LOW1_THR_4300MV VALUE 0x52
  VCOMP_LOW1_THR_4325MV VALUE 0x53
  VCOMP_LOW1_THR_4350MV VALUE 0x54
  VCOMP_LOW1_THR_4375MV VALUE 0x55
  VCOMP_LOW1_THR_4400MV VALUE 0x56
  VCOMP_LOW1_THR_4425MV VALUE 0x57
  VCOMP_LOW1_THR_4450MV VALUE 0x58
  VCOMP_LOW1_THR_4475MV VALUE 0x59
  VCOMP_LOW1_THR_4500MV VALUE 0x5A
  VCOMP_LOW1_THR_4525MV VALUE 0x5B
  VCOMP_LOW1_THR_4550MV VALUE 0x5C
  VCOMP_LOW1_THR_4575MV VALUE 0x5D
  VCOMP_LOW1_THR_4600MV VALUE 0x5E
  VCOMP_LOW1_THR_4625MV VALUE 0x5F
  VCOMP_LOW1_THR_4650MV VALUE 0x60
  VCOMP_LOW1_THR_4675MV VALUE 0x61
  VCOMP_LOW1_THR_4700MV VALUE 0x62
  VCOMP_LOW1_THR_4725MV VALUE 0x63
  VCOMP_LOW1_THR_4750MV VALUE 0x64
  VCOMP_LOW1_THR_4775MV VALUE 0x65
  VCOMP_LOW1_THR_4800MV VALUE 0x66
  VCOMP_LOW1_THR_4825MV VALUE 0x67
  VCOMP_LOW1_THR_4850MV VALUE 0x68
  VCOMP_LOW1_THR_4875MV VALUE 0x69
  VCOMP_LOW1_THR_4900MV VALUE 0x6A
  VCOMP_LOW1_THR_4925MV VALUE 0x6B
  VCOMP_LOW1_THR_4950MV VALUE 0x6C
  VCOMP_LOW1_THR_4975MV VALUE 0x6D
  VCOMP_LOW1_THR_5000MV VALUE 0x6E
  VCOMP_LOW1_THR_5025MV VALUE 0x6F
  VCOMP_LOW1_THR_5050MV VALUE 0x70
  VCOMP_LOW1_THR_5075MV VALUE 0x71
  VCOMP_LOW1_THR_5100MV VALUE 0x72
  VCOMP_LOW1_THR_5125MV VALUE 0x73
  VCOMP_LOW1_THR_5150MV VALUE 0x74
  VCOMP_LOW1_THR_5175MV VALUE 0x75
  VCOMP_LOW1_THR_5200MV VALUE 0x76
  VCOMP_LOW1_THR_5225MV VALUE 0x77
  VCOMP_LOW1_THR_5250MV VALUE 0x78
  VCOMP_LOW1_THR_5275MV VALUE 0x79
  VCOMP_LOW1_THR_5300MV VALUE 0x7A
  VCOMP_LOW1_THR_5325MV VALUE 0x7B
  VCOMP_LOW1_THR_5350MV VALUE 0x7C
  VCOMP_LOW1_THR_5375MV VALUE 0x7D
  VCOMP_LOW1_THR_5400MV VALUE 0x7E
  VCOMP_LOW1_THR_5425MV VALUE 0x7F

VCOMP_HI_DEBOUNCE ADDRESS 0x004B RW
VCOMP_HI_DEBOUNCE RESET_VALUE 0x00
 VCOMP_HI_DEBOUNCE BIT[2:0]
  DEB_0 VALUE 0x0
  DEB_1US VALUE 0x1
  DEB_2US VALUE 0x2
  DEB_4US VALUE 0x3
  DEB_8US VALUE 0x4

VCOMP_LOW2_DEBOUNCE ADDRESS 0x004C RW
VCOMP_LOW2_DEBOUNCE RESET_VALUE 0x00
 VCOMP_LOW2_DEBOUNCE BIT[3:0]
  DEB_0 VALUE 0x0
  DEB_1US VALUE 0x1
  DEB_2US VALUE 0x2
  DEB_4US VALUE 0x3
  DEB_8US VALUE 0x4
  DEB_16US VALUE 0x5
  DEB_32US VALUE 0x6
  DEB_64US VALUE 0x7
  DEB_128US VALUE 0x8
  DEB_256US VALUE 0x9

VCOMP_LOW1_DEBOUNCE ADDRESS 0x004D RW
VCOMP_LOW1_DEBOUNCE RESET_VALUE 0x00
 VCOMP_LOW1_DEBOUNCE BIT[3:0]
  DEB_0 VALUE 0x0
  DEB_1US VALUE 0x1
  DEB_2US VALUE 0x2
  DEB_4US VALUE 0x3
  DEB_8US VALUE 0x4
  DEB_16US VALUE 0x5
  DEB_32US VALUE 0x6
  DEB_64US VALUE 0x7
  DEB_128US VALUE 0x8
  DEB_256US VALUE 0x9

MEAS_INTERVAL_CTL ADDRESS 0x0050 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_TIME1 BIT[3:0]
  MEAS_INTERVAL1_0MS VALUE 0x0
  MEAS_INTERVAL1_1P0MS VALUE 0x1
  MEAS_INTERVAL1_2P0MS VALUE 0x2
  MEAS_INTERVAL1_3P9MS VALUE 0x3
  MEAS_INTERVAL1_7P8MS VALUE 0x4
  MEAS_INTERVAL1_15P6MS VALUE 0x5
  MEAS_INTERVAL1_31P3MS VALUE 0x6
  MEAS_INTERVAL1_62P5MS VALUE 0x7
  MEAS_INTERVAL1_125MS VALUE 0x8
  MEAS_INTERVAL1_250MS VALUE 0x9
  MEAS_INTERVAL1_500MS VALUE 0xA
  MEAS_INTERVAL1_1S VALUE 0xB
  MEAS_INTERVAL1_2S VALUE 0xC
  MEAS_INTERVAL1_4S VALUE 0xD
  MEAS_INTERVAL1_8S VALUE 0xE
  MEAS_INTERVAL1_16S VALUE 0xF

MEAS_INTERVAL_CTL2 ADDRESS 0x0051 RW
MEAS_INTERVAL_CTL2 RESET_VALUE 0x00
 MEAS_INTERVAL_TIME2 BIT[7:4]
  MEAS_INTERVAL2_0MS VALUE 0x0
  MEAS_INTERVAL2_100MS VALUE 0x1
  MEAS_INTERVAL2_200MS VALUE 0x2
  MEAS_INTERVAL2_300MS VALUE 0x3
  MEAS_INTERVAL2_400MS VALUE 0x4
  MEAS_INTERVAL2_500MS VALUE 0x5
  MEAS_INTERVAL2_600MS VALUE 0x6
  MEAS_INTERVAL2_700MS VALUE 0x7
  MEAS_INTERVAL2_800MS VALUE 0x8
  MEAS_INTERVAL2_900MS VALUE 0x9
  MEAS_INTERVAL2_1000MS VALUE 0xA
  MEAS_INTERVAL2_1100MS VALUE 0xB
  MEAS_INTERVAL2_1200MS VALUE 0xC
  MEAS_INTERVAL2_1300MS VALUE 0xD
  MEAS_INTERVAL2_1400MS VALUE 0xE
  MEAS_INTERVAL2_1500MS VALUE 0xF
 MEAS_INTERVAL_TIME3 BIT[3:0]
  MEAS_INTERVAL3_0S VALUE 0x0
  MEAS_INTERVAL3_1S VALUE 0x1
  MEAS_INTERVAL3_2S VALUE 0x2
  MEAS_INTERVAL3_3S VALUE 0x3
  MEAS_INTERVAL3_4S VALUE 0x4
  MEAS_INTERVAL3_5S VALUE 0x5
  MEAS_INTERVAL3_6S VALUE 0x6
  MEAS_INTERVAL3_7S VALUE 0x7
  MEAS_INTERVAL3_8S VALUE 0x8
  MEAS_INTERVAL3_9S VALUE 0x9
  MEAS_INTERVAL3_10S VALUE 0xA
  MEAS_INTERVAL3_11S VALUE 0xB
  MEAS_INTERVAL3_12S VALUE 0xC
  MEAS_INTERVAL3_13S VALUE 0xD
  MEAS_INTERVAL3_14S VALUE 0xE
  MEAS_INTERVAL3_15S VALUE 0xF

M0_ADC_CH_SEL_CTL ADDRESS 0x0060 RW
M0_ADC_CH_SEL_CTL RESET_VALUE 0xFF
 ADC_CH_SEL BIT[7:0]

M0_LOW_THR0 ADDRESS 0x0061 RW
M0_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M0_LOW_THR1 ADDRESS 0x0062 RW
M0_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M0_HIGH_THR0 ADDRESS 0x0063 RW
M0_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M0_HIGH_THR1 ADDRESS 0x0064 RW
M0_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M0_MEAS_INTERVAL_CTL ADDRESS 0x0065 RW
M0_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M0_MEAS_INTERVAL_TIME BIT[1:0]
  M0_USING_TIMER1 VALUE 0x0
  M0_USING_TIMER2 VALUE 0x1
  M0_USING_TIMER3 VALUE 0x2

M0_CTL ADDRESS 0x0066 RW
M0_CTL RESET_VALUE 0x00
 M0_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M0_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M0_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M0_EN ADDRESS 0x0067 RW
M0_EN RESET_VALUE 0x00
 M0_MEAS_EN BIT[7]
  M0_MEAS_DISABLE VALUE 0x0
  M0_MEAS_ENABLE VALUE 0x1
 M0_HIGH_THR_INT_EN BIT[1]
  M0_HIGH_THR_INT_DISABLED VALUE 0x0
  M0_HIGH_THR_INT_ENABLED VALUE 0x1
 M0_LOW_THR_INT_EN BIT[0]
  M0_LOW_THR_INT_DISABLED VALUE 0x0
  M0_LOW_THR_INT_ENABLED VALUE 0x1

M1_ADC_CH_SEL_CTL ADDRESS 0x0068 RW
M1_ADC_CH_SEL_CTL RESET_VALUE 0x00
 ADC_CH_SEL BIT[7:0]

M1_LOW_THR0 ADDRESS 0x0069 RW
M1_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M1_LOW_THR1 ADDRESS 0x006A RW
M1_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M1_HIGH_THR0 ADDRESS 0x006B RW
M1_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M1_HIGH_THR1 ADDRESS 0x006C RW
M1_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M1_MEAS_INTERVAL_CTL ADDRESS 0x006D RW
M1_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M1_MEAS_INTERVAL_TIME BIT[1:0]
  M1_USING_TIMER1 VALUE 0x0
  M1_USING_TIMER2 VALUE 0x1
  M1_USING_TIMER3 VALUE 0x2

M1_CTL ADDRESS 0x006E RW
M1_CTL RESET_VALUE 0x00
 M1_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M1_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M1_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M1_EN ADDRESS 0x006F RW
M1_EN RESET_VALUE 0x00
 M1_MEAS_EN BIT[7]
  M1_MEAS_DISABLE VALUE 0x0
  M1_MEAS_ENABLE VALUE 0x1
 M1_HIGH_THR_INT_EN BIT[1]
  M1_HIGH_THR_INT_DISABLED VALUE 0x0
  M1_HIGH_THR_INT_ENABLED VALUE 0x1
 M1_LOW_THR_INT_EN BIT[0]
  M1_LOW_THR_INT_DISABLED VALUE 0x0
  M1_LOW_THR_INT_ENABLED VALUE 0x1

M2_ADC_CH_SEL_CTL ADDRESS 0x0070 RW
M2_ADC_CH_SEL_CTL RESET_VALUE 0x00
 ADC_CH_SEL BIT[7:0]

M2_LOW_THR0 ADDRESS 0x0071 RW
M2_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M2_LOW_THR1 ADDRESS 0x0072 RW
M2_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M2_HIGH_THR0 ADDRESS 0x0073 RW
M2_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M2_HIGH_THR1 ADDRESS 0x0074 RW
M2_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M2_MEAS_INTERVAL_CTL ADDRESS 0x0075 RW
M2_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M2_MEAS_INTERVAL_TIME BIT[1:0]
  M2_USING_TIMER1 VALUE 0x0
  M2_USING_TIMER2 VALUE 0x1
  M2_USING_TIMER3 VALUE 0x2

M2_CTL ADDRESS 0x0076 RW
M2_CTL RESET_VALUE 0x00
 M2_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M2_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M2_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M2_EN ADDRESS 0x0077 RW
M2_EN RESET_VALUE 0x00
 M2_MEAS_EN BIT[7]
  M2_MEAS_DISABLE VALUE 0x0
  M2_MEAS_ENABLE VALUE 0x1
 M2_HIGH_THR_INT_EN BIT[1]
  M2_HIGH_THR_INT_DISABLED VALUE 0x0
  M2_HIGH_THR_INT_ENABLED VALUE 0x1
 M2_LOW_THR_INT_EN BIT[0]
  M2_LOW_THR_INT_DISABLED VALUE 0x0
  M2_LOW_THR_INT_ENABLED VALUE 0x1

M3_ADC_CH_SEL_CTL ADDRESS 0x0078 RW
M3_ADC_CH_SEL_CTL RESET_VALUE 0x00
 ADC_CH_SEL BIT[7:0]

M3_LOW_THR0 ADDRESS 0x0079 RW
M3_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M3_LOW_THR1 ADDRESS 0x007A RW
M3_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M3_HIGH_THR0 ADDRESS 0x007B RW
M3_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M3_HIGH_THR1 ADDRESS 0x007C RW
M3_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M3_MEAS_INTERVAL_CTL ADDRESS 0x007D RW
M3_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M3_MEAS_INTERVAL_TIME BIT[1:0]
  M3_USING_TIMER1 VALUE 0x0
  M3_USING_TIMER2 VALUE 0x1
  M3_USING_TIMER3 VALUE 0x2

M3_CTL ADDRESS 0x007E RW
M3_CTL RESET_VALUE 0x00
 M3_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M3_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M3_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M3_EN ADDRESS 0x007F RW
M3_EN RESET_VALUE 0x00
 M3_MEAS_EN BIT[7]
  M3_MEAS_DISABLE VALUE 0x0
  M3_MEAS_ENABLE VALUE 0x1
 M3_HIGH_THR_INT_EN BIT[1]
  M3_HIGH_THR_INT_DISABLED VALUE 0x0
  M3_HIGH_THR_INT_ENABLED VALUE 0x1
 M3_LOW_THR_INT_EN BIT[0]
  M3_LOW_THR_INT_DISABLED VALUE 0x0
  M3_LOW_THR_INT_ENABLED VALUE 0x1

M4_ADC_CH_SEL_CTL ADDRESS 0x0080 RW
M4_ADC_CH_SEL_CTL RESET_VALUE 0x00
 ADC_CH_SEL BIT[7:0]

M4_LOW_THR0 ADDRESS 0x0081 RW
M4_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M4_LOW_THR1 ADDRESS 0x0082 RW
M4_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M4_HIGH_THR0 ADDRESS 0x0083 RW
M4_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M4_HIGH_THR1 ADDRESS 0x0084 RW
M4_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M4_MEAS_INTERVAL_CTL ADDRESS 0x0085 RW
M4_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M4_MEAS_INTERVAL_TIME BIT[1:0]
  M4_USING_TIMER1 VALUE 0x0
  M4_USING_TIMER2 VALUE 0x1
  M4_USING_TIMER3 VALUE 0x2

M4_CTL ADDRESS 0x0086 RW
M4_CTL RESET_VALUE 0x00
 M4_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M4_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M4_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M4_EN ADDRESS 0x0087 RW
M4_EN RESET_VALUE 0x00
 M4_MEAS_EN BIT[7]
  M4_MEAS_DISABLE VALUE 0x0
  M4_MEAS_ENABLE VALUE 0x1
 M4_HIGH_THR_INT_EN BIT[1]
  M4_HIGH_THR_INT_DISABLED VALUE 0x0
  M4_HIGH_THR_INT_ENABLED VALUE 0x1
 M4_LOW_THR_INT_EN BIT[0]
  M4_LOW_THR_INT_DISABLED VALUE 0x0
  M4_LOW_THR_INT_ENABLED VALUE 0x1

M5_ADC_CH_SEL_CTL ADDRESS 0x0088 RW
M5_ADC_CH_SEL_CTL RESET_VALUE 0x00
 ADC_CH_SEL BIT[7:0]

M5_LOW_THR0 ADDRESS 0x0089 RW
M5_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M5_LOW_THR1 ADDRESS 0x008A RW
M5_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M5_HIGH_THR0 ADDRESS 0x008B RW
M5_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M5_HIGH_THR1 ADDRESS 0x008C RW
M5_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M5_MEAS_INTERVAL_CTL ADDRESS 0x008D RW
M5_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M5_MEAS_INTERVAL_TIME BIT[1:0]
  M5_USING_TIMER1 VALUE 0x0
  M5_USING_TIMER2 VALUE 0x1
  M5_USING_TIMER3 VALUE 0x2

M5_CTL ADDRESS 0x008E RW
M5_CTL RESET_VALUE 0x00
 M5_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M5_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M5_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M5_EN ADDRESS 0x008F RW
M5_EN RESET_VALUE 0x00
 M5_MEAS_EN BIT[7]
  M5_MEAS_DISABLE VALUE 0x0
  M5_MEAS_ENABLE VALUE 0x1
 M5_HIGH_THR_INT_EN BIT[1]
  M5_HIGH_THR_INT_DISABLED VALUE 0x0
  M5_HIGH_THR_INT_ENABLED VALUE 0x1
 M5_LOW_THR_INT_EN BIT[0]
  M5_LOW_THR_INT_DISABLED VALUE 0x0
  M5_LOW_THR_INT_ENABLED VALUE 0x1

M6_ADC_CH_SEL_CTL ADDRESS 0x0090 RW
M6_ADC_CH_SEL_CTL RESET_VALUE 0x00
 ADC_CH_SEL BIT[7:0]

M6_LOW_THR0 ADDRESS 0x0091 RW
M6_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M6_LOW_THR1 ADDRESS 0x0092 RW
M6_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M6_HIGH_THR0 ADDRESS 0x0093 RW
M6_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M6_HIGH_THR1 ADDRESS 0x0094 RW
M6_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M6_MEAS_INTERVAL_CTL ADDRESS 0x0095 RW
M6_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M6_MEAS_INTERVAL_TIME BIT[1:0]
  M6_USING_TIMER1 VALUE 0x0
  M6_USING_TIMER2 VALUE 0x1
  M6_USING_TIMER3 VALUE 0x2

M6_CTL ADDRESS 0x0096 RW
M6_CTL RESET_VALUE 0x00
 M6_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M6_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M6_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M6_EN ADDRESS 0x0097 RW
M6_EN RESET_VALUE 0x00
 M6_MEAS_EN BIT[7]
  M6_MEAS_DISABLE VALUE 0x0
  M6_MEAS_ENABLE VALUE 0x1
 M6_HIGH_THR_INT_EN BIT[1]
  M6_HIGH_THR_INT_DISABLED VALUE 0x0
  M6_HIGH_THR_INT_ENABLED VALUE 0x1
 M6_LOW_THR_INT_EN BIT[0]
  M6_LOW_THR_INT_DISABLED VALUE 0x0
  M6_LOW_THR_INT_ENABLED VALUE 0x1

M7_ADC_CH_SEL_CTL ADDRESS 0x0098 RW
M7_ADC_CH_SEL_CTL RESET_VALUE 0x00
 ADC_CH_SEL BIT[7:0]

M7_LOW_THR0 ADDRESS 0x0099 RW
M7_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M7_LOW_THR1 ADDRESS 0x009A RW
M7_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M7_HIGH_THR0 ADDRESS 0x009B RW
M7_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M7_HIGH_THR1 ADDRESS 0x009C RW
M7_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M7_MEAS_INTERVAL_CTL ADDRESS 0x009D RW
M7_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M7_MEAS_INTERVAL_TIME BIT[1:0]
  M7_USING_TIMER1 VALUE 0x0
  M7_USING_TIMER2 VALUE 0x1
  M7_USING_TIMER3 VALUE 0x2

M7_CTL ADDRESS 0x009E RW
M7_CTL RESET_VALUE 0x00
 M7_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M7_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M7_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M7_EN ADDRESS 0x009F RW
M7_EN RESET_VALUE 0x00
 M7_MEAS_EN BIT[7]
  M7_MEAS_DISABLE VALUE 0x0
  M7_MEAS_ENABLE VALUE 0x1
 M7_HIGH_THR_INT_EN BIT[1]
  M7_HIGH_THR_INT_DISABLED VALUE 0x0
  M7_HIGH_THR_INT_ENABLED VALUE 0x1
 M7_LOW_THR_INT_EN BIT[0]
  M7_LOW_THR_INT_DISABLED VALUE 0x0
  M7_LOW_THR_INT_ENABLED VALUE 0x1

M0_DATA0 ADDRESS 0x00A0 R
M0_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M0_DATA1 ADDRESS 0x00A1 R
M0_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

M1_DATA0 ADDRESS 0x00A2 R
M1_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M1_DATA1 ADDRESS 0x00A3 R
M1_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

M2_DATA0 ADDRESS 0x00A4 R
M2_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M2_DATA1 ADDRESS 0x00A5 R
M2_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

M3_DATA0 ADDRESS 0x00A6 R
M3_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M3_DATA1 ADDRESS 0x00A7 R
M3_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

M4_DATA0 ADDRESS 0x00A8 R
M4_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M4_DATA1 ADDRESS 0x00A9 R
M4_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

M5_DATA0 ADDRESS 0x00AA R
M5_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M5_DATA1 ADDRESS 0x00AB R
M5_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

M6_DATA0 ADDRESS 0x00AC R
M6_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M6_DATA1 ADDRESS 0x00AD R
M6_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

M7_DATA0 ADDRESS 0x00AE R
M7_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M7_DATA1 ADDRESS 0x00AF R
M7_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 THR_INT_TEST_VAL BIT[0]
  THR_TEST_FALSE VALUE 0x0
  THR_TEST_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 SEL_FSM BIT[5:4]
  REQUEST_FSM_1 VALUE 0x0
  REQUEST_FSM_2 VALUE 0x1
  REQUEST_FSM_3 VALUE 0x3
 DTEST_SEL BIT[3:0]

VADC_HC5_VBAT_BASE BASE 0x00003500 vadc_hc5_vbataddr 31:0

 vadc_hc5_vbat MODULE OFFSET=VADC_HC5_VBAT_BASE+0x00000000 MAX=VADC_HC5_VBAT_BASE+0x000000FF APRE=VADC_HC5_VBAT_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.VADC_HC5_VBAT_BASE.VADC_HC5_VBAT
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x54
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 CONV_SEQ_STATE BIT[7:4]
  IDLE_REQ VALUE 0x0
  WAIT_HOLDOFF_RST VALUE 0x1
  WAIT_HOLDOFF VALUE 0x2
  RST_CH_ARB VALUE 0x3
  GET_NEXT_CH VALUE 0x4
  WAIT_CAL VALUE 0x5
  WAIT_ADC_EOC VALUE 0x6
  GEN_IRQ VALUE 0x7
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 EOC_INT_RT_STS BIT[0]
  CONV_COMPLETE_INT_FALSE VALUE 0x0
  CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 EOC_SET_INT_TYPE BIT[0]
  EOC_LEVEL VALUE 0x0
  EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 EOC_INT_HIGH BIT[0]
  EOC_INT_POL_HIGH_DISABLED VALUE 0x0
  EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 EOC_INT_LOW BIT[0]
  EOC_INT_POL_LOW_DISABLED VALUE 0x0
  EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 EOC_INT_EN_SET BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 EOC_INT_EN_CLR BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 EOC_INT_LATCHED_STS BIT[0]
  EOC_INT_LATCHED_FALSE VALUE 0x0
  EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 EOC_INT_PENDING_STS BIT[0]
  EOC_INT_PENDING_FALSE VALUE 0x0
  EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

DATA_HOLD_CTL ADDRESS 0x003F RW
DATA_HOLD_CTL RESET_VALUE 0x00
 HOLD BIT[0]
  FREE_RUNNING VALUE 0x0
  HOLD_DATA VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x20
 CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 DEC_RATIO_SEL BIT[3:2]
  DEC_RATIO_256 VALUE 0x0
  DEC_RATIO_512 VALUE 0x1
  DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x04
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1
 FAST_AVG_SAMPLES BIT[2:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4

ADC_CH_SEL_CTL ADDRESS 0x0044 RW
ADC_CH_SEL_CTL RESET_VALUE 0x06
 ADC_CH_SEL BIT[7:0]

DELAY_CTL ADDRESS 0x0045 RW
DELAY_CTL RESET_VALUE 0xB1
 MEAS_INTERVAL_TIME BIT[7:4]
  MEAS_INTERVAL1_0MS VALUE 0x0
  MEAS_INTERVAL1_1P0MS VALUE 0x1
  MEAS_INTERVAL1_2P0MS VALUE 0x2
  MEAS_INTERVAL1_3P9MS VALUE 0x3
  MEAS_INTERVAL1_7P8MS VALUE 0x4
  MEAS_INTERVAL1_15P6MS VALUE 0x5
  MEAS_INTERVAL1_31P3MS VALUE 0x6
  MEAS_INTERVAL1_62P5MS VALUE 0x7
  MEAS_INTERVAL1_125MS VALUE 0x8
  MEAS_INTERVAL1_250MS VALUE 0x9
  MEAS_INTERVAL1_500MS VALUE 0xA
  MEAS_INTERVAL1_1S VALUE 0xB
  MEAS_INTERVAL1_2S VALUE 0xC
  MEAS_INTERVAL1_4S VALUE 0xD
  MEAS_INTERVAL1_8S VALUE 0xE
  MEAS_INTERVAL1_16S VALUE 0xF
 HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  NO_OPERATION VALUE 0x0
  START_CONV_REQ VALUE 0x1

DATA0 ADDRESS 0x0050 R
DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

DATA1 ADDRESS 0x0051 R
DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

VBAT_MIN_DATA0 ADDRESS 0x0052 R
VBAT_MIN_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

VBAT_MIN_DATA1 ADDRESS 0x0053 R
VBAT_MIN_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 EOC_INT_TEST_VAL BIT[0]
  EOC_TEST_FALSE VALUE 0x0
  EOC_TEST_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL BIT[2:0]

VADC_HC4_CAL_BASE BASE 0x00003700 vadc_hc4_caladdr 31:0

 vadc_hc4_cal MODULE OFFSET=VADC_HC4_CAL_BASE+0x00000000 MAX=VADC_HC4_CAL_BASE+0x000000FF APRE=VADC_HC4_CAL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.VADC_HC4_CAL_BASE.VADC_HC4_CAL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x53
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 CONV_SEQ_STATE BIT[7:4]
  IDLE_REQ VALUE 0x0
  WAIT_HOLDOFF_RST VALUE 0x1
  WAIT_HOLDOFF VALUE 0x2
  RST_CH_ARB VALUE 0x3
  GET_NEXT_CH VALUE 0x4
  WAIT_CAL VALUE 0x5
  WAIT_ADC_EOC VALUE 0x6
  GEN_IRQ VALUE 0x7
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 EOC_INT_RT_STS BIT[0]
  CONV_COMPLETE_INT_FALSE VALUE 0x0
  CONV_COMPLETE_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 EOC_SET_INT_TYPE BIT[0]
  EOC_LEVEL VALUE 0x0
  EOC_EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 EOC_INT_HIGH BIT[0]
  EOC_INT_POL_HIGH_DISABLED VALUE 0x0
  EOC_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 EOC_INT_LOW BIT[0]
  EOC_INT_POL_LOW_DISABLED VALUE 0x0
  EOC_INT_POL_LOW_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 EOC_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 EOC_INT_EN_SET BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 EOC_INT_EN_CLR BIT[0]
  EOC_INT_DISABLED VALUE 0x0
  EOC_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 EOC_INT_LATCHED_STS BIT[0]
  EOC_INT_LATCHED_FALSE VALUE 0x0
  EOC_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 EOC_INT_PENDING_STS BIT[0]
  EOC_INT_PENDING_FALSE VALUE 0x0
  EOC_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x08
 DEC_RATIO_SEL BIT[3:2]
  DEC_RATIO_256 VALUE 0x0
  DEC_RATIO_512 VALUE 0x1
  DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1
 FAST_AVG_SAMPLES BIT[2:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4

DELAY_CTL ADDRESS 0x0045 RW
DELAY_CTL RESET_VALUE 0x11
 CAL_MEAS_INTERVAL_TIME BIT[7:4]
  MEAS_INTERVAL1_10S VALUE 0x0
  MEAS_INTERVAL1_60S VALUE 0x1
  MEAS_INTERVAL1_120S VALUE 0x2
  MEAS_INTERVAL1_180S VALUE 0x3
  MEAS_INTERVAL1_240S VALUE 0x4
  MEAS_INTERVAL1_300S VALUE 0x5
  MEAS_INTERVAL1_360S VALUE 0x6
  MEAS_INTERVAL1_420S VALUE 0x7
  MEAS_INTERVAL1_480S VALUE 0x8
  MEAS_INTERVAL1_540S VALUE 0x9
  MEAS_INTERVAL1_600S VALUE 0xA
  MEAS_INTERVAL1_660S VALUE 0xB
  MEAS_INTERVAL1_720S VALUE 0xC
  MEAS_INTERVAL1_780S VALUE 0xD
  MEAS_INTERVAL1_840S VALUE 0xE
  MEAS_INTERVAL1_900S VALUE 0xF
 HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  NO_OPERATION VALUE 0x0
  START_CONV_REQ VALUE 0x1

GND_REF_D0 ADDRESS 0x0050 R
GND_REF_D0 RESET_VALUE 0xXX
 GND_REF_DATA_7_0 BIT[7:0]

GND_REF_D1 ADDRESS 0x0051 R
GND_REF_D1 RESET_VALUE 0xXX
 GND_REF_DATA_15_8 BIT[7:0]

VREF_VADC_D0 ADDRESS 0x0052 R
VREF_VADC_D0 RESET_VALUE 0xXX
 VREF_VADC_DATA_7_0 BIT[7:0]

VREF_VADC_D1 ADDRESS 0x0053 R
VREF_VADC_D1 RESET_VALUE 0xXX
 VREF_VADC_DATA_15_8 BIT[7:0]

REF_1P25_D0 ADDRESS 0x0054 R
REF_1P25_D0 RESET_VALUE 0xXX
 REF_1P25_DATA_7_0 BIT[7:0]

REF_1P25_D1 ADDRESS 0x0055 R
REF_1P25_D1 RESET_VALUE 0xXX
 REF_1P25_DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 EOC_INT_TEST_VAL BIT[0]
  EOC_TEST_FALSE VALUE 0x0
  EOC_TEST_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL BIT[2:0]

TEST2_CAL_CH_SEL ADDRESS 0x00E3 RW
TEST2_CAL_CH_SEL RESET_VALUE 0x07
 REF_1P25_CH_EN BIT[2]
  REF_1P25_CAL_DIS VALUE 0x0
  REF_1P25_CAL_EN VALUE 0x1
 VREF_VADC_CH_EN BIT[1]
  VREF_VADC_CAL_DIS VALUE 0x0
  VREF_VADC_CAL_EN VALUE 0x1
 GND_REF_CH_EN BIT[0]
  GND_REF_CAL_DIS VALUE 0x0
  GND_REF_CAL_EN VALUE 0x1

VADC_HC9_BTM_2_BASE BASE 0x00003800 vadc_hc9_btm_2addr 31:0

 vadc_hc9_btm_2 MODULE OFFSET=VADC_HC9_BTM_2_BASE+0x00000000 MAX=VADC_HC9_BTM_2_BASE+0x000000FF APRE=VADC_HC9_BTM_2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.VADC_HC9_BTM_2_BASE.VADC_HC9_BTM_2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x58
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x01
 CONV_SEQ_STATE BIT[6:3]
  IDLE_REQ VALUE 0x0
  WAIT_HOLDOFF_RST VALUE 0x1
  WAIT_HOLDOFF VALUE 0x2
  RST_CH_ARB VALUE 0x3
  GET_NEXT_CH VALUE 0x4
  WAIT_CAL VALUE 0x5
  WAIT_ADC_EOC VALUE 0x6
  GEN_IRQ VALUE 0x7
 REQ_STS BIT[1]
  REQ_NOT_IN_PROGRESS VALUE 0x0
  REQ_IN_PROGRESS VALUE 0x1
 EOC BIT[0]
  CONV_NOT_COMPLETE VALUE 0x0
  CONV_COMPLETE VALUE 0x1

STATUS_LOW ADDRESS 0x000A R
STATUS_LOW RESET_VALUE 0x00
 M1_LOW BIT[1]
  M1_LOW_FALSE VALUE 0x0
  M1_LOW_TRUE VALUE 0x1
 M0_LOW BIT[0]
  M0_LOW_FALSE VALUE 0x0
  M0_LOW_TRUE VALUE 0x1

STATUS_HIGH ADDRESS 0x000B R
STATUS_HIGH RESET_VALUE 0x00
 M1_HIGH BIT[1]
  M1_HIGH_FALSE VALUE 0x0
  M1_HIGH_TRUE VALUE 0x1
 M0_HIGH BIT[0]
  M0_HIGH_FALSE VALUE 0x0
  M0_HIGH_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 THR_INT_RT_STS BIT[0]
  THR_INT_FALSE VALUE 0x0
  THR_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 THR_INT_SET_TYPE BIT[0]
  THR_INT_POL_HIGH_DISABLED VALUE 0x0
  THR_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 THR_INT_HIGH BIT[0]
  HIGH_THR_INT_POL_HIGH_DISABLED VALUE 0x0
  HIGH_THR_INT_POL_HIGH_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 THR_INT_LOW BIT[0]
  THR_INT_POL_DISABLED VALUE 0x0
  THR_INT_POL_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 THR_INT_LATCHED_CLR BIT[0]
  THR_INT_FALSE VALUE 0x0
  THR_INT_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 THR_INT_EN_SET BIT[0]
  THR_INT_DISABLED VALUE 0x0
  THR_INT_ENBLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 THR_INT_EN_CLR BIT[0]
  THR_INT_DISABLED VALUE 0x0
  THR_INT_ENBLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 THR_INT_LATCHED_STS BIT[0]
  THR_INT_LATCHED_FALSE VALUE 0x0
  THR_INT_LATCHED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 THR_INT_PENDING_STS BIT[0]
  THR_INT_PENDING_FALSE VALUE 0x0
  THR_INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

DATA_HOLD_CTL ADDRESS 0x003F RW
DATA_HOLD_CTL RESET_VALUE 0x00
 HOLD BIT[0]
  FREE_RUNNING VALUE 0x0
  HOLD_DATA VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 VCOMP_HI_EN BIT[4]
  VCOMP_HI_EN_FALSE VALUE 0x0
  VCOMP_HI_EN_TRUE VALUE 0x1
 VCOMP_LOW2_EN BIT[3]
  VCOMP_LOW2_EN_FALSE VALUE 0x0
  VCOMP_LOW2_EN_TRUE VALUE 0x1
 VCOMP_LOW1_EN BIT[2]
  VCOMP_LOW1_EN_FALSE VALUE 0x0
  VCOMP_LOW1_EN_TRUE VALUE 0x1

ADC_DIG_PARAM ADDRESS 0x0042 RW
ADC_DIG_PARAM RESET_VALUE 0x08
 DEC_RATIO_SEL BIT[3:2]
  DEC_RATIO_256 VALUE 0x0
  DEC_RATIO_512 VALUE 0x1
  DEC_RATIO_1024 VALUE 0x2

FAST_AVG_CTL ADDRESS 0x0043 RW
FAST_AVG_CTL RESET_VALUE 0x80
 FAST_AVG_EN BIT[7]
  FAST_AVG_DISABLED VALUE 0x0
  FAST_AVG_ENABLED VALUE 0x1
 FAST_AVG_SAMPLES BIT[2:0]
  AVG_1_SAMPLE VALUE 0x0
  AVG_2_SAMPLES VALUE 0x1
  AVG_4_SAMPLES VALUE 0x2
  AVG_8_SAMPLES VALUE 0x3
  AVG_16_SAMPLES VALUE 0x4

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ADC_EN BIT[7]
  ADC_DISABLED VALUE 0x0
  ADC_ENABLED VALUE 0x1

CONV_REQ ADDRESS 0x0047 W
CONV_REQ RESET_VALUE 0x00
 REQ BIT[7]
  NO_OPERATION VALUE 0x0
  START_CONV_REQ VALUE 0x1

VCOMP_HI_THR ADDRESS 0x0048 RW
VCOMP_HI_THR RESET_VALUE 0x7F
 VCOMP_HI_THR BIT[6:0]
  VCOMP_HI_THR_2250MV VALUE 0x00
  VCOMP_HI_THR_2275MV VALUE 0x01
  VCOMP_HI_THR_2300MV VALUE 0x02
  VCOMP_HI_THR_2325MV VALUE 0x03
  VCOMP_HI_THR_2350MV VALUE 0x04
  VCOMP_HI_THR_2375MV VALUE 0x05
  VCOMP_HI_THR_2400MV VALUE 0x06
  VCOMP_HI_THR_2425MV VALUE 0x07
  VCOMP_HI_THR_2450MV VALUE 0x08
  VCOMP_HI_THR_2475MV VALUE 0x09
  VCOMP_HI_THR_2500MV VALUE 0x0A
  VCOMP_HI_THR_2525MV VALUE 0x0B
  VCOMP_HI_THR_2550MV VALUE 0x0C
  VCOMP_HI_THR_2575MV VALUE 0x0D
  VCOMP_HI_THR_2600MV VALUE 0x0E
  VCOMP_HI_THR_2625MV VALUE 0x0F
  VCOMP_HI_THR_2650MV VALUE 0x10
  VCOMP_HI_THR_2675MV VALUE 0x11
  VCOMP_HI_THR_2700MV VALUE 0x12
  VCOMP_HI_THR_2725MV VALUE 0x13
  VCOMP_HI_THR_2750MV VALUE 0x14
  VCOMP_HI_THR_2775MV VALUE 0x15
  VCOMP_HI_THR_2800MV VALUE 0x16
  VCOMP_HI_THR_2825MV VALUE 0x17
  VCOMP_HI_THR_2850MV VALUE 0x18
  VCOMP_HI_THR_2875MV VALUE 0x19
  VCOMP_HI_THR_2900MV VALUE 0x1A
  VCOMP_HI_THR_2925MV VALUE 0x1B
  VCOMP_HI_THR_2950MV VALUE 0x1C
  VCOMP_HI_THR_2975MV VALUE 0x1D
  VCOMP_HI_THR_3000MV VALUE 0x1E
  VCOMP_HI_THR_3025MV VALUE 0x1F
  VCOMP_HI_THR_3050MV VALUE 0x20
  VCOMP_HI_THR_3075MV VALUE 0x21
  VCOMP_HI_THR_3100MV VALUE 0x22
  VCOMP_HI_THR_3125MV VALUE 0x23
  VCOMP_HI_THR_3150MV VALUE 0x24
  VCOMP_HI_THR_3175MV VALUE 0x25
  VCOMP_HI_THR_3200MV VALUE 0x26
  VCOMP_HI_THR_3225MV VALUE 0x27
  VCOMP_HI_THR_3250MV VALUE 0x28
  VCOMP_HI_THR_3275MV VALUE 0x29
  VCOMP_HI_THR_3300MV VALUE 0x2A
  VCOMP_HI_THR_3325MV VALUE 0x2B
  VCOMP_HI_THR_3350MV VALUE 0x2C
  VCOMP_HI_THR_3375MV VALUE 0x2D
  VCOMP_HI_THR_3400MV VALUE 0x2E
  VCOMP_HI_THR_3425MV VALUE 0x2F
  VCOMP_HI_THR_3450MV VALUE 0x30
  VCOMP_HI_THR_3475MV VALUE 0x31
  VCOMP_HI_THR_3500MV VALUE 0x32
  VCOMP_HI_THR_3525MV VALUE 0x33
  VCOMP_HI_THR_3550MV VALUE 0x34
  VCOMP_HI_THR_3575MV VALUE 0x35
  VCOMP_HI_THR_3600MV VALUE 0x36
  VCOMP_HI_THR_3625MV VALUE 0x37
  VCOMP_HI_THR_3650MV VALUE 0x38
  VCOMP_HI_THR_3675MV VALUE 0x39
  VCOMP_HI_THR_3700MV VALUE 0x3A
  VCOMP_HI_THR_3725MV VALUE 0x3B
  VCOMP_HI_THR_3750MV VALUE 0x3C
  VCOMP_HI_THR_3775MV VALUE 0x3D
  VCOMP_HI_THR_3800MV VALUE 0x3E
  VCOMP_HI_THR_3825MV VALUE 0x3F
  VCOMP_HI_THR_3850MV VALUE 0x40
  VCOMP_HI_THR_3875MV VALUE 0x41
  VCOMP_HI_THR_3900MV VALUE 0x42
  VCOMP_HI_THR_3925MV VALUE 0x43
  VCOMP_HI_THR_3950MV VALUE 0x44
  VCOMP_HI_THR_3975MV VALUE 0x45
  VCOMP_HI_THR_4000MV VALUE 0x46
  VCOMP_HI_THR_4025MV VALUE 0x47
  VCOMP_HI_THR_4050MV VALUE 0x48
  VCOMP_HI_THR_4075MV VALUE 0x49
  VCOMP_HI_THR_4100MV VALUE 0x4A
  VCOMP_HI_THR_4125MV VALUE 0x4B
  VCOMP_HI_THR_4150MV VALUE 0x4C
  VCOMP_HI_THR_4175MV VALUE 0x4D
  VCOMP_HI_THR_4200MV VALUE 0x4E
  VCOMP_HI_THR_4225MV VALUE 0x4F
  VCOMP_HI_THR_4250MV VALUE 0x50
  VCOMP_HI_THR_4275MV VALUE 0x51
  VCOMP_HI_THR_4300MV VALUE 0x52
  VCOMP_HI_THR_4325MV VALUE 0x53
  VCOMP_HI_THR_4350MV VALUE 0x54
  VCOMP_HI_THR_4375MV VALUE 0x55
  VCOMP_HI_THR_4400MV VALUE 0x56
  VCOMP_HI_THR_4425MV VALUE 0x57
  VCOMP_HI_THR_4450MV VALUE 0x58
  VCOMP_HI_THR_4475MV VALUE 0x59
  VCOMP_HI_THR_4500MV VALUE 0x5A
  VCOMP_HI_THR_4525MV VALUE 0x5B
  VCOMP_HI_THR_4550MV VALUE 0x5C
  VCOMP_HI_THR_4575MV VALUE 0x5D
  VCOMP_HI_THR_4600MV VALUE 0x5E
  VCOMP_HI_THR_4625MV VALUE 0x5F
  VCOMP_HI_THR_4650MV VALUE 0x60
  VCOMP_HI_THR_4675MV VALUE 0x61
  VCOMP_HI_THR_4700MV VALUE 0x62
  VCOMP_HI_THR_4725MV VALUE 0x63
  VCOMP_HI_THR_4750MV VALUE 0x64
  VCOMP_HI_THR_4775MV VALUE 0x65
  VCOMP_HI_THR_4800MV VALUE 0x66
  VCOMP_HI_THR_4825MV VALUE 0x67
  VCOMP_HI_THR_4850MV VALUE 0x68
  VCOMP_HI_THR_4875MV VALUE 0x69
  VCOMP_HI_THR_4900MV VALUE 0x6A
  VCOMP_HI_THR_4925MV VALUE 0x6B
  VCOMP_HI_THR_4950MV VALUE 0x6C
  VCOMP_HI_THR_4975MV VALUE 0x6D
  VCOMP_HI_THR_5000MV VALUE 0x6E
  VCOMP_HI_THR_5025MV VALUE 0x6F
  VCOMP_HI_THR_5050MV VALUE 0x70
  VCOMP_HI_THR_5075MV VALUE 0x71
  VCOMP_HI_THR_5100MV VALUE 0x72
  VCOMP_HI_THR_5125MV VALUE 0x73
  VCOMP_HI_THR_5150MV VALUE 0x74
  VCOMP_HI_THR_5175MV VALUE 0x75
  VCOMP_HI_THR_5200MV VALUE 0x76
  VCOMP_HI_THR_5225MV VALUE 0x77
  VCOMP_HI_THR_5250MV VALUE 0x78
  VCOMP_HI_THR_5275MV VALUE 0x79
  VCOMP_HI_THR_5300MV VALUE 0x7A
  VCOMP_HI_THR_5325MV VALUE 0x7B
  VCOMP_HI_THR_5350MV VALUE 0x7C
  VCOMP_HI_THR_5375MV VALUE 0x7D
  VCOMP_HI_THR_5400MV VALUE 0x7E
  VCOMP_HI_THR_5425MV VALUE 0x7F

VCOMP_LOW2_THR ADDRESS 0x0049 RW
VCOMP_LOW2_THR RESET_VALUE 0x00
 VCOMP_LOW2_THR BIT[6:0]
  VCOMP_LOW2_THR_2250MV VALUE 0x00
  VCOMP_LOW2_THR_2275MV VALUE 0x01
  VCOMP_LOW2_THR_2300MV VALUE 0x02
  VCOMP_LOW2_THR_2325MV VALUE 0x03
  VCOMP_LOW2_THR_2350MV VALUE 0x04
  VCOMP_LOW2_THR_2375MV VALUE 0x05
  VCOMP_LOW2_THR_2400MV VALUE 0x06
  VCOMP_LOW2_THR_2425MV VALUE 0x07
  VCOMP_LOW2_THR_2450MV VALUE 0x08
  VCOMP_LOW2_THR_2475MV VALUE 0x09
  VCOMP_LOW2_THR_2500MV VALUE 0x0A
  VCOMP_LOW2_THR_2525MV VALUE 0x0B
  VCOMP_LOW2_THR_2550MV VALUE 0x0C
  VCOMP_LOW2_THR_2575MV VALUE 0x0D
  VCOMP_LOW2_THR_2600MV VALUE 0x0E
  VCOMP_LOW2_THR_2625MV VALUE 0x0F
  VCOMP_LOW2_THR_2650MV VALUE 0x10
  VCOMP_LOW2_THR_2675MV VALUE 0x11
  VCOMP_LOW2_THR_2700MV VALUE 0x12
  VCOMP_LOW2_THR_2725MV VALUE 0x13
  VCOMP_LOW2_THR_2750MV VALUE 0x14
  VCOMP_LOW2_THR_2775MV VALUE 0x15
  VCOMP_LOW2_THR_2800MV VALUE 0x16
  VCOMP_LOW2_THR_2825MV VALUE 0x17
  VCOMP_LOW2_THR_2850MV VALUE 0x18
  VCOMP_LOW2_THR_2875MV VALUE 0x19
  VCOMP_LOW2_THR_2900MV VALUE 0x1A
  VCOMP_LOW2_THR_2925MV VALUE 0x1B
  VCOMP_LOW2_THR_2950MV VALUE 0x1C
  VCOMP_LOW2_THR_2975MV VALUE 0x1D
  VCOMP_LOW2_THR_3000MV VALUE 0x1E
  VCOMP_LOW2_THR_3025MV VALUE 0x1F
  VCOMP_LOW2_THR_3050MV VALUE 0x20
  VCOMP_LOW2_THR_3075MV VALUE 0x21
  VCOMP_LOW2_THR_3100MV VALUE 0x22
  VCOMP_LOW2_THR_3125MV VALUE 0x23
  VCOMP_LOW2_THR_3150MV VALUE 0x24
  VCOMP_LOW2_THR_3175MV VALUE 0x25
  VCOMP_LOW2_THR_3200MV VALUE 0x26
  VCOMP_LOW2_THR_3225MV VALUE 0x27
  VCOMP_LOW2_THR_3250MV VALUE 0x28
  VCOMP_LOW2_THR_3275MV VALUE 0x29
  VCOMP_LOW2_THR_3300MV VALUE 0x2A
  VCOMP_LOW2_THR_3325MV VALUE 0x2B
  VCOMP_LOW2_THR_3350MV VALUE 0x2C
  VCOMP_LOW2_THR_3375MV VALUE 0x2D
  VCOMP_LOW2_THR_3400MV VALUE 0x2E
  VCOMP_LOW2_THR_3425MV VALUE 0x2F
  VCOMP_LOW2_THR_3450MV VALUE 0x30
  VCOMP_LOW2_THR_3475MV VALUE 0x31
  VCOMP_LOW2_THR_3500MV VALUE 0x32
  VCOMP_LOW2_THR_3525MV VALUE 0x33
  VCOMP_LOW2_THR_3550MV VALUE 0x34
  VCOMP_LOW2_THR_3575MV VALUE 0x35
  VCOMP_LOW2_THR_3600MV VALUE 0x36
  VCOMP_LOW2_THR_3625MV VALUE 0x37
  VCOMP_LOW2_THR_3650MV VALUE 0x38
  VCOMP_LOW2_THR_3675MV VALUE 0x39
  VCOMP_LOW2_THR_3700MV VALUE 0x3A
  VCOMP_LOW2_THR_3725MV VALUE 0x3B
  VCOMP_LOW2_THR_3750MV VALUE 0x3C
  VCOMP_LOW2_THR_3775MV VALUE 0x3D
  VCOMP_LOW2_THR_3800MV VALUE 0x3E
  VCOMP_LOW2_THR_3825MV VALUE 0x3F
  VCOMP_LOW2_THR_3850MV VALUE 0x40
  VCOMP_LOW2_THR_3875MV VALUE 0x41
  VCOMP_LOW2_THR_3900MV VALUE 0x42
  VCOMP_LOW2_THR_3925MV VALUE 0x43
  VCOMP_LOW2_THR_3950MV VALUE 0x44
  VCOMP_LOW2_THR_3975MV VALUE 0x45
  VCOMP_LOW2_THR_4000MV VALUE 0x46
  VCOMP_LOW2_THR_4025MV VALUE 0x47
  VCOMP_LOW2_THR_4050MV VALUE 0x48
  VCOMP_LOW2_THR_4075MV VALUE 0x49
  VCOMP_LOW2_THR_4100MV VALUE 0x4A
  VCOMP_LOW2_THR_4125MV VALUE 0x4B
  VCOMP_LOW2_THR_4150MV VALUE 0x4C
  VCOMP_LOW2_THR_4175MV VALUE 0x4D
  VCOMP_LOW2_THR_4200MV VALUE 0x4E
  VCOMP_LOW2_THR_4225MV VALUE 0x4F
  VCOMP_LOW2_THR_4250MV VALUE 0x50
  VCOMP_LOW2_THR_4275MV VALUE 0x51
  VCOMP_LOW2_THR_4300MV VALUE 0x52
  VCOMP_LOW2_THR_4325MV VALUE 0x53
  VCOMP_LOW2_THR_4350MV VALUE 0x54
  VCOMP_LOW2_THR_4375MV VALUE 0x55
  VCOMP_LOW2_THR_4400MV VALUE 0x56
  VCOMP_LOW2_THR_4425MV VALUE 0x57
  VCOMP_LOW2_THR_4450MV VALUE 0x58
  VCOMP_LOW2_THR_4475MV VALUE 0x59
  VCOMP_LOW2_THR_4500MV VALUE 0x5A
  VCOMP_LOW2_THR_4525MV VALUE 0x5B
  VCOMP_LOW2_THR_4550MV VALUE 0x5C
  VCOMP_LOW2_THR_4575MV VALUE 0x5D
  VCOMP_LOW2_THR_4600MV VALUE 0x5E
  VCOMP_LOW2_THR_4625MV VALUE 0x5F
  VCOMP_LOW2_THR_4650MV VALUE 0x60
  VCOMP_LOW2_THR_4675MV VALUE 0x61
  VCOMP_LOW2_THR_4700MV VALUE 0x62
  VCOMP_LOW2_THR_4725MV VALUE 0x63
  VCOMP_LOW2_THR_4750MV VALUE 0x64
  VCOMP_LOW2_THR_4775MV VALUE 0x65
  VCOMP_LOW2_THR_4800MV VALUE 0x66
  VCOMP_LOW2_THR_4825MV VALUE 0x67
  VCOMP_LOW2_THR_4850MV VALUE 0x68
  VCOMP_LOW2_THR_4875MV VALUE 0x69
  VCOMP_LOW2_THR_4900MV VALUE 0x6A
  VCOMP_LOW2_THR_4925MV VALUE 0x6B
  VCOMP_LOW2_THR_4950MV VALUE 0x6C
  VCOMP_LOW2_THR_4975MV VALUE 0x6D
  VCOMP_LOW2_THR_5000MV VALUE 0x6E
  VCOMP_LOW2_THR_5025MV VALUE 0x6F
  VCOMP_LOW2_THR_5050MV VALUE 0x70
  VCOMP_LOW2_THR_5075MV VALUE 0x71
  VCOMP_LOW2_THR_5100MV VALUE 0x72
  VCOMP_LOW2_THR_5125MV VALUE 0x73
  VCOMP_LOW2_THR_5150MV VALUE 0x74
  VCOMP_LOW2_THR_5175MV VALUE 0x75
  VCOMP_LOW2_THR_5200MV VALUE 0x76
  VCOMP_LOW2_THR_5225MV VALUE 0x77
  VCOMP_LOW2_THR_5250MV VALUE 0x78
  VCOMP_LOW2_THR_5275MV VALUE 0x79
  VCOMP_LOW2_THR_5300MV VALUE 0x7A
  VCOMP_LOW2_THR_5325MV VALUE 0x7B
  VCOMP_LOW2_THR_5350MV VALUE 0x7C
  VCOMP_LOW2_THR_5375MV VALUE 0x7D
  VCOMP_LOW2_THR_5400MV VALUE 0x7E
  VCOMP_LOW2_THR_5425MV VALUE 0x7F

VCOMP_LOW1_THR ADDRESS 0x004A RW
VCOMP_LOW1_THR RESET_VALUE 0x00
 VCOMP_LOW1_THR BIT[6:0]
  VCOMP_LOW1_THR_2250MV VALUE 0x00
  VCOMP_LOW1_THR_2275MV VALUE 0x01
  VCOMP_LOW1_THR_2300MV VALUE 0x02
  VCOMP_LOW1_THR_2325MV VALUE 0x03
  VCOMP_LOW1_THR_2350MV VALUE 0x04
  VCOMP_LOW1_THR_2375MV VALUE 0x05
  VCOMP_LOW1_THR_2400MV VALUE 0x06
  VCOMP_LOW1_THR_2425MV VALUE 0x07
  VCOMP_LOW1_THR_2450MV VALUE 0x08
  VCOMP_LOW1_THR_2475MV VALUE 0x09
  VCOMP_LOW1_THR_2500MV VALUE 0x0A
  VCOMP_LOW1_THR_2525MV VALUE 0x0B
  VCOMP_LOW1_THR_2550MV VALUE 0x0C
  VCOMP_LOW1_THR_2575MV VALUE 0x0D
  VCOMP_LOW1_THR_2600MV VALUE 0x0E
  VCOMP_LOW1_THR_2625MV VALUE 0x0F
  VCOMP_LOW1_THR_2650MV VALUE 0x10
  VCOMP_LOW1_THR_2675MV VALUE 0x11
  VCOMP_LOW1_THR_2700MV VALUE 0x12
  VCOMP_LOW1_THR_2725MV VALUE 0x13
  VCOMP_LOW1_THR_2750MV VALUE 0x14
  VCOMP_LOW1_THR_2775MV VALUE 0x15
  VCOMP_LOW1_THR_2800MV VALUE 0x16
  VCOMP_LOW1_THR_2825MV VALUE 0x17
  VCOMP_LOW1_THR_2850MV VALUE 0x18
  VCOMP_LOW1_THR_2875MV VALUE 0x19
  VCOMP_LOW1_THR_2900MV VALUE 0x1A
  VCOMP_LOW1_THR_2925MV VALUE 0x1B
  VCOMP_LOW1_THR_2950MV VALUE 0x1C
  VCOMP_LOW1_THR_2975MV VALUE 0x1D
  VCOMP_LOW1_THR_3000MV VALUE 0x1E
  VCOMP_LOW1_THR_3025MV VALUE 0x1F
  VCOMP_LOW1_THR_3050MV VALUE 0x20
  VCOMP_LOW1_THR_3075MV VALUE 0x21
  VCOMP_LOW1_THR_3100MV VALUE 0x22
  VCOMP_LOW1_THR_3125MV VALUE 0x23
  VCOMP_LOW1_THR_3150MV VALUE 0x24
  VCOMP_LOW1_THR_3175MV VALUE 0x25
  VCOMP_LOW1_THR_3200MV VALUE 0x26
  VCOMP_LOW1_THR_3225MV VALUE 0x27
  VCOMP_LOW1_THR_3250MV VALUE 0x28
  VCOMP_LOW1_THR_3275MV VALUE 0x29
  VCOMP_LOW1_THR_3300MV VALUE 0x2A
  VCOMP_LOW1_THR_3325MV VALUE 0x2B
  VCOMP_LOW1_THR_3350MV VALUE 0x2C
  VCOMP_LOW1_THR_3375MV VALUE 0x2D
  VCOMP_LOW1_THR_3400MV VALUE 0x2E
  VCOMP_LOW1_THR_3425MV VALUE 0x2F
  VCOMP_LOW1_THR_3450MV VALUE 0x30
  VCOMP_LOW1_THR_3475MV VALUE 0x31
  VCOMP_LOW1_THR_3500MV VALUE 0x32
  VCOMP_LOW1_THR_3525MV VALUE 0x33
  VCOMP_LOW1_THR_3550MV VALUE 0x34
  VCOMP_LOW1_THR_3575MV VALUE 0x35
  VCOMP_LOW1_THR_3600MV VALUE 0x36
  VCOMP_LOW1_THR_3625MV VALUE 0x37
  VCOMP_LOW1_THR_3650MV VALUE 0x38
  VCOMP_LOW1_THR_3675MV VALUE 0x39
  VCOMP_LOW1_THR_3700MV VALUE 0x3A
  VCOMP_LOW1_THR_3725MV VALUE 0x3B
  VCOMP_LOW1_THR_3750MV VALUE 0x3C
  VCOMP_LOW1_THR_3775MV VALUE 0x3D
  VCOMP_LOW1_THR_3800MV VALUE 0x3E
  VCOMP_LOW1_THR_3825MV VALUE 0x3F
  VCOMP_LOW1_THR_3850MV VALUE 0x40
  VCOMP_LOW1_THR_3875MV VALUE 0x41
  VCOMP_LOW1_THR_3900MV VALUE 0x42
  VCOMP_LOW1_THR_3925MV VALUE 0x43
  VCOMP_LOW1_THR_3950MV VALUE 0x44
  VCOMP_LOW1_THR_3975MV VALUE 0x45
  VCOMP_LOW1_THR_4000MV VALUE 0x46
  VCOMP_LOW1_THR_4025MV VALUE 0x47
  VCOMP_LOW1_THR_4050MV VALUE 0x48
  VCOMP_LOW1_THR_4075MV VALUE 0x49
  VCOMP_LOW1_THR_4100MV VALUE 0x4A
  VCOMP_LOW1_THR_4125MV VALUE 0x4B
  VCOMP_LOW1_THR_4150MV VALUE 0x4C
  VCOMP_LOW1_THR_4175MV VALUE 0x4D
  VCOMP_LOW1_THR_4200MV VALUE 0x4E
  VCOMP_LOW1_THR_4225MV VALUE 0x4F
  VCOMP_LOW1_THR_4250MV VALUE 0x50
  VCOMP_LOW1_THR_4275MV VALUE 0x51
  VCOMP_LOW1_THR_4300MV VALUE 0x52
  VCOMP_LOW1_THR_4325MV VALUE 0x53
  VCOMP_LOW1_THR_4350MV VALUE 0x54
  VCOMP_LOW1_THR_4375MV VALUE 0x55
  VCOMP_LOW1_THR_4400MV VALUE 0x56
  VCOMP_LOW1_THR_4425MV VALUE 0x57
  VCOMP_LOW1_THR_4450MV VALUE 0x58
  VCOMP_LOW1_THR_4475MV VALUE 0x59
  VCOMP_LOW1_THR_4500MV VALUE 0x5A
  VCOMP_LOW1_THR_4525MV VALUE 0x5B
  VCOMP_LOW1_THR_4550MV VALUE 0x5C
  VCOMP_LOW1_THR_4575MV VALUE 0x5D
  VCOMP_LOW1_THR_4600MV VALUE 0x5E
  VCOMP_LOW1_THR_4625MV VALUE 0x5F
  VCOMP_LOW1_THR_4650MV VALUE 0x60
  VCOMP_LOW1_THR_4675MV VALUE 0x61
  VCOMP_LOW1_THR_4700MV VALUE 0x62
  VCOMP_LOW1_THR_4725MV VALUE 0x63
  VCOMP_LOW1_THR_4750MV VALUE 0x64
  VCOMP_LOW1_THR_4775MV VALUE 0x65
  VCOMP_LOW1_THR_4800MV VALUE 0x66
  VCOMP_LOW1_THR_4825MV VALUE 0x67
  VCOMP_LOW1_THR_4850MV VALUE 0x68
  VCOMP_LOW1_THR_4875MV VALUE 0x69
  VCOMP_LOW1_THR_4900MV VALUE 0x6A
  VCOMP_LOW1_THR_4925MV VALUE 0x6B
  VCOMP_LOW1_THR_4950MV VALUE 0x6C
  VCOMP_LOW1_THR_4975MV VALUE 0x6D
  VCOMP_LOW1_THR_5000MV VALUE 0x6E
  VCOMP_LOW1_THR_5025MV VALUE 0x6F
  VCOMP_LOW1_THR_5050MV VALUE 0x70
  VCOMP_LOW1_THR_5075MV VALUE 0x71
  VCOMP_LOW1_THR_5100MV VALUE 0x72
  VCOMP_LOW1_THR_5125MV VALUE 0x73
  VCOMP_LOW1_THR_5150MV VALUE 0x74
  VCOMP_LOW1_THR_5175MV VALUE 0x75
  VCOMP_LOW1_THR_5200MV VALUE 0x76
  VCOMP_LOW1_THR_5225MV VALUE 0x77
  VCOMP_LOW1_THR_5250MV VALUE 0x78
  VCOMP_LOW1_THR_5275MV VALUE 0x79
  VCOMP_LOW1_THR_5300MV VALUE 0x7A
  VCOMP_LOW1_THR_5325MV VALUE 0x7B
  VCOMP_LOW1_THR_5350MV VALUE 0x7C
  VCOMP_LOW1_THR_5375MV VALUE 0x7D
  VCOMP_LOW1_THR_5400MV VALUE 0x7E
  VCOMP_LOW1_THR_5425MV VALUE 0x7F

VCOMP_HI_DEBOUNCE ADDRESS 0x004B RW
VCOMP_HI_DEBOUNCE RESET_VALUE 0x00
 VCOMP_HI_DEBOUNCE BIT[2:0]
  DEB_0 VALUE 0x0
  DEB_1US VALUE 0x1
  DEB_2US VALUE 0x2
  DEB_4US VALUE 0x3
  DEB_8US VALUE 0x4

VCOMP_LOW2_DEBOUNCE ADDRESS 0x004C RW
VCOMP_LOW2_DEBOUNCE RESET_VALUE 0x00
 VCOMP_LOW2_DEBOUNCE BIT[3:0]
  DEB_0 VALUE 0x0
  DEB_1US VALUE 0x1
  DEB_2US VALUE 0x2
  DEB_4US VALUE 0x3
  DEB_8US VALUE 0x4
  DEB_16US VALUE 0x5
  DEB_32US VALUE 0x6
  DEB_64US VALUE 0x7
  DEB_128US VALUE 0x8
  DEB_256US VALUE 0x9

VCOMP_LOW1_DEBOUNCE ADDRESS 0x004D RW
VCOMP_LOW1_DEBOUNCE RESET_VALUE 0x00
 VCOMP_LOW1_DEBOUNCE BIT[3:0]
  DEB_0 VALUE 0x0
  DEB_1US VALUE 0x1
  DEB_2US VALUE 0x2
  DEB_4US VALUE 0x3
  DEB_8US VALUE 0x4
  DEB_16US VALUE 0x5
  DEB_32US VALUE 0x6
  DEB_64US VALUE 0x7
  DEB_128US VALUE 0x8
  DEB_256US VALUE 0x9

MEAS_INTERVAL_CTL ADDRESS 0x0050 RW
MEAS_INTERVAL_CTL RESET_VALUE 0x00
 MEAS_INTERVAL_TIME1 BIT[3:0]
  MEAS_INTERVAL1_0MS VALUE 0x0
  MEAS_INTERVAL1_1P0MS VALUE 0x1
  MEAS_INTERVAL1_2P0MS VALUE 0x2
  MEAS_INTERVAL1_3P9MS VALUE 0x3
  MEAS_INTERVAL1_7P8MS VALUE 0x4
  MEAS_INTERVAL1_15P6MS VALUE 0x5
  MEAS_INTERVAL1_31P3MS VALUE 0x6
  MEAS_INTERVAL1_62P5MS VALUE 0x7
  MEAS_INTERVAL1_125MS VALUE 0x8
  MEAS_INTERVAL1_250MS VALUE 0x9
  MEAS_INTERVAL1_500MS VALUE 0xA
  MEAS_INTERVAL1_1S VALUE 0xB
  MEAS_INTERVAL1_2S VALUE 0xC
  MEAS_INTERVAL1_4S VALUE 0xD
  MEAS_INTERVAL1_8S VALUE 0xE
  MEAS_INTERVAL1_16S VALUE 0xF

MEAS_INTERVAL_CTL2 ADDRESS 0x0051 RW
MEAS_INTERVAL_CTL2 RESET_VALUE 0x00
 MEAS_INTERVAL_TIME2 BIT[7:4]
  MEAS_INTERVAL2_0MS VALUE 0x0
  MEAS_INTERVAL2_100MS VALUE 0x1
  MEAS_INTERVAL2_200MS VALUE 0x2
  MEAS_INTERVAL2_300MS VALUE 0x3
  MEAS_INTERVAL2_400MS VALUE 0x4
  MEAS_INTERVAL2_500MS VALUE 0x5
  MEAS_INTERVAL2_600MS VALUE 0x6
  MEAS_INTERVAL2_700MS VALUE 0x7
  MEAS_INTERVAL2_800MS VALUE 0x8
  MEAS_INTERVAL2_900MS VALUE 0x9
  MEAS_INTERVAL2_1000MS VALUE 0xA
  MEAS_INTERVAL2_1100MS VALUE 0xB
  MEAS_INTERVAL2_1200MS VALUE 0xC
  MEAS_INTERVAL2_1300MS VALUE 0xD
  MEAS_INTERVAL2_1400MS VALUE 0xE
  MEAS_INTERVAL2_1500MS VALUE 0xF
 MEAS_INTERVAL_TIME3 BIT[3:0]
  MEAS_INTERVAL3_0S VALUE 0x0
  MEAS_INTERVAL3_1S VALUE 0x1
  MEAS_INTERVAL3_2S VALUE 0x2
  MEAS_INTERVAL3_3S VALUE 0x3
  MEAS_INTERVAL3_4S VALUE 0x4
  MEAS_INTERVAL3_5S VALUE 0x5
  MEAS_INTERVAL3_6S VALUE 0x6
  MEAS_INTERVAL3_7S VALUE 0x7
  MEAS_INTERVAL3_8S VALUE 0x8
  MEAS_INTERVAL3_9S VALUE 0x9
  MEAS_INTERVAL3_10S VALUE 0xA
  MEAS_INTERVAL3_11S VALUE 0xB
  MEAS_INTERVAL3_12S VALUE 0xC
  MEAS_INTERVAL3_13S VALUE 0xD
  MEAS_INTERVAL3_14S VALUE 0xE
  MEAS_INTERVAL3_15S VALUE 0xF

M0_ADC_CH_SEL_CTL ADDRESS 0x0060 RW
M0_ADC_CH_SEL_CTL RESET_VALUE 0xFF
 ADC_CH_SEL BIT[7:0]

M0_LOW_THR0 ADDRESS 0x0061 RW
M0_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M0_LOW_THR1 ADDRESS 0x0062 RW
M0_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M0_HIGH_THR0 ADDRESS 0x0063 RW
M0_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M0_HIGH_THR1 ADDRESS 0x0064 RW
M0_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M0_MEAS_INTERVAL_CTL ADDRESS 0x0065 RW
M0_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M0_MEAS_INTERVAL_TIME BIT[1:0]
  M0_USING_TIMER1 VALUE 0x0
  M0_USING_TIMER2 VALUE 0x1
  M0_USING_TIMER3 VALUE 0x2

M0_CTL ADDRESS 0x0066 RW
M0_CTL RESET_VALUE 0x00
 M0_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M0_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M0_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M0_EN ADDRESS 0x0067 RW
M0_EN RESET_VALUE 0x00
 M0_MEAS_EN BIT[7]
  M0_MEAS_DISABLE VALUE 0x0
  M0_MEAS_ENABLE VALUE 0x1
 M0_HIGH_THR_INT_EN BIT[1]
  M0_HIGH_THR_INT_DISABLED VALUE 0x0
  M0_HIGH_THR_INT_ENABLED VALUE 0x1
 M0_LOW_THR_INT_EN BIT[0]
  M0_LOW_THR_INT_DISABLED VALUE 0x0
  M0_LOW_THR_INT_ENABLED VALUE 0x1

M1_ADC_CH_SEL_CTL ADDRESS 0x0068 RW
M1_ADC_CH_SEL_CTL RESET_VALUE 0x00
 ADC_CH_SEL BIT[7:0]

M1_LOW_THR0 ADDRESS 0x0069 RW
M1_LOW_THR0 RESET_VALUE 0x01
 LOW_THR_7_0 BIT[7:0]

M1_LOW_THR1 ADDRESS 0x006A RW
M1_LOW_THR1 RESET_VALUE 0x80
 LOW_THR_15_8 BIT[7:0]

M1_HIGH_THR0 ADDRESS 0x006B RW
M1_HIGH_THR0 RESET_VALUE 0xFF
 HIGH_THR_7_0 BIT[7:0]

M1_HIGH_THR1 ADDRESS 0x006C RW
M1_HIGH_THR1 RESET_VALUE 0x7F
 HIGH_THR_15_8 BIT[7:0]

M1_MEAS_INTERVAL_CTL ADDRESS 0x006D RW
M1_MEAS_INTERVAL_CTL RESET_VALUE 0x00
 M1_MEAS_INTERVAL_TIME BIT[1:0]
  M1_USING_TIMER1 VALUE 0x0
  M1_USING_TIMER2 VALUE 0x1
  M1_USING_TIMER3 VALUE 0x2

M1_CTL ADDRESS 0x006E RW
M1_CTL RESET_VALUE 0x00
 M1_CAL_VAL BIT[6]
  TIMER_CAL VALUE 0x0
  NEW_CAL VALUE 0x1
 M1_CAL_SEL BIT[5:4]
  NO_CAL VALUE 0x0
  RATIO_CAL VALUE 0x1
  ABS_CAL VALUE 0x2
 M1_HW_SETTLE_DELAY BIT[3:0]
  HW_SETTLE_DELAY_0US VALUE 0x0
  HW_SETTLE_DELAY_100US VALUE 0x1
  HW_SETTLE_DELAY_200US VALUE 0x2
  HW_SETTLE_DELAY_300US VALUE 0x3
  HW_SETTLE_DELAY_400US VALUE 0x4
  HW_SETTLE_DELAY_500US VALUE 0x5
  HW_SETTLE_DELAY_600US VALUE 0x6
  HW_SETTLE_DELAY_700US VALUE 0x7
  HW_SETTLE_DELAY_800US VALUE 0x8
  HW_SETTLE_DELAY_900US VALUE 0x9
  HW_SETTLE_DELAY_1MS VALUE 0xA
  HW_SETTLE_DELAY_2MS VALUE 0xB
  HW_SETTLE_DELAY_4MS VALUE 0xC
  HW_SETTLE_DELAY_6MS VALUE 0xD
  HW_SETTLE_DELAY_8MS VALUE 0xE
  HW_SETTLE_DELAY_10MS VALUE 0xF

M1_EN ADDRESS 0x006F RW
M1_EN RESET_VALUE 0x00
 M1_MEAS_EN BIT[7]
  M1_MEAS_DISABLE VALUE 0x0
  M1_MEAS_ENABLE VALUE 0x1
 M1_HIGH_THR_INT_EN BIT[1]
  M1_HIGH_THR_INT_DISABLED VALUE 0x0
  M1_HIGH_THR_INT_ENABLED VALUE 0x1
 M1_LOW_THR_INT_EN BIT[0]
  M1_LOW_THR_INT_DISABLED VALUE 0x0
  M1_LOW_THR_INT_ENABLED VALUE 0x1

M0_DATA0 ADDRESS 0x00A0 R
M0_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M0_DATA1 ADDRESS 0x00A1 R
M0_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

M1_DATA0 ADDRESS 0x00A2 R
M1_DATA0 RESET_VALUE 0xXX
 DATA_7_0 BIT[7:0]

M1_DATA1 ADDRESS 0x00A3 R
M1_DATA1 RESET_VALUE 0xXX
 DATA_15_8 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  MODULE_DIS_AFTER_WARM_SOFT_RESET VALUE 0x0
  MODULE_EN_AFTER_WARM_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_FALSE VALUE 0x0
  INT_TEST_MODE_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 THR_INT_TEST_VAL BIT[0]
  THR_TEST_FALSE VALUE 0x0
  THR_TEST_TRUE VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 SEL_FSM BIT[5:4]
  REQUEST_FSM_1 VALUE 0x0
  REQUEST_FSM_2 VALUE 0x1
  REQUEST_FSM_3 VALUE 0x3
 DTEST_SEL BIT[3:0]

VADC_HC10_CMN_BASE BASE 0x00003900 vadc_hc10_cmnaddr 31:0

 vadc_hc10_cmn MODULE OFFSET=VADC_HC10_CMN_BASE+0x00000000 MAX=VADC_HC10_CMN_BASE+0x000000FF APRE=VADC_HC10_CMN_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.VADC_HC10_CMN_BASE.VADC_HC10_CMN
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x08
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x59
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CONV_FSM BIT[7:4]
  IDLE_CONV VALUE 0x0
  WAIT_VREG VALUE 0x1
  NEXT_REQ_1 VALUE 0x2
  EN_DSM_AMUX VALUE 0x3
  WAIT_SETTLE VALUE 0x4
  WAIT_EOC VALUE 0x5
  NEXT_REQ_2 VALUE 0x6
  DIS_DSM_AMUX VALUE 0x7
 INFRASTRUCTURE_FAULT BIT[1]
  NO_INFRASTRUCTURE_FAULT VALUE 0x0
  INFRASTRUCTURE_FAULT VALUE 0x1
 VREG_FAULT BIT[0]
  NO_VREG_FAULT VALUE 0x0
  VREG_FAULT VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RESET_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

TEST1_ADC_ANA_PARAM ADDRESS 0x00E2 RW
TEST1_ADC_ANA_PARAM RESET_VALUE 0x30
 HS_MODE_EN BIT[7]
  DISABLE_HS_MODE_N VALUE 0x0
  ENABLE_HS_MODE_N VALUE 0x1
 IOTA1_CTL BIT[6:5]
  OTA1_1UA_BIAS VALUE 0x0
  OTA1_2UA_BIAS VALUE 0x1
  OTA1_3UA_BIAS VALUE 0x2
  OTA1_4UA_BIAS VALUE 0x3
 IOTA2_CTL BIT[4]
  OTA2_1UA_BIAS VALUE 0x0
  OTA2_2UA_BIAS VALUE 0x1
 IBUF_CTL BIT[3]
  REF_1UA_BIAS VALUE 0x0
  REF_2UA_BIAS VALUE 0x1
 CAL_EN BIT[2]
  OL_DIS VALUE 0x0
  OL_EN VALUE 0x1
 AMUX_EN BIT[1]
  AMUX_DISABLED VALUE 0x0
  AMUX_ENABLED VALUE 0x1
 XOADC_EN BIT[0]
  XOADC_MOD_DISABLED VALUE 0x0
  XOADC_MOD_ENABLED VALUE 0x1

TEST2_ADC_ANA_PARAM ADDRESS 0x00E3 RW
TEST2_ADC_ANA_PARAM RESET_VALUE 0x28
 REF_EN BIT[7]
  DISABLE_XOADC_REF_VOLT VALUE 0x0
  ENABLE_XOADC_REF_VOLTAGE VALUE 0x1
 VICM_SEL BIT[6:5]
  VICM_0P65 VALUE 0x0
  VICM_0P70 VALUE 0x1
  VICM_0P75 VALUE 0x2
  VICM_OP80 VALUE 0x3
 VOCM_SEL BIT[4:3]
  VICM_0P60 VALUE 0x0
  VICM_0P65 VALUE 0x1
  VICM_0P70 VALUE 0x2
  VICM_0P75 VALUE 0x3
 BUFF_BYPASS_EN BIT[2]
 REF_GND_SEL BIT[1]
 XO_GND_SEL BIT[0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 SPARE_CTL BIT[3:0]

TRIM_PROC_PU1 ADDRESS 0x00E5 RW
TRIM_PROC_PU1 RESET_VALUE 0x00
 EN_MUX BIT[7]
 TRIM_PROC_PU1 BIT[6:0]

TRIM_PROC_PU2 ADDRESS 0x00E6 RW
TRIM_PROC_PU2 RESET_VALUE 0x00
 EN_MUX BIT[7]
 TRIM_PROC_PU2 BIT[6:0]

TRIM_PROC_PU3 ADDRESS 0x00E7 RW
TRIM_PROC_PU3 RESET_VALUE 0x00
 EN_MUX BIT[7]
 TRIM_PROC_PU3 BIT[6:0]

ATEST_MUX ADDRESS 0x00E8 RW
ATEST_MUX RESET_VALUE 0x00
 EN_VBAT_TEST BIT[2]
  BATT_TEST_DISABLED VALUE 0x0
  BATT_TEST_ENABLED VALUE 0x1
 EN_LDO_TEST BIT[1]
  LDO_TEST_DISABLED VALUE 0x0
  LDO_TEST_ENABLED VALUE 0x1
 EN_ADC_TEST BIT[0]
  ADC_TEST_DISABLED VALUE 0x0
  ADC_TEST_ENABLED VALUE 0x1

ATEST_CTL ADDRESS 0x00E9 RW
ATEST_CTL RESET_VALUE 0x00
 ATEST2_SEL BIT[7]
  NORM_OP VALUE 0x0
  AMUX_OUT_TO_ATEST2 VALUE 0x1
 ATEST1_SEL BIT[6]
  NORM_OP VALUE 0x0
  ATEST1_TO_INPUT_OF_OUTPUT_BUF VALUE 0x1
 ADC_ATEST_SEL BIT[5:3]
 BATT_ATEST_SEL BIT[2:0]

SMIC_EN ADDRESS 0x00EA RW
SMIC_EN RESET_VALUE 0x00
 SMIC_EN_PU1 BIT[2]
 SMIC_EN_PU2 BIT[1]
 SMIC_EN_PU3 BIT[0]

TEST_VADC_LDO_CTL ADDRESS 0x00EB RW
TEST_VADC_LDO_CTL RESET_VALUE 0x02
 VADC_LDO_EN BIT[3]
  VADC_LDO_DIS VALUE 0x0
  VADC_LDO_EN VALUE 0x1
 VADC_LDO_TIMER BIT[2:1]
 FORCE_TIMER_EXP BIT[0]

DTEST_CTL1 ADDRESS 0x00EC RW
DTEST_CTL1 RESET_VALUE 0x00
 DTEST2 BIT[7:4]
 DTEST1 BIT[3:0]

DTEST_CTL2 ADDRESS 0x00ED RW
DTEST_CTL2 RESET_VALUE 0x00
 DTEST4 BIT[7:4]
 DTEST3 BIT[3:0]

TEST3_ADC_DIG_PARAM ADDRESS 0x00EE RW
TEST3_ADC_DIG_PARAM RESET_VALUE 0x8C
 CHOPPER_EN BIT[7]
  CHOPPER_DISABLED VALUE 0x0
  CHOPPER_ENABLED VALUE 0x1
 CHOPPER_CLK_SEL BIT[6:5]
  ADC_CLKDIVBY128 VALUE 0x0
  ADC_CLKDIVBY64 VALUE 0x1
  ADC_CLKDIVBY32 VALUE 0x2
  ADC_CLKDIVBY16 VALUE 0x3
 ADC_CLK_SEL BIT[4:3]
  ADC_CLK2P4M VALUE 0x0
  ADC_CLK4P8M VALUE 0x1
 CLK_GATE_EN BIT[2]
  CLK_GATE_DISABLED VALUE 0x0
  CLK_GATE_ENABLED VALUE 0x1
 XOADC_EN_MODE BIT[0]
  MISSION_LIKE VALUE 0x0
  FREE_RUNNING VALUE 0x1

TEST4_ADC_DIG_PARAM ADDRESS 0x00EF RW
TEST4_ADC_DIG_PARAM RESET_VALUE 0x00
 DIG_BOOST_METHOD BIT[1]
  LONG_DEC_RATIO VALUE 0x0
  LESS_SHIFT VALUE 0x1
 DIG_BOOST_EN BIT[0]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

TRIM_PU1 ADDRESS 0x00F1 RW
TRIM_PU1 RESET_VALUE 0x34
 TRIM_PU1 BIT[6:0]

TRIM_PU2 ADDRESS 0x00F2 RW
TRIM_PU2 RESET_VALUE 0x38
 TRIM_PU2 BIT[6:0]

TRIM_PU3 ADDRESS 0x00F3 RW
TRIM_PU3 RESET_VALUE 0x34
 TRIM_PU3 BIT[6:0]

TRIM_AMUX_DIVBY3 ADDRESS 0x00F4 RW
TRIM_AMUX_DIVBY3 RESET_VALUE 0x3F
 PRESCALE_333_RATIO BIT[6:0]

VDDGEN_BASE BASE 0x00003C00 vddgenaddr 31:0

 vddgen MODULE OFFSET=VDDGEN_BASE+0x00000000 MAX=VDDGEN_BASE+0x000000FF APRE=VDDGEN_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.VDDGEN_BASE.VDDGEN
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x28
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  TWO_REG_THREE_VMAX VALUE 0x01
  ONE_REG_THREE_VMAX VALUE 0x02
  ONE_REG_SIX_VMAX VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 AVDD_RB BIT[7]
 AVDD_ENABLE BIT[6]
 PVDD_RB BIT[4]
 HPM_OK BIT[3]

AUTO_TRIM_STATUS ADDRESS 0x000A R
AUTO_TRIM_STATUS RESET_VALUE 0x00
 TRIM_COMP BIT[7]

ONE_REG_CTL ADDRESS 0x0042 RW
ONE_REG_CTL RESET_VALUE 0x60
 MODE_CTRL BIT[7:6]
  LPM VALUE 0x0
  AUTOM VALUE 0x1
  HPM1 VALUE 0x2
  HPM2 VALUE 0x3
 REF_OVR BIT[5]
  AUTO VALUE 0x0
  FORCE_MINI_BG VALUE 0x1
 CORE_LEVEL_DVDD_SRC_CTRL BIT[4:3]
  DVDD_SRC_FROM_LDO VALUE 0x0
  DVDD_SRC_FROM_SMPS VALUE 0x1
  DVDD_SRC_FROM_DVDDREG VALUE 0x2
  DVDD_SRC_FROM_DVDDREG1 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x20
 RAW_AVDD_RB_SEL BIT[6:5]

ATEST_SEL_TEST ADDRESS 0x00E3 RW
ATEST_SEL_TEST RESET_VALUE 0x00
 ATEST2_AVDD BIT[7]
 NOT_USED BIT[6]
 ATEST2_DVDD_INT BIT[4]
 ATEST1_AVDD BIT[3]
 ATEST2_VBG_BUFF BIT[2]
 ATEST1_VBOB_SW_EN BIT[1]
 ATEST2_VPH_SW_EN BIT[0]

VMAX_SEL_TEST ADDRESS 0x00E4 RW
VMAX_SEL_TEST RESET_VALUE 0x00
 VMAX_SEL BIT[4:0]

AVDD_RB_CTL ADDRESS 0x00E5 RW
AVDD_RB_CTL RESET_VALUE 0x42
 AVDD_RB_THRESH BIT[7:5]
 AVDD_RB_GLITCH_FILT BIT[4:3]
 FORCE_AVDD_RB_OK BIT[2]
 FOLLOW_SLEEP_B BIT[1]

AVDD_DVDD_STABILITY_CTL ADDRESS 0x00E6 RW
AVDD_DVDD_STABILITY_CTL RESET_VALUE 0xEC
 RZ_HPM BIT[7:5]
 RZ_LPM BIT[4:2]

AUTO_TRIM_CNTL ADDRESS 0x00E7 RW
AUTO_TRIM_CNTL RESET_VALUE 0x00
 AUTO_TRIM_MODE BIT[1:0]
  NON_AUTOTRIM VALUE 0x1
  MINIBG_AUTOTRIM VALUE 0x2
  AVDD_AUTOTRIM VALUE 0x3

DTEST_SEL ADDRESS 0x00E8 RW
DTEST_SEL RESET_VALUE 0x00
 DTEST_SEL BIT[3:0]

ONE_REG_FB_CTL ADDRESS 0x00E9 RW
ONE_REG_FB_CTL RESET_VALUE 0x00
 FEEDBACK_CTRL BIT[1:0]
  AUTO VALUE 0x0
  LPM VALUE 0x1
  HPM1 VALUE 0x2
  HPM2 VALUE 0x3

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

MINI_BG_TRIM ADDRESS 0x00F1 RW
MINI_BG_TRIM RESET_VALUE 0x07
 MINI_BG_TRIM BIT[3:0]

AVDD_REG_TRIM ADDRESS 0x00F2 RW
AVDD_REG_TRIM RESET_VALUE 0x07
 AVDD_REG_TRIM BIT[3:0]

FG_BATT_SOC_BASE BASE 0x00004000 fg_batt_socaddr 31:0

 fg_batt_soc MODULE OFFSET=FG_BATT_SOC_BASE+0x00000000 MAX=FG_BATT_SOC_BASE+0x000000FF APRE=FG_BATT_SOC_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_BATT_SOC_BASE.FG_BATT_SOC
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]

FG_ALG_STS ADDRESS 0x0006 R
FG_ALG_STS RESET_VALUE 0xX0
 RDY BIT[7]
  FG_NOT_READY VALUE 0x0
  FG_READY VALUE 0x1

FG_ALG_AUX_STS0 ADDRESS 0x0007 R
FG_ALG_AUX_STS0 RESET_VALUE 0xX0
 I_BELOW_TERMINATION0 BIT[7]
  TERM_CURRENT_NOT_REACHED VALUE 0x0
  TERM_CURRENT_REACHED VALUE 0x1
 I_BELOW_TERMINATION1 BIT[6]
  TERM_CURRENT_NOT_REACHED VALUE 0x0
  TERM_CURRENT_REACHED VALUE 0x1

SLEEP_SHUTDOWN_STS ADDRESS 0x0008 R
SLEEP_SHUTDOWN_STS RESET_VALUE 0xXX
 SLEEP_SYNC BIT[6]
  NOT_IN_SYNC_SLEEP VALUE 0x0
  IN_SYNC_SLEEP VALUE 0x1
 ESR_QUEUED BIT[5]
  ESR_NOT_QUEUED VALUE 0x0
  ESR_QUEUED VALUE 0x1
 SYNC_SLEEP_IBATT_QUAL BIT[4]
  IBATT_ABOVE_TH VALUE 0x0
  IBATT_BELOW_TH VALUE 0x1
 FG_SHUTDOWN_ALLOWED BIT[1]
  FG_NOT_IN_SHDN VALUE 0x0
  FG_SHDN_ACK VALUE 0x1

FG_MONOTONIC_SOC ADDRESS 0x0009 R
FG_MONOTONIC_SOC RESET_VALUE 0xXX
 STS BIT[7:0]

FG_MONOTONIC_SOC_CP ADDRESS 0x000A R
FG_MONOTONIC_SOC_CP RESET_VALUE 0xXX
 STS BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 MSOC_HIGH BIT[6]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 MSOC_EMPTY BIT[5]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 MSOC_LOW BIT[4]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 MSOC_DELTA BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 BSOC_DELTA BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SOC_READY BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SOC_UPDT BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 MSOC_HIGH BIT[6]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 MSOC_EMPTY BIT[5]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 MSOC_LOW BIT[4]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 MSOC_DELTA BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 BSOC_DELTA BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SOC_READY BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SOC_UPDT BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 MSOC_HIGH BIT[6]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 MSOC_EMPTY BIT[5]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 MSOC_LOW BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 MSOC_DELTA BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 BSOC_DELTA BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SOC_READY BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SOC_UPDT BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 MSOC_HIGH BIT[6]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 MSOC_EMPTY BIT[5]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 MSOC_LOW BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 MSOC_DELTA BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 BSOC_DELTA BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SOC_READY BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SOC_UPDT BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 MSOC_HIGH BIT[6]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 MSOC_EMPTY BIT[5]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 MSOC_LOW BIT[4]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 MSOC_DELTA BIT[3]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 BSOC_DELTA BIT[2]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 SOC_READY BIT[1]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 SOC_UPDT BIT[0]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MSOC_HIGH BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MSOC_EMPTY BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MSOC_LOW BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MSOC_DELTA BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BSOC_DELTA BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SOC_READY BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SOC_UPDT BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MSOC_HIGH BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MSOC_EMPTY BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MSOC_LOW BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 MSOC_DELTA BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BSOC_DELTA BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SOC_READY BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SOC_UPDT BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 MSOC_HIGH BIT[6]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 MSOC_EMPTY BIT[5]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 MSOC_LOW BIT[4]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 MSOC_DELTA BIT[3]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 BSOC_DELTA BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SOC_READY BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SOC_UPDT BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 MSOC_HIGH BIT[6]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 MSOC_EMPTY BIT[5]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 MSOC_LOW BIT[4]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 MSOC_DELTA BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 BSOC_DELTA BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SOC_READY BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SOC_UPDT BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 FG_ALGORITHM_EN BIT[7]
  FG_IN_SHUTDOWN VALUE 0x0
  FG_ACTIVE VALUE 0x1

RESTART ADDRESS 0x0048 RW
RESTART RESET_VALUE 0x00
 GO BIT[0]
  DO_NOT_EXECUTE_SEQUENCE VALUE 0x0
  EXECUTE_SEQUENCE VALUE 0x1

STS_CLR ADDRESS 0x004A W
STS_CLR RESET_VALUE 0x00
 SEQ_ERROR_CLEAR BIT[3]
  NORMAL VALUE 0x0
  CLEAR VALUE 0x1

LOW_PWR_CFG ADDRESS 0x0052 RW
LOW_PWR_CFG RESET_VALUE 0x00
 SYNC_SLEEP_EN BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 SYNC_SLEEP_CFG BIT[5:4]
  ACTIVE2_SLEEP2 VALUE 0x0
  ACTIVE2_SLEEP4 VALUE 0x1
  ACTIVE2_SLEEP8 VALUE 0x2
  ACTIVE2_SLEEP14 VALUE 0x3
 SYNC_SLEEP_REGEN_ESR_EN BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 SYNC_SLEEP_THRSH2_EN BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

LOW_PWR_STS ADDRESS 0x0056 R
LOW_PWR_STS RESET_VALUE 0x00
 SYNC_COUNTER BIT[3:0]

COMPUTE_TRACK_STS ADDRESS 0x00B6 R
COMPUTE_TRACK_STS RESET_VALUE 0x00
 STATE BIT[6:0]

DEBUG_STS ADDRESS 0x00B7 R
DEBUG_STS RESET_VALUE 0x00
 ACLKRQ BIT[3]
  ALG_CLK_NOT_REQUESTED VALUE 0x0
  ALG_CLK_REQUESTED VALUE 0x1
 SQRQMLTERR BIT[2]
  SEQ_REQ_NO_ERROR VALUE 0x0
  SEQ_REQ_ERROR VALUE 0x1
 SQRSPACPTERR BIT[1]
  SEQ_RSP_NO_ERROR VALUE 0x0
  SEQ_RSP_ERROR VALUE 0x1
 TMPRABSERR BIT[0]
  TEMPERATURE_REQ_NO_ERROR VALUE 0x0
  TEMPERATURE_REQ_ERROR VALUE 0x1

FG_CYA_CFG ADDRESS 0x00B8 RW
FG_CYA_CFG RESET_VALUE 0x00
 V_ADC_CMP_POL_TRIM BIT[1]
  V_ADC_POS_IS_POS VALUE 0x0
  V_ADC_POS_IS_NEG VALUE 0x1

RST_CTRL0 ADDRESS 0x00BA RW
RST_CTRL0 RESET_VALUE 0x07
 BCL_RST BIT[2]
  OUT_OF_RESET VALUE 0x0
  IN_RESET VALUE 0x1
 MEM_RST BIT[1]
  OUT_OF_RESET VALUE 0x0
  IN_RESET VALUE 0x1
 ALG_RST BIT[0]
  OUT_OF_RESET VALUE 0x0
  IN_RESET VALUE 0x1

RST_CTRL1 ADDRESS 0x00BB RW
RST_CTRL1 RESET_VALUE 0x00
 DVD_RST BIT[1]
  OUT_OF_RESET VALUE 0x0
  IN_RESET VALUE 0x1
 OPN_RST BIT[0]
  OUT_OF_RESET VALUE 0x0
  IN_RESET VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 MSOC_FULL BIT[7]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 MSOC_HIGH BIT[6]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 MSOC_EMPTY BIT[5]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 MSOC_LOW BIT[4]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 MSOC_DELTA BIT[3]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 BSOC_DELTA BIT[2]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SOC_READY BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SOC_UPDT BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST_MUX0 ADDRESS 0x00EB RW
TEST_MUX0 RESET_VALUE 0x00
 FORCE_SYS_SLEEP BIT[6]
  FORCE0 VALUE 0x0
  FORCE1 VALUE 0x1

TM_ALTCLK_CTRL ADDRESS 0x00EE RW
TM_ALTCLK_CTRL RESET_VALUE 0x00
 BCL_CLK_SLCT BIT[2]
  BCLK_200KHZ VALUE 0x0
  BCLK_DTEST3 VALUE 0x1
 ALGIMA_CLK_SLCT BIT[1:0]
  AICLK_4P8MHZ VALUE 0x0
  AICLK_RESERVED VALUE 0x1
  AICLK_200KHZ VALUE 0x2
  AICLK_DTEST3 VALUE 0x3

TM_CLK_CTRL ADDRESS 0x00EF RW
TM_CLK_CTRL RESET_VALUE 0x00
 BCL_CLK_FORCE BIT[7]
  DO_NOT_FORCE_ENABLE VALUE 0x0
  FORCE_ENABLE VALUE 0x1
 BCL_CLK_REQ_CTRL BIT[6]
  LOGIC_CONTROL VALUE 0x0
  REGISTER_CONTROL VALUE 0x1
 IMA_CLK_FORCE BIT[3]
  DO_NOT_FORCE_ENABLE VALUE 0x0
  FORCE_ENABLE VALUE 0x1
 IMA_CLK_REQ_CTRL BIT[2]
  LOGIC_CONTROL VALUE 0x0
  REGISTER_CONTROL VALUE 0x1
 ALG_CLK_FORCE BIT[1]
  DO_NOT_FORCE_ENABLE VALUE 0x0
  FORCE_ENABLE VALUE 0x1
 ALG_CLK_REQ_CTRL BIT[0]
  LOGIC_CONTROL VALUE 0x0
  REGISTER_CONTROL VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x00
 TRIM_NUM BIT[3:0]

FG_BATT_INFO_BASE BASE 0x00004100 fg_batt_infoaddr 31:0

 fg_batt_info MODULE OFFSET=FG_BATT_INFO_BASE+0x00000000 MAX=FG_BATT_INFO_BASE+0x000000FF APRE=FG_BATT_INFO_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_BATT_INFO_BASE.FG_BATT_INFO
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]

BATTERY_TEMP_STS ADDRESS 0x0006 R
BATTERY_TEMP_STS RESET_VALUE 0x00
 JEITA_TOO_HOT_STS BIT[7]
  BATT_TEMP_BELOW VALUE 0x0
  BATT_TEMP_ABOVE VALUE 0x1
 JEITA_HOT_STS BIT[6]
  BATT_TEMP_BELOW VALUE 0x0
  BATT_TEMP_ABOVE VALUE 0x1
 JEITA_COLD_STS BIT[5]
  BATT_TEMP_BELOW VALUE 0x0
  BATT_TEMP_ABOVE VALUE 0x1
 JEITA_TOO_COLD_STS BIT[4]
  BATT_TEMP_BELOW VALUE 0x0
  BATT_TEMP_ABOVE VALUE 0x1
 BATT_TEMP_DELTA BIT[1]
  NORMAL VALUE 0x0
  TEMP_CHANGED VALUE 0x1
 BATT_TEMP_AVAILABILITY BIT[0]
  NOT_READY VALUE 0x0
  READY VALUE 0x1

SYS_BATT ADDRESS 0x0007 R
SYS_BATT RESET_VALUE 0xXX
 BATT_REMOVED_LATCHED_STS BIT[4]
  BATT_PRESENT VALUE 0x0
  BATT_REMOVED_LATCHED VALUE 0x1
 BATT_MISSING_HW BIT[2]
  BATT_IS_PRESENT VALUE 0x0
  BATT_MISSING VALUE 0x1
 BATT_MISSING_ALG BIT[1]
  BATT_IS_PRESENT VALUE 0x0
  BATT_MISSING VALUE 0x1
 BATT_MISSING_CMP BIT[0]
  BATT_IS_PRESENT VALUE 0x0
  BATT_MISSING VALUE 0x1

FG_STS ADDRESS 0x0009 R
FG_STS RESET_VALUE 0xX0
 FG_WD_RESET BIT[7]
  NO_RESETS VALUE 0x0
  WD_CAUSED_FG_RESET VALUE 0x1
 FG_CRG_TRM BIT[0]
  CRG_STATUS_QUO VALUE 0x0
  CRG_TERMINATE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 WDOG_EXP BIT[5]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 BT_ATTN BIT[4]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 BT_MISS BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 ESR_DELTA BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 VBT_LOW BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 WDOG_EXP BIT[5]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 BT_ATTN BIT[4]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 BT_MISS BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 ESR_DELTA BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 VBT_LOW BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 WDOG_EXP BIT[5]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 BT_ATTN BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 BT_MISS BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 ESR_DELTA BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VBT_LOW BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 WDOG_EXP BIT[5]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 BT_ATTN BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 BT_MISS BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 ESR_DELTA BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VBT_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 WDOG_EXP BIT[5]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 BT_ATTN BIT[4]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 BT_MISS BIT[3]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 ESR_DELTA BIT[2]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 VBT_LOW BIT[1]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1
 WDOG_EXP BIT[5]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1
 BT_ATTN BIT[4]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1
 BT_MISS BIT[3]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1
 ESR_DELTA BIT[2]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1
 VBT_LOW BIT[1]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1
 WDOG_EXP BIT[5]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1
 BT_ATTN BIT[4]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1
 BT_MISS BIT[3]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1
 ESR_DELTA BIT[2]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1
 VBT_LOW BIT[1]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 WDOG_EXP BIT[5]
  INT_TRIGGERED_FALSE VALUE 0x0
  INT_TRIGGERED_TRUE VALUE 0x1
 BT_ATTN BIT[4]
  INT_TRIGGERED_FALSE VALUE 0x0
  INT_TRIGGERED_TRUE VALUE 0x1
 BT_MISS BIT[3]
  INT_TRIGGERED_FALSE VALUE 0x0
  INT_TRIGGERED_TRUE VALUE 0x1
 ESR_DELTA BIT[2]
  INT_TRIGGERED_FALSE VALUE 0x0
  INT_TRIGGERED_TRUE VALUE 0x1
 VBT_LOW BIT[1]
  INT_TRIGGERED_FALSE VALUE 0x0
  INT_TRIGGERED_TRUE VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  INT_TRIGGERED_FALSE VALUE 0x0
  INT_TRIGGERED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 WDOG_EXP BIT[5]
  INT_PENDING_FALSE VALUE 0x0
  INT_PENDING_TRUE VALUE 0x1
 BT_ATTN BIT[4]
  INT_PENDING_FALSE VALUE 0x0
  INT_PENDING_TRUE VALUE 0x1
 BT_MISS BIT[3]
  INT_PENDING_FALSE VALUE 0x0
  INT_PENDING_TRUE VALUE 0x1
 ESR_DELTA BIT[2]
  INT_PENDING_FALSE VALUE 0x0
  INT_PENDING_TRUE VALUE 0x1
 VBT_LOW BIT[1]
  INT_PENDING_FALSE VALUE 0x0
  INT_PENDING_TRUE VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  INT_PENDING_FALSE VALUE 0x0
  INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY0 VALUE 0x0
  INT_PRIORITY1 VALUE 0x1

SMART_BATTERY ADDRESS 0x0048 RW
SMART_BATTERY RESET_VALUE 0x00
 BSI_SMART_BATTERY BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BATT_REMOVED_LATCHED ADDRESS 0x004F W
BATT_REMOVED_LATCHED RESET_VALUE 0x00
 CLR BIT[7]
  BATT_REMOVED_LATCH_CLEAR_FALSE VALUE 0x0
  BATT_REMOVED_LATCH_CLEAR_TRUE VALUE 0x1

BATTERY_TEMPERATURE_LSB ADDRESS 0x0050 R
BATTERY_TEMPERATURE_LSB RESET_VALUE 0xXX
 VALUE BIT[7:0]

BATTERY_TEMPERATURE_MSB ADDRESS 0x0051 R
BATTERY_TEMPERATURE_MSB RESET_VALUE 0x0X
 VALUE BIT[2:0]

BATTERY_TEMP_CFG ADDRESS 0x0056 RW
BATTERY_TEMP_CFG RESET_VALUE 0x00
 JEITA_TEMP_HYST BIT[5:4]
  NO_HYSTERESIS VALUE 0x0
  HYST_1_C VALUE 0x1
  HYST_2_C VALUE 0x2
  HYST_3_C VALUE 0x3

BATT_TMPR_INTR ADDRESS 0x0059 RW
BATT_TMPR_INTR RESET_VALUE 0x01
 CHANGE_THRESHOLD BIT[1:0]
  BTEMP_DELTA_2K VALUE 0x0
  BTEMP_DELTA_4K VALUE 0x1
  BTEMP_DELTA_6K VALUE 0x2
  BTEMP_DELTA_10K VALUE 0x3

THERM_THERM_C1 ADDRESS 0x005C RW
THERM_THERM_C1 RESET_VALUE 0xA4
 COEFF_VALUE BIT[7:0]

THERM_THERM_C2 ADDRESS 0x005D RW
THERM_THERM_C2 RESET_VALUE 0x4A
 COEFF_VALUE BIT[7:0]

THERM_THERM_C3 ADDRESS 0x005E RW
THERM_THERM_C3 RESET_VALUE 0xD5
 COEFF_VALUE BIT[7:0]

THERM_THERM_HALF_RANGE ADDRESS 0x005F RW
THERM_THERM_HALF_RANGE RESET_VALUE 0x6E
 TEMP_VALUE BIT[7:0]

JEITA_CTLS ADDRESS 0x0061 RW
JEITA_CTLS RESET_VALUE 0x00
 JEITA_STS_CLEAR BIT[0]
  DO_NOT_CLEAR VALUE 0x0
  CLEAR VALUE 0x1

JEITA_TOO_COLD ADDRESS 0x0062 RW
JEITA_TOO_COLD RESET_VALUE 0x3C
 THRESHOLD BIT[7:0]

JEITA_COLD ADDRESS 0x0063 RW
JEITA_COLD RESET_VALUE 0x50
 THRESHOLD BIT[7:0]

JEITA_HOT ADDRESS 0x0064 RW
JEITA_HOT RESET_VALUE 0x96
 THRESHOLD BIT[7:0]

JEITA_TOO_HOT ADDRESS 0x0065 RW
JEITA_TOO_HOT RESET_VALUE 0xAA
 THRESHOLD BIT[7:0]

ESR_GENERAL_CFG ADDRESS 0x0068 RW
ESR_GENERAL_CFG RESET_VALUE 0x01
 ESR_DEEP_TAPER_EN BIT[0]
  ESR_DEEP_TAPER_DISABLE VALUE 0x0
  ESR_DEEP_TAPER_ENABLE VALUE 0x1

ESR_PULL_DOWN_CFG ADDRESS 0x0069 RW
ESR_PULL_DOWN_CFG RESET_VALUE 0x06
 ESR_PULL_DOWN_IVAL BIT[3:2]
  ESR_MEAS_CUR_60MA VALUE 0x0
  ESR_MEAS_CUR_180MA VALUE 0x1
  ESR_MEAS_CUR_120MA VALUE 0x2
  ESR_MEAS_CUR_240MA VALUE 0x3
 ESR_PULL_DOWN_MODE BIT[1:0]
  NO_PULL_DOWN VALUE 0x0
  STATIC_PULL_DOWN VALUE 0x1
  CRG_DSC_PULL_DOWN VALUE 0x2
  DSC_PULL_DOWN VALUE 0x3

ESR_FAST_CRG_CFG ADDRESS 0x006A RW
ESR_FAST_CRG_CFG RESET_VALUE 0x04
 ESR_FAST_CRG_IVAL BIT[3:1]
  FCC300MA VALUE 0x0
  FCC600MA VALUE 0x1
  FCC1A VALUE 0x2
  FCC2A VALUE 0x3
  FCC3A VALUE 0x4
  FCC4A VALUE 0x5
  FCC5A VALUE 0x6
  FCC6A VALUE 0x7
 ESR_FAST_CRG_CTL_EN BIT[0]

BATTERY_MISSING_CFG ADDRESS 0x006B RW
BATTERY_MISSING_CFG RESET_VALUE 0x01
 BM_THERM_TH BIT[5:4]
  RES_TH_0P75_MOHM VALUE 0x0
  RES_TH_1P00_MOHM VALUE 0x1
  RES_TH_1P50_MOHM VALUE 0x2
  RES_TH_3P00_MOHM VALUE 0x3
 BM_BATT_ID_TH BIT[3:2]
  TBD_1 VALUE 0x0
  TBD_2 VALUE 0x1
  TBD_3 VALUE 0x2
  TBD_4 VALUE 0x3
 BM_FROM_THERM BIT[1]
 BM_FROM_BATT_ID BIT[0]

WATCHDOG_COUNT ADDRESS 0x0070 R
WATCHDOG_COUNT RESET_VALUE 0x00
 VALUE BIT[7:0]

WATCHDOG_CFG ADDRESS 0x0071 RW
WATCHDOG_CFG RESET_VALUE 0x00
 RESET_CAPABLE BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PET_CTRL BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ENABLE_CTRL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

IBATT_SENSING_CFG ADDRESS 0x0073 RW
IBATT_SENSING_CFG RESET_VALUE 0x00
 ADC_BITSTREAM_INV BIT[4]
  DO_NOT_INVERT VALUE 0x0
  INVERT VALUE 0x1
 SOURCE_SELECT BIT[1:0]
  BATFET VALUE 0x0
  SENSERESISTOR VALUE 0x1
  BATFET_W_SMB VALUE 0x2
  RESERVED VALUE 0x3

QNOVO_CFG ADDRESS 0x0074 RW
QNOVO_CFG RESET_VALUE 0x00
 LD_REG_FORCE_CTRL BIT[2]
  FORCE_LOW VALUE 0x0
  FORCE_HIGH VALUE 0x1
 LD_REG_CTRL BIT[1]
  LOGIC_CONTROL VALUE 0x0
  REG_CONTROL VALUE 0x1
 BIT_STREAM_CFG BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

QNOVO_SCALER ADDRESS 0x0075 RW
QNOVO_SCALER RESET_VALUE 0x00
 VALUE BIT[7:0]

CRG_SERVICES ADDRESS 0x0090 RW
CRG_SERVICES RESET_VALUE 0x00
 FG_CRG_TRM_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

VBATT_LSB ADDRESS 0x00A0 R
VBATT_LSB RESET_VALUE 0x00
 VALUE BIT[7:0]

VBATT_MSB ADDRESS 0x00A1 R
VBATT_MSB RESET_VALUE 0x00
 VALUE BIT[7:0]

IBATT_LSB ADDRESS 0x00A2 R
IBATT_LSB RESET_VALUE 0x00
 VALUE BIT[7:0]

IBATT_MSB ADDRESS 0x00A3 R
IBATT_MSB RESET_VALUE 0x00
 VALUE BIT[7:0]

ESR_LSB ADDRESS 0x00A4 R
ESR_LSB RESET_VALUE 0x00
 VALUE BIT[7:0]

ESR_MSB ADDRESS 0x00A5 R
ESR_MSB RESET_VALUE 0x00
 VALUE BIT[5:0]

VBATT_LSB_CP ADDRESS 0x00A6 R
VBATT_LSB_CP RESET_VALUE 0x00
 VALUE BIT[7:0]

VBATT_MSB_CP ADDRESS 0x00A7 R
VBATT_MSB_CP RESET_VALUE 0x00
 VALUE BIT[7:0]

IBATT_LSB_CP ADDRESS 0x00A8 R
IBATT_LSB_CP RESET_VALUE 0x00
 VALUE BIT[7:0]

IBATT_MSB_CP ADDRESS 0x00A9 R
IBATT_MSB_CP RESET_VALUE 0x00
 VALUE BIT[7:0]

ESR_LSB_CP ADDRESS 0x00AA R
ESR_LSB_CP RESET_VALUE 0x00
 VALUE BIT[7:0]

ESR_MSB_CP ADDRESS 0x00AB R
ESR_MSB_CP RESET_VALUE 0x00
 VALUE BIT[5:0]

BATT_VADC_LSB ADDRESS 0x00AC R
BATT_VADC_LSB RESET_VALUE 0x00
 VALUE BIT[7:0]

BATT_VADC_MSB ADDRESS 0x00AD R
BATT_VADC_MSB RESET_VALUE 0x00
 VALUE BIT[6:0]

BATT_IADC_LSB ADDRESS 0x00AE R
BATT_IADC_LSB RESET_VALUE 0x00
 VALUE BIT[7:0]

BATT_IADC_MSB ADDRESS 0x00AF R
BATT_IADC_MSB RESET_VALUE 0x00
 VALUE BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLE VALUE 0x0
  INT_TEST_MODE_ENABLE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 BT_TMPR_DELTA BIT[6]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 WDOG_EXP BIT[5]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 BT_ATTN BIT[4]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 BT_MISS BIT[3]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 ESR_DELTA BIT[2]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 VBT_LOW BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 VBT_PRD_DELTA BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TM_BSI ADDRESS 0x00E2 RW
TM_BSI RESET_VALUE 0x00
 BSI_DISABLE BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BSI_REG_CTRL BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BSI_IN BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BSI_OUT BIT[1]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 BSI_RPU BIT[0]

TM_BATTERY_MISSING ADDRESS 0x00E3 RW
TM_BATTERY_MISSING RESET_VALUE 0x00
 CMP_BM_FORCE_SET BIT[3]
  BATTERY_PRESENT VALUE 0x0
  BATTERY_MISSING VALUE 0x1
 CMP_BM_REG_CTRL BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 FG_BM_FORCE_SET BIT[1]
  BATTERY_PRESENT VALUE 0x0
  BATTERY_MISSING VALUE 0x1
 FG_BM_REG_CTRL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

TM_READBACK ADDRESS 0x00E4 R
TM_READBACK RESET_VALUE 0x00
 BATT_VADC_DONE BIT[4]
  CONV_RESULT_NOT_READY VALUE 0x0
  CONV_RESULT_READY VALUE 0x1
 BATT_IADC_DONE BIT[3]
  CONV_RESULT_NOT_READY VALUE 0x0
  CONV_RESULT_READY VALUE 0x1
 BM_THERM_CMP_OUT BIT[2]
  BATT_IS_PRESENT VALUE 0x0
  BATT_MISSING VALUE 0x1
 BM_BATT_ID_CMP_OUT BIT[1]
  BATT_IS_PRESENT VALUE 0x0
  BATT_MISSING VALUE 0x1

TM_MISC0 ADDRESS 0x00E5 RW
TM_MISC0 RESET_VALUE 0x20
 FORCE_SEQ_RESP_TOGGLE BIT[6]
  DO_NOT_FORCE VALUE 0x0
  FORCE VALUE 0x1
 ALG_DIRECT_VALID_DATA BIT[5]
  INVALID VALUE 0x0
  VALID VALUE 0x1
 ALG_DIRECT_MODE_EN BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BATT_VADC_CONV BIT[3]
  CONVERSION_NOT_REQUESTED VALUE 0x0
  CONVERSION_REQUESTED VALUE 0x1
 BATT_IADC_CONV BIT[2]
  CONVERSION_NOT_REQUESTED VALUE 0x0
  CONVERSION_REQUESTED VALUE 0x1
 ADC_ENABLE_REG_DRIVEN BIT[1]
  USE_LOGIC VALUE 0x0
  ENABLE_REGISTER_CTRL VALUE 0x1
 WATCHDOG_FORCE_EXP BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

TM_MISC1 ADDRESS 0x00E6 RW
TM_MISC1 RESET_VALUE 0x00
 ESR_REQ_CTL BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 ESR_REQ_CTL_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

FG_PBS_TRIG ADDRESS 0x00E8 RW
FG_PBS_TRIG RESET_VALUE 0x00
 DTEST_SEL_EN BIT[7]
  ENABLE_DTEST_FOR_PBS_DISABLE VALUE 0x0
  ENABLE_DTEST_FOR_PBS_ENABLE VALUE 0x1
 INV BIT[6]
  INVERT_DTEST_DISABLE VALUE 0x0
  INVERT_DTEST_ENABLE VALUE 0x1

FG_PBS_TRIG_STS ADDRESS 0x00E9 R
FG_PBS_TRIG_STS RESET_VALUE 0x00
 PBS_TRIG_STS BIT[0]
  LOW VALUE 0x0
  HIGH VALUE 0x1

PEEK_MUX_EN ADDRESS 0x00EA RW
PEEK_MUX_EN RESET_VALUE 0x00
 PEEK_MUX_4_CTL BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PEEK_MUX_3_CTL BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PEEK_MUX_2_CTL BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 PEEK_MUX_1_CTL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

PEEK_MUX1 ADDRESS 0x00EB RW
PEEK_MUX1 RESET_VALUE 0x00
 DTEST_SEL BIT[7:0]
  PEEK_MUX1_TRISTATE_EN VALUE 0x00
  PEEK_MUX1_DRIVE_EN VALUE 0x01

PEEK_MUX2 ADDRESS 0x00EC RW
PEEK_MUX2 RESET_VALUE 0x00
 DTEST_SEL BIT[7:0]
  PEEK_MUX2_TRISTATE_EN VALUE 0x00
  PEEK_MUX2_DRIVE_EN VALUE 0x01

PEEK_MUX3 ADDRESS 0x00ED RW
PEEK_MUX3 RESET_VALUE 0x00
 DTEST_SEL BIT[7:0]
  PEEK_MUX3_TRISTATE_EN VALUE 0x00
  PEEK_MUX3_DRIVE_EN VALUE 0x01

PEEK_MUX4 ADDRESS 0x00EE RW
PEEK_MUX4 RESET_VALUE 0x00
 DTEST_SEL BIT[7:0]
  PEEK_MUX4_TRISTATE_EN VALUE 0x00
  PEEK_MUX4_DRIVE_EN VALUE 0x01

RDBACK ADDRESS 0x00EF R
RDBACK RESET_VALUE 0x0X
 PEEK_MUX BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[3:0]
  NUMBER_OF_TRIM_REGS VALUE 0x2

BATT_ID_CURR0 ADDRESS 0x00F1 RW
BATT_ID_CURR0 RESET_VALUE 0x00
 TRIM_150_UA BIT[5:3]
 TRIM_15_UA BIT[2:0]

BATT_ID_CURR1 ADDRESS 0x00F2 RW
BATT_ID_CURR1 RESET_VALUE 0x00
 TRIM_5_UA BIT[2:0]

FG_BCL_BASE BASE 0x00004200 fg_bcladdr 31:0

 fg_bcl MODULE OFFSET=FG_BCL_BASE+0x00000000 MAX=FG_BCL_BASE+0x000000FF APRE=FG_BCL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_BCL_BASE.FG_BCL
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x12
 SUBTYPE BIT[7:0]

BCL_MONITOR_STS ADDRESS 0x0006 R
BCL_MONITOR_STS RESET_VALUE 0x00
 VBATT_CMP_SMPL_RDY BIT[6]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 VBATT_CMP_STS BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 BCNV0DN BIT[4]
  DATA_NOT_AVAILABLE VALUE 0x0
  DATA_AVAILABLE VALUE 0x1
 BSHUTDWNACK BIT[3]
  BCL_SHND_NOT_ACK VALUE 0x0
  BCL_SHND_ACK VALUE 0x1
 BDTAVAIL BIT[2]
  DATA_NOT_AVAILABLE VALUE 0x0
  DATA_AVAILABLE VALUE 0x1
 BCL_MODE_FROM_FG BIT[1]
  BCL_IS_LPM VALUE 0x0
  BCL_IS_HPM VALUE 0x1
 BCL_MODE BIT[0]
  BCL_IS_LPM VALUE 0x0
  BCL_IS_HPM VALUE 0x1

BATT_VI_MONITOR ADDRESS 0x0007 R
BATT_VI_MONITOR RESET_VALUE 0x00
 VBATT_ADC_LOW BIT[6]
  VBAT_BELOW_TH VALUE 0x0
  VBAT_ABOVE_TH VALUE 0x1
 VBATT_TOO_LOW_FLT BIT[5]
  VBAT_BELOW_TH VALUE 0x0
  VBAT_ABOVE_TH VALUE 0x1
 VBATT_TOO_LOW_RAW BIT[4]
  VBAT_BELOW_TH VALUE 0x0
  VBAT_ABOVE_TH VALUE 0x1
 VBATT_LOW_FLT BIT[3]
  VBAT_BELOW_TH VALUE 0x0
  VBAT_ABOVE_TH VALUE 0x1
 VBATT_LOW_RAW BIT[2]
  VBAT_BELOW_TH VALUE 0x0
  VBAT_ABOVE_TH VALUE 0x1
 IBATT_TOO_HIGH BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 IBATT_HIGH BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

LMH_STS0 ADDRESS 0x0008 R
LMH_STS0 RESET_VALUE 0x00
 LMH_LEVEL_2 BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_LEVEL_1 BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_LEVEL_0 BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_SYSOK BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_OFF BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

LMH_STS1 ADDRESS 0x0009 R
LMH_STS1 RESET_VALUE 0x00
 LMH_BAN_CRG BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_BAN_FLASH BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_BAN_WIL BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_BAN_PBS BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

BAN_STS ADDRESS 0x000A R
BAN_STS RESET_VALUE 0x00
 BAN_SRC_VBATT_TL BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BAN_SRC_IBATT_TH BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BAN_PIN_STS BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BATT_ALARM BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

BATFET_OPEN_STS ADDRESS 0x000B R
BATFET_OPEN_STS RESET_VALUE 0x00
 BTF_OPEN_SRC_VBATT BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BTF_OPEN_SRC_IBATT BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BTF_OPEN_ACK_CRG BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BTF_OPEN_PBS BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BTF_OPEN BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BTF_OPEN_RAW BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 TRPN BIT[5]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 VBT_TLO_CMP BIT[4]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 VBT_LO_CMP BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 VBT_LO_ADC BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 IBT_THI BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 IBT_HI BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 TRPN BIT[5]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 VBT_TLO_CMP BIT[4]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 VBT_LO_CMP BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 VBT_LO_ADC BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 IBT_THI BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 IBT_HI BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 TRPN BIT[5]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VBT_TLO_CMP BIT[4]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VBT_LO_CMP BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VBT_LO_ADC BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 IBT_THI BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 IBT_HI BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 TRPN BIT[5]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VBT_TLO_CMP BIT[4]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VBT_LO_CMP BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VBT_LO_ADC BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 IBT_THI BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 IBT_HI BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
 TRPN BIT[5]
 VBT_TLO_CMP BIT[4]
 VBT_LO_CMP BIT[3]
 VBT_LO_ADC BIT[2]
 IBT_THI BIT[1]
 IBT_HI BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 TRPN BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VBT_TLO_CMP BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VBT_LO_CMP BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VBT_LO_ADC BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 IBT_THI BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 IBT_HI BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 TRPN BIT[5]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VBT_TLO_CMP BIT[4]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VBT_LO_CMP BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VBT_LO_ADC BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 IBT_THI BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 IBT_HI BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 TRPN BIT[5]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 VBT_TLO_CMP BIT[4]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 VBT_LO_CMP BIT[3]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 VBT_LO_ADC BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 IBT_THI BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 IBT_HI BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 TRPN BIT[5]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 VBT_TLO_CMP BIT[4]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 VBT_LO_CMP BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 VBT_LO_ADC BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 IBT_THI BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 IBT_HI BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 BCLEN BIT[7]
  BCL_MONITORING_DISABLE VALUE 0x0
  BCL_MONITORING_ENABLE VALUE 0x1

CLEAR_CTLS ADDRESS 0x0048 RW
CLEAR_CTLS RESET_VALUE 0x00
 BTALRMLOGCLR BIT[6]
  DO_NOT_CLEAR_LOG VALUE 0x0
  CLEAR_LOG VALUE 0x1
 IBAT_MAX_CLEAR BIT[3]
 VBAT_MIN_CLEAR BIT[2]
 BCLRALLX BIT[0]
  PRESERVE_ALL_TIMER VALUE 0x0
  CLEAR_ALL_TIMERS VALUE 0x1

IBATT_DGL_CTLS ADDRESS 0x004E RW
IBATT_DGL_CTLS RESET_VALUE 0x00
 IB_TH_DRV_OUT BIT[6:5]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 IB_TH_CLRDX BIT[4]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1
 IB_H_DRV_OUT BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 IB_H_CLRDX BIT[0]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1

VBATT_ADC_DX_DGL_CTLS ADDRESS 0x0050 RW
VBATT_ADC_DX_DGL_CTLS RESET_VALUE 0x00
 DRV_OUT BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 CLRDX BIT[0]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1

VBATT_IRQ_DX_DGL_CTLS ADDRESS 0x0051 RW
VBATT_IRQ_DX_DGL_CTLS RESET_VALUE 0x00
 VB_TL_IRQ_DRV_OUT BIT[6:5]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 VB_TL_IRQ_CLRDX BIT[4]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1
 VB_L_IRQ_DRV_OUT BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 VB_L_IRQ_CLRDX BIT[0]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1

VBATT_CMP_AX_DGL_CTLS ADDRESS 0x0052 RW
VBATT_CMP_AX_DGL_CTLS RESET_VALUE 0x00
 VB_TL_DRV_OUT BIT[6:5]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 VB_TL_CLRAX BIT[4]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1
 VB_L_DRV_OUT BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 VB_L_CLRAX BIT[0]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1

VBATT_CMP_DX_DGL_CTLS ADDRESS 0x0053 RW
VBATT_CMP_DX_DGL_CTLS RESET_VALUE 0x00
 VB_TL_DRV_OUT BIT[6:5]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 VB_TL_CLRDX BIT[4]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1
 VB_L_DRV_OUT BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 VB_L_CLRDX BIT[0]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1

BAN_AX_DGL_CTLS ADDRESS 0x0055 RW
BAN_AX_DGL_CTLS RESET_VALUE 0x00
 VB_TL_DRV_OUT BIT[6:5]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 VB_TL_CLRAX BIT[4]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1
 IB_TH_DRV_OUT BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 IB_TH_CLRAX BIT[0]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1

BAN_DX_DGL_CTLS ADDRESS 0x0056 RW
BAN_DX_DGL_CTLS RESET_VALUE 0x00
 BAN_DRV_OUT BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 BAN_CLRDX BIT[0]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1

BCL_SLEEP_DGL_CTLS ADDRESS 0x0057 RW
BCL_SLEEP_DGL_CTLS RESET_VALUE 0x00
 DRV_OUT_DX BIT[6:5]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 CLRDX BIT[4]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1
 DRV_OUT_AX BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 CLRAX BIT[0]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1

VBATT ADDRESS 0x0058 R
VBATT RESET_VALUE 0xXX
 VALUE BIT[7:0]

IBATT ADDRESS 0x0059 R
IBATT RESET_VALUE 0xXX
 VALUE BIT[7:0]

VBAT_CP ADDRESS 0x005A R
VBAT_CP RESET_VALUE 0xXX
 STS BIT[7:0]

IBAT_CP ADDRESS 0x005B R
IBAT_CP RESET_VALUE 0xXX
 STS BIT[7:0]

VBAT_MIN ADDRESS 0x005C R
VBAT_MIN RESET_VALUE 0xXX
 STS BIT[7:0]

IBAT_MAX ADDRESS 0x005D R
IBAT_MAX RESET_VALUE 0xXX
 VALUE BIT[7:0]

VBAT_MIN_CP ADDRESS 0x005E R
VBAT_MIN_CP RESET_VALUE 0xXX
 STS BIT[7:0]

IBAT_MAX_CP ADDRESS 0x005F R
IBAT_MAX_CP RESET_VALUE 0xXX
 STS BIT[7:0]

IBAT_PARTIAL_0 ADDRESS 0x0060 R
IBAT_PARTIAL_0 RESET_VALUE 0xXX
 STS BIT[7:0]

IBAT_PARTIAL_1 ADDRESS 0x0061 R
IBAT_PARTIAL_1 RESET_VALUE 0xXX
 STS BIT[7:0]

IBAT_PARTIAL_0_CP ADDRESS 0x0062 R
IBAT_PARTIAL_0_CP RESET_VALUE 0xXX
 STS BIT[7:0]

IBAT_PARTIAL_1_CP ADDRESS 0x0063 R
IBAT_PARTIAL_1_CP RESET_VALUE 0xXX
 STS BIT[7:0]

VBAT_PARTIAL_0 ADDRESS 0x0064 R
VBAT_PARTIAL_0 RESET_VALUE 0xXX
 STS BIT[7:0]

VBAT_PARTIAL_1 ADDRESS 0x0065 R
VBAT_PARTIAL_1 RESET_VALUE 0xXX
 STS BIT[7:0]

VBAT_PARTIAL_0_CP ADDRESS 0x0066 R
VBAT_PARTIAL_0_CP RESET_VALUE 0xXX
 STS BIT[7:0]

VBAT_PARTIAL_1_CP ADDRESS 0x0067 R
VBAT_PARTIAL_1_CP RESET_VALUE 0xXX
 STS BIT[7:0]

BCL_CFG ADDRESS 0x006A RW
BCL_CFG RESET_VALUE 0xA1
 BGOCEN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BCL_HALT_ON_BTFTOP BIT[6]
 BSHUTDWNRQ BIT[5]
  BCL_SHND_NOT_REQ VALUE 0x0
  BCL_SHND_REQUESTED VALUE 0x1
 VBTCMPCTL BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 VBTCMPCTLARB BIT[3]
  USE_LOGIC VALUE 0x0
  USE_REGISTER VALUE 0x1
 BCNVCTL BIT[2]
  BCL_MONITORING_DISABLE VALUE 0x0
  BCL_MONITORING_ENABLE VALUE 0x1
 BCNVCTLEN BIT[1]
  DISABLE_REG_CTRL VALUE 0x0
  ENABLE_BCL_REG_CTRL VALUE 0x1
 BCNVRREN BIT[0]
  DISABLE_BCL_IN_RR VALUE 0x0
  ENABLE_BCL_IN_RR VALUE 0x1

VBAT_CMP_CFG ADDRESS 0x0070 RW
VBAT_CMP_CFG RESET_VALUE 0x00
 SLEEP_CFG BIT[2]
  DISABLE_ON_ADC VALUE 0x0
  ENABLE_ON_ADC VALUE 0x1
 HYST_CTL BIT[1:0]
  HYST_13P6PCT VALUE 0x0
  HYST_8P7PCT VALUE 0x1
  HYST_4P2PCT VALUE 0x2
  HYST_0PCT VALUE 0x3

VBAT_ADC_LOW ADDRESS 0x0072 RW
VBAT_ADC_LOW RESET_VALUE 0x28
 THR BIT[7:0]

VBAT_LOW ADDRESS 0x0075 RW
VBAT_LOW RESET_VALUE 0x06
 THR BIT[2:0]
  V_2P5 VALUE 0x0
  V_2P6 VALUE 0x1
  V_2P7 VALUE 0x2
  V_2P8 VALUE 0x3
  V_2P9 VALUE 0x4
  V_3 VALUE 0x5
  V_3P1 VALUE 0x6
  V_3P2 VALUE 0x7

VBAT_TOO_LOW ADDRESS 0x0076 RW
VBAT_TOO_LOW RESET_VALUE 0x02
 THR BIT[2:0]
  TV_2P4 VALUE 0x0
  TV_2P5 VALUE 0x1
  TV_2P6 VALUE 0x2
  TV_2P7 VALUE 0x3
  TV_2P8 VALUE 0x4
  TV_2P9 VALUE 0x5
  TV_3 VALUE 0x6
  TV_3P1 VALUE 0x7

IBATT_HIGH ADDRESS 0x0078 RW
IBATT_HIGH RESET_VALUE 0x2C
 THR BIT[7:0]

IBATT_TOO_HIGH ADDRESS 0x0079 RW
IBATT_TOO_HIGH RESET_VALUE 0x39
 THR BIT[7:0]

IBATT_TOO_HIGH_STS ADDRESS 0x007A R
IBATT_TOO_HIGH_STS RESET_VALUE 0x39
 THR BIT[7:0]

IBATT_TOO_HIGH_MIN_STS ADDRESS 0x007B R
IBATT_TOO_HIGH_MIN_STS RESET_VALUE 0x00
 THR BIT[7:0]

IBATT_H_CFG ADDRESS 0x0080 RW
IBATT_H_CFG RESET_VALUE 0xA0
 DX_DGL_SET_DELAY BIT[7:4]
  MS_0 VALUE 0x0
  MS_1P2 VALUE 0x1
  MS_2P4 VALUE 0x2
  MS_4P8 VALUE 0x3
  MS_10 VALUE 0x4
  MS_20 VALUE 0x5
  MS_40 VALUE 0x6
  MS_60 VALUE 0x7
  MS_80 VALUE 0x8
  MS_100 VALUE 0x9
  MS_120 VALUE 0xA
  MS_140 VALUE 0xB
  MS_160 VALUE 0xC
  MS_163 VALUE 0xD
  MS_00 VALUE 0xE
  MS_000 VALUE 0xF

IBATT_TH_CFG ADDRESS 0x0081 RW
IBATT_TH_CFG RESET_VALUE 0xA0
 DX_DGL_SET_DELAY BIT[7:4]
  MS_0 VALUE 0x0
  MS_1P2 VALUE 0x1
  MS_2P4 VALUE 0x2
  MS_4P8 VALUE 0x3
  MS_10 VALUE 0x4
  MS_20 VALUE 0x5
  MS_40 VALUE 0x6
  MS_60 VALUE 0x7
  MS_80 VALUE 0x8
  MS_100 VALUE 0x9
  MS_120 VALUE 0xA
  MS_140 VALUE 0xB
  MS_160 VALUE 0xC
  MS_163 VALUE 0xD
  MS_00 VALUE 0xE
  MS_000 VALUE 0xF

VBATT_ADC_CFG ADDRESS 0x0084 RW
VBATT_ADC_CFG RESET_VALUE 0xA0
 DX_DGL_SET_DELAY BIT[7:4]
  MS_0 VALUE 0x0
  MS_1P2 VALUE 0x1
  MS_2P4 VALUE 0x2
  MS_4P8 VALUE 0x3
  MS_10 VALUE 0x4
  MS_20 VALUE 0x5
  MS_40 VALUE 0x6
  MS_60 VALUE 0x7
  MS_80 VALUE 0x8
  MS_100 VALUE 0x9
  MS_120 VALUE 0xA
  MS_140 VALUE 0xB
  MS_160 VALUE 0xC
  MS_163 VALUE 0xD
  MS_00 VALUE 0xE
  MS_000 VALUE 0xF

VBATT_L_CFG ADDRESS 0x0086 RW
VBATT_L_CFG RESET_VALUE 0x66
 DX_DGL_SET_DELAY BIT[7:4]
  US_0 VALUE 0x0
  US_10 VALUE 0x1
  US_20 VALUE 0x2
  US_40 VALUE 0x3
  US_80 VALUE 0x4
  US_160 VALUE 0x5
  US_240 VALUE 0x6
  US_315 VALUE 0x7
 AX_DGL_SET_DELAY BIT[3:0]
  US_0 VALUE 0x0
  US_10 VALUE 0x1
  US_20 VALUE 0x2
  US_40 VALUE 0x3
  US_80 VALUE 0x4
  US_160 VALUE 0x5
  US_240 VALUE 0x6
  US_315 VALUE 0x7

VBATT_L_INT_CFG ADDRESS 0x0087 RW
VBATT_L_INT_CFG RESET_VALUE 0xA0
 DX_DGL_SET_DELAY BIT[7:4]
  MS_0 VALUE 0x0
  MS_1P2 VALUE 0x1
  MS_2P4 VALUE 0x2
  MS_4P8 VALUE 0x3
  MS_10 VALUE 0x4
  MS_20 VALUE 0x5
  MS_40 VALUE 0x6
  MS_60 VALUE 0x7
  MS_80 VALUE 0x8
  MS_100 VALUE 0x9
  MS_120 VALUE 0xA
  MS_140 VALUE 0xB
  MS_160 VALUE 0xC
  MS_163 VALUE 0xD
  MS_00 VALUE 0xE
  MS_000 VALUE 0xF

VBATT_TL_CFG ADDRESS 0x0088 RW
VBATT_TL_CFG RESET_VALUE 0x33
 DX_DGL_SET_DELAY BIT[7:4]
  AX_0_US VALUE 0x0
  AX_10_US VALUE 0x1
  AX_20_US VALUE 0x2
  AX_40_US VALUE 0x3
  AX_80_US VALUE 0x4
  AX_160_US VALUE 0x5
  AX_240_US VALUE 0x6
  AX_315_US VALUE 0x7
  AX_0P0_US VALUE 0x8
  AX_0P00_US VALUE 0x9
  AX_0P000_US VALUE 0xA
  AX_0P0000_US VALUE 0xB
  AX_0P00000_US VALUE 0xC
  AX_0P000000_US VALUE 0xD
  AX_0P0000000_US VALUE 0xE
  AX_0P00000000_US VALUE 0xF
 AX_DGL_SET_DELAY BIT[3:0]
  AX_0_US VALUE 0x0
  AX_10_US VALUE 0x1
  AX_20_US VALUE 0x2
  AX_40_US VALUE 0x3
  AX_80_US VALUE 0x4
  AX_160_US VALUE 0x5
  AX_240_US VALUE 0x6
  AX_315_US VALUE 0x7
  AX_0P0_US VALUE 0x8
  AX_0P00_US VALUE 0x9
  AX_0P000_US VALUE 0xA
  AX_0P0000_US VALUE 0xB
  AX_0P00000_US VALUE 0xC
  AX_0P000000_US VALUE 0xD
  AX_0P0000000_US VALUE 0xE
  AX_0P00000000_US VALUE 0xF

VBATT_TL_INT_CFG ADDRESS 0x0089 RW
VBATT_TL_INT_CFG RESET_VALUE 0xA0
 DX_DGL_SET_DELAY BIT[7:4]
  MS_0 VALUE 0x0
  MS_1P2 VALUE 0x1
  MS_2P4 VALUE 0x2
  MS_4P8 VALUE 0x3
  MS_10 VALUE 0x4
  MS_20 VALUE 0x5
  MS_40 VALUE 0x6
  MS_60 VALUE 0x7
  MS_80 VALUE 0x8
  MS_100 VALUE 0x9
  MS_120 VALUE 0xA
  MS_140 VALUE 0xB
  MS_160 VALUE 0xC
  MS_163 VALUE 0xD
  MS_00 VALUE 0xE
  MS_000 VALUE 0xF

SLEEP_CFG ADDRESS 0x0090 RW
SLEEP_CFG RESET_VALUE 0x44
 DX_DGL_SET_DELAY BIT[7:4]
  MS_0 VALUE 0x0
  MS_1P2 VALUE 0x1
  MS_2P4 VALUE 0x2
  MS_4P8 VALUE 0x3
  MS_10 VALUE 0x4
  MS_20 VALUE 0x5
  MS_40 VALUE 0x6
  MS_60 VALUE 0x7
  MS_80 VALUE 0x8
  MS_100 VALUE 0x9
  MS_120 VALUE 0xA
  MS_140 VALUE 0xB
  MS_160 VALUE 0xC
  MS_163 VALUE 0xD
  MS_00 VALUE 0xE
  MS_000 VALUE 0xF
 AX_DGL_SET_DELAY BIT[3:0]
  MS_0 VALUE 0x0
  MS_1P2 VALUE 0x1
  MS_2P4 VALUE 0x2
  MS_4P8 VALUE 0x3
  MS_10 VALUE 0x4
  MS_20 VALUE 0x5
  MS_40 VALUE 0x6
  MS_60 VALUE 0x7
  MS_80 VALUE 0x8
  MS_100 VALUE 0x9
  MS_120 VALUE 0xA
  MS_140 VALUE 0xB
  MS_160 VALUE 0xC
  MS_163 VALUE 0xD
  MS_00 VALUE 0xE
  MS_000 VALUE 0xF

BAN_TIMING_AX_DGL ADDRESS 0x0091 RW
BAN_TIMING_AX_DGL RESET_VALUE 0x44
 VBATT_TOO_HIGH_DELAY BIT[7:4]
  AX_0_MS VALUE 0x0
  AX_1_MS VALUE 0x1
  AX_2_MS VALUE 0x2
  AX_3_MS VALUE 0x3
  AX_4_MS VALUE 0x4
  AX_5_MS VALUE 0x5
  AX_6_MS VALUE 0x6
  AX_7_MS VALUE 0x7
  AX_8_MS VALUE 0x8
  AX_9_MS VALUE 0x9
  AX_10_MS VALUE 0xA
  AX_11_MS VALUE 0xB
  AX_12_MS VALUE 0xC
  AX_13_MS VALUE 0xD
  AX_14_MS VALUE 0xE
  AX_15_MS VALUE 0xF
 IBATT_TOO_HIGH_DELAY BIT[3:0]
  AX_0_MS VALUE 0x0
  AX_1_MS VALUE 0x1
  AX_2_MS VALUE 0x2
  AX_3_MS VALUE 0x3
  AX_4_MS VALUE 0x4
  AX_5_MS VALUE 0x5
  AX_6_MS VALUE 0x6
  AX_7_MS VALUE 0x7
  AX_8_MS VALUE 0x8
  AX_9_MS VALUE 0x9
  AX_10_MS VALUE 0xA
  AX_11_MS VALUE 0xB
  AX_12_MS VALUE 0xC
  AX_13_MS VALUE 0xD
  AX_14_MS VALUE 0xE
  AX_15_MS VALUE 0xF

BAN_TIMING_DX ADDRESS 0x0092 RW
BAN_TIMING_DX RESET_VALUE 0x08
 BAN_ASSERT_LOW_STRETCH BIT[3:0]
  MS_0 VALUE 0x0
  MS_1P2 VALUE 0x1
  MS_2P4 VALUE 0x2
  MS_4P8 VALUE 0x3
  MS_10 VALUE 0x4
  MS_20 VALUE 0x5
  MS_40 VALUE 0x6
  MS_60 VALUE 0x7
  MS_80 VALUE 0x8
  MS_100 VALUE 0x9
  MS_120 VALUE 0xA
  MS_140 VALUE 0xB
  MS_160 VALUE 0xC
  MS_163 VALUE 0xD
  MS_00 VALUE 0xE
  MS_000 VALUE 0xF

LMH_FSM ADDRESS 0x00A0 R
LMH_FSM RESET_VALUE 0x00
 STATE BIT[3:0]
  LMHIDLEST VALUE 0x0
  LMHSYSOKST VALUE 0x1
  LMHLVL0ST VALUE 0x2
  LMHLVL1ST VALUE 0x3
  LMHLVL2ST VALUE 0x4
  LMHLVL0CNTST VALUE 0xA
  LMHLVL1CNTST VALUE 0xB
  LMHLVL2CNTST VALUE 0xC

LMH_FROM_BOB ADDRESS 0x00A1 R
LMH_FROM_BOB RESET_VALUE 0x00
 LMH_LEVEL_2 BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_LEVEL_1 BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_LEVEL_0 BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

LMH_FROM_FLASH ADDRESS 0x00A2 R
LMH_FROM_FLASH RESET_VALUE 0x00
 LMH_LEVEL_2 BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_LEVEL_1 BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_LEVEL_0 BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

LMH_CFG ADDRESS 0x00A3 RW
LMH_CFG RESET_VALUE 0x00
 LMH_TM_ENC BIT[1]
  ONE_HOT VALUE 0x0
  THERMOMETER_ENC VALUE 0x1
 LMH_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

LMH_DELAY_0 ADDRESS 0x00A4 RW
LMH_DELAY_0 RESET_VALUE 0x05
 LMH_LVL0_ST_EXIT_DGL BIT[3:0]
  DX_0_MS VALUE 0x0
  DX_1P2_MS VALUE 0x1
  DX_2P4_MS VALUE 0x2
  DX_4P8_MS VALUE 0x3
  DX_10_MS VALUE 0x4
  DX_20_MS VALUE 0x5
  DX_40_MS VALUE 0x6
  DX_60_MS VALUE 0x7
  DX_80_MS VALUE 0x8
  DX_100_MS VALUE 0x9
  DX_120_MS VALUE 0xA
  DX_140_MS VALUE 0xB
  DX_160_MS VALUE 0xC
  DX_163P4_MS VALUE 0xD
  DX_0P0_MS VALUE 0xE
  DX_0P00_MS VALUE 0xF

LMH_DELAY_1 ADDRESS 0x00A5 RW
LMH_DELAY_1 RESET_VALUE 0x07
 LMH_LVL1_ST_EXIT_DGL BIT[3:0]
  DX_0_MS VALUE 0x0
  DX_1P2_MS VALUE 0x1
  DX_2P4_MS VALUE 0x2
  DX_4P8_MS VALUE 0x3
  DX_10_MS VALUE 0x4
  DX_20_MS VALUE 0x5
  DX_40_MS VALUE 0x6
  DX_60_MS VALUE 0x7
  DX_80_MS VALUE 0x8
  DX_100_MS VALUE 0x9
  DX_120_MS VALUE 0xA
  DX_140_MS VALUE 0xB
  DX_160_MS VALUE 0xC
  DX_163P4_MS VALUE 0xD
  DX_0P0_MS VALUE 0xE
  DX_0P00_MS VALUE 0xF

LMH_DELAY_2 ADDRESS 0x00A6 RW
LMH_DELAY_2 RESET_VALUE 0x0B
 LMH_LVL2_ST_EXIT_DGL BIT[3:0]
  DX_0_MS VALUE 0x0
  DX_1P2_MS VALUE 0x1
  DX_2P4_MS VALUE 0x2
  DX_4P8_MS VALUE 0x3
  DX_10_MS VALUE 0x4
  DX_20_MS VALUE 0x5
  DX_40_MS VALUE 0x6
  DX_60_MS VALUE 0x7
  DX_80_MS VALUE 0x8
  DX_100_MS VALUE 0x9
  DX_120_MS VALUE 0xA
  DX_140_MS VALUE 0xB
  DX_160_MS VALUE 0xC
  DX_163P4_MS VALUE 0xD
  DX_0P0_MS VALUE 0xE
  DX_0P00_MS VALUE 0xF

LMH_SLCT_MTGT_PBS ADDRESS 0x00A7 RW
LMH_SLCT_MTGT_PBS RESET_VALUE 0x00
 SELECT_MITIGATION BIT[2:0]
  LMHDRV0 VALUE 0x0
  LMHLVL0 VALUE 0x1
  LMHLVL1 VALUE 0x2
  LMHLVL2 VALUE 0x3
  LMHBANDRV VALUE 0x4
  LMHBANPIN VALUE 0x5
  LMHDRV1 VALUE 0x6

LMH_SLCT_MTGT_WIL ADDRESS 0x00A8 RW
LMH_SLCT_MTGT_WIL RESET_VALUE 0x03
 SELECT_MITIGATION BIT[2:0]
  LMHDRV0 VALUE 0x0
  LMHLVL0 VALUE 0x1
  LMHLVL1 VALUE 0x2
  LMHLVL2 VALUE 0x3
  LMHBANDRV VALUE 0x4
  LMHBANPIN VALUE 0x5
  LMHDRV1 VALUE 0x6

LMH_SLCT_MTGT_FLASH ADDRESS 0x00A9 RW
LMH_SLCT_MTGT_FLASH RESET_VALUE 0x03
 SELECT_MITIGATION BIT[2:0]
  LMHDRV0 VALUE 0x0
  LMHLVL0 VALUE 0x1
  LMHLVL1 VALUE 0x2
  LMHLVL2 VALUE 0x3
  LMHBANDRV VALUE 0x4
  LMHBANPIN VALUE 0x5
  LMHDRV1 VALUE 0x6

LMH_SLCT_MTGT_CRG ADDRESS 0x00AA RW
LMH_SLCT_MTGT_CRG RESET_VALUE 0x05
 SELECT_MITIGATION BIT[2:0]
  LMHDRV0 VALUE 0x0
  LMHLVL0 VALUE 0x1
  LMHLVL1 VALUE 0x2
  LMHLVL2 VALUE 0x3
  LMHBANDRV VALUE 0x4
  LMHBANPIN VALUE 0x5
  LMHDRV1 VALUE 0x6

LMH_BOB_DGL ADDRESS 0x00AB RW
LMH_BOB_DGL RESET_VALUE 0x03
 AX_DGL_SET_DELAY BIT[3:0]
  US_0 VALUE 0x0
  US_10 VALUE 0x1
  US_20 VALUE 0x2
  US_40 VALUE 0x3
  US_80 VALUE 0x4
  US_160 VALUE 0x5
  US_240 VALUE 0x6
  US_315 VALUE 0x7

LMH_BOB_DGL_CTL ADDRESS 0x00AC RW
LMH_BOB_DGL_CTL RESET_VALUE 0x00
 DRV_OUT_AX BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 CLRAX BIT[0]
  DO_NOT_CLEAR_DEGLITCHER VALUE 0x0
  CLEAR_DEGLITCHER_TIMER VALUE 0x1

TREPN_STS ADDRESS 0x00B0 R
TREPN_STS RESET_VALUE 0x00
 TRPNMISS BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 TRPNDTAVAIL BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

TREPN_CFG ADDRESS 0x00B2 RW
TREPN_CFG RESET_VALUE 0x00
 TREN_ENABLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

TREPN_RD_CFG ADDRESS 0x00B3 RW
TREPN_RD_CFG RESET_VALUE 0x00
 ACCUMULATION_COUNTER BIT[7:0]

TREPN_RD_CTL ADDRESS 0x00B4 RW
TREPN_RD_CTL RESET_VALUE 0x00
 DATA_MISSING_CLEAR BIT[1]
  DO_NOT_CLEAR VALUE 0x0
  CLEAR VALUE 0x1
 FINAL_VALUE_LOCK BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

TREPN_IBATT_LSB ADDRESS 0x00B6 R
TREPN_IBATT_LSB RESET_VALUE 0x00
 FINAL_VALUE BIT[7:0]

TREPN_IBATT_MSB ADDRESS 0x00B7 R
TREPN_IBATT_MSB RESET_VALUE 0x00
 FINAL_VALUE BIT[7:0]

TREPN_IB_LIVE_LSB ADDRESS 0x00B8 R
TREPN_IB_LIVE_LSB RESET_VALUE 0x00
 VALUE BIT[7:0]

TREPN_IB_LIVE_MSB ADDRESS 0x00B9 R
TREPN_IB_LIVE_MSB RESET_VALUE 0x00
 VALUE BIT[7:0]

TREPN_SAMPLE_COUNT ADDRESS 0x00BA R
TREPN_SAMPLE_COUNT RESET_VALUE 0x00
 VALUE BIT[7:0]

BATFET_OPEN_CFG ADDRESS 0x00C0 RW
BATFET_OPEN_CFG RESET_VALUE 0x00
 BTFTOPRV_LOG_CLR BIT[2]
 BTFTOPRV_PBS_EN BIT[1]
 BTFTOPRV_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BATFET_OPEN_AX_CTL ADDRESS 0x00C1 RW
BATFET_OPEN_AX_CTL RESET_VALUE 0x68
 SLCTDLY BIT[6:3]
  MS_0 VALUE 0x0
  MS_1P2 VALUE 0x1
  MS_2P4 VALUE 0x2
  MS_4P8 VALUE 0x3
  MS_10 VALUE 0x4
  MS_20 VALUE 0x5
  MS_40 VALUE 0x6
  MS_60 VALUE 0x7
  MS_80 VALUE 0x8
  MS_100 VALUE 0x9
  MS_120 VALUE 0xA
  MS_140 VALUE 0xB
  MS_160 VALUE 0xC
  MS_163 VALUE 0xD
  MS_00 VALUE 0xE
  MS_000 VALUE 0xF
 DRV_OUT BIT[2:1]
  DO_NOT_FORCE_OUTPUT VALUE 0x0
  FORCE_OUTPUT_0 VALUE 0x1
  FORCE_OUTPUT_1 VALUE 0x2
  ILLEGAL_FORCING VALUE 0x3
 CLRAX BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

BATFET_OPEN_PX_CTL ADDRESS 0x00C2 RW
BATFET_OPEN_PX_CTL RESET_VALUE 0x00
 ENPX BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DRV1 BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

X_CTL0_CFG ADDRESS 0x00C4 RW
X_CTL0_CFG RESET_VALUE 0x00
 EN BIT[0]
  NORMAL_OPERATION VALUE 0x0
  FORCE VALUE 0x1

X_CTL1_CFG ADDRESS 0x00C5 RW
X_CTL1_CFG RESET_VALUE 0x00
 LCK BIT[0]
  NORMAL_OPERATION VALUE 0x0
  FORCE VALUE 0x1

X_CTL1_STS ADDRESS 0x00C6 R
X_CTL1_STS RESET_VALUE 0x00
 LCK BIT[0]
  NORMAL_OPERATION VALUE 0x0
  FORCE VALUE 0x1

IBT_THI_MIN_CFG ADDRESS 0x00C7 RW
IBT_THI_MIN_CFG RESET_VALUE 0x00
 THR BIT[7:0]

IBT_THI_MIN_ACS_CFG ADDRESS 0x00C8 RW
IBT_THI_MIN_ACS_CFG RESET_VALUE 0x00
 LCK BIT[0]

IBT_THI_MIN_ACS_STS ADDRESS 0x00C9 R
IBT_THI_MIN_ACS_STS RESET_VALUE 0x00
 LCK BIT[0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 BCL_BUS_ERR BIT[6]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 TRPN BIT[5]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 VBT_TLO_CMP BIT[4]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 VBT_LO_CMP BIT[3]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 VBT_LO_ADC BIT[2]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 IBT_THI BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 IBT_HI BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TM_LMH_IDSS ADDRESS 0x00E2 RW
TM_LMH_IDSS RESET_VALUE 0x00
 LMH_FORCE_LEVEL2 BIT[3]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 LMH_FORCE_LEVEL1 BIT[2]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 LMH_FORCE_LEVEL0 BIT[1]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 LMH_REG_DRIVEN BIT[0]
  USE_LOGIC VALUE 0x0
  ENABLE_REGISTER_CTRL VALUE 0x1

TM_LMH_IDSS_STS ADDRESS 0x00E3 R
TM_LMH_IDSS_STS RESET_VALUE 0x00
 LMH_LEVEL_2 BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_LEVEL_1 BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 LMH_LEVEL_0 BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

TM_LMH_BOB ADDRESS 0x00E4 RW
TM_LMH_BOB RESET_VALUE 0x00
 LMH_FORCE_LEVEL2 BIT[3]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 LMH_FORCE_LEVEL1 BIT[2]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 LMH_FORCE_LEVEL0 BIT[1]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 LMH_REG_DRIVEN BIT[0]
  USE_LOGIC VALUE 0x0
  ENABLE_REGISTER_CTRL VALUE 0x1

TM_LMH_FLASH ADDRESS 0x00E5 RW
TM_LMH_FLASH RESET_VALUE 0x00
 LMH_FORCE_LEVEL2 BIT[3]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 LMH_FORCE_LEVEL1 BIT[2]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 LMH_FORCE_LEVEL0 BIT[1]
  LOW VALUE 0x0
  HIGH VALUE 0x1
 LMH_REG_DRIVEN BIT[0]
  USE_LOGIC VALUE 0x0
  ENABLE_REGISTER_CTRL VALUE 0x1

TM_BCL_ADC ADDRESS 0x00E6 RW
TM_BCL_ADC RESET_VALUE 0x00
 BCL_VBATT_CMP_FRC BIT[3]
  NO_FORCE VALUE 0x0
  FORCE_1 VALUE 0x1
 BCL_VADC_CONV BIT[2]
  CONVERSION_NOT_REQUESTED VALUE 0x0
  CONVERSION_REQUESTED VALUE 0x1
 BCL_IADC_CONV BIT[1]
  CONVERSION_NOT_REQUESTED VALUE 0x0
  CONVERSION_REQUESTED VALUE 0x1
 ADC_ENABLE_REG_DRIVEN BIT[0]
  USE_LOGIC VALUE 0x0
  ENABLE_REGISTER_CTRL VALUE 0x1

TM_BCL_IADC ADDRESS 0x00E7 R
TM_BCL_IADC RESET_VALUE 0x00
 CONV_DONE BIT[7]
  CONVERSION_IN_PROGRESS VALUE 0x0
  CONVERSION_DONE VALUE 0x1
 VALUE BIT[6:0]

TM_BCL_VADC ADDRESS 0x00E8 R
TM_BCL_VADC RESET_VALUE 0x00
 CONV_DONE BIT[7]
  CONVERSION_IN_PROGRESS VALUE 0x0
  CONVERSION_DONE VALUE 0x1
 VALUE BIT[6:0]

TM_BATFET_OPEN ADDRESS 0x00E9 RW
TM_BATFET_OPEN RESET_VALUE 0x00
 BATFET_OPEN_CTL BIT[1]
  BETFET_CLOSED VALUE 0x0
  BATFET_OPEN_REQUESTED VALUE 0x1
 BATFET_OPEN_REG_DRIVEN BIT[0]
  USE_LOGIC VALUE 0x0
  ENABLE_REGISTER_CTRL VALUE 0x1

TM_BCL_MODE ADDRESS 0x00EA RW
TM_BCL_MODE RESET_VALUE 0x00
 BCL_MODE BIT[1]
  BCL_IS_LPM VALUE 0x0
  BCL_IS_HPM VALUE 0x1
 BCL_MODE_FROM_FG BIT[0]
  USE_LOGIC VALUE 0x0
  USE_REGISTER VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 TRIM_NUM BIT[3:0]

BCL_V_GAIN_BATT_TRIM ADDRESS 0x00F1 RW
BCL_V_GAIN_BATT_TRIM RESET_VALUE 0x00
 VAL BIT[7:0]

BCL_I_GAIN_RSENSE_TRIM ADDRESS 0x00F2 RW
BCL_I_GAIN_RSENSE_TRIM RESET_VALUE 0x00
 VAL BIT[7:0]

BCL_I_GAIN_BATFET_TRIM ADDRESS 0x00F3 RW
BCL_I_GAIN_BATFET_TRIM RESET_VALUE 0x00
 VAL BIT[7:0]

FG_LMH_BASE BASE 0x00004300 fg_lmhaddr 31:0

 fg_lmh MODULE OFFSET=FG_LMH_BASE+0x00000000 MAX=FG_LMH_BASE+0x000000FF APRE=FG_LMH_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_LMH_BASE.FG_LMH
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 LMH_LVL1 BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 LMH_LVL0 BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LMH_LVL1 BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 LMH_LVL0 BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 LMH_LVL1 BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 LMH_LVL0 BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 LMH_LVL1 BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 LMH_LVL0 BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
 LMH_LVL1 BIT[1]
 LMH_LVL0 BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LMH_LVL1 BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LMH_LVL0 BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LMH_LVL1 BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 LMH_LVL0 BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 LMH_LVL1 BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 LMH_LVL0 BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 LMH_LVL1 BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 LMH_LVL0 BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

INT_VIRTUAL_OUTPUT ADDRESS 0x001C R
INT_VIRTUAL_OUTPUT RESET_VALUE 0x01
 INT_VIRTUAL_OUTPUT BIT[0]
  NORMAL VALUE 0x0
  VIRTUAL_OUTPUT VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 LMH_LVL2 BIT[2]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 LMH_LVL1 BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 LMH_LVL0 BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

FG_MEM_IF_BASE BASE 0x00004400 fg_mem_ifaddr 31:0

 fg_mem_if MODULE OFFSET=FG_MEM_IF_BASE+0x00000000 MAX=FG_MEM_IF_BASE+0x000000FF APRE=FG_MEM_IF_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_MEM_IF_BASE.FG_MEM_IF
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0D
 SUBTYPE BIT[7:0]

MEM_STS ADDRESS 0x0006 R
MEM_STS RESET_VALUE 0x00
 MEM_CYC_STRETCH BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

IMA_RDY_STS ADDRESS 0x0007 R
IMA_RDY_STS RESET_VALUE 0x00
 IACS_RDY BIT[0]
  INTERLEAVE_ACS_IN_PROGRESS VALUE 0x0
  INTERLEAVE_ACS_IDLE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
 MEM_GNT BIT[2]
  NOT_GRANTED VALUE 0x0
  GRANTED VALUE 0x1
 MEM_XCP BIT[1]
  IMA_EXCEPTION_FALSE VALUE 0x0
  IMA_EXCEPTION_TRUE VALUE 0x1
 IMA_RDY BIT[0]
  FG_MEM_ST0 VALUE 0x0
  FG_MEM_ST1 VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
 MEM_GNT BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 MEM_XCP BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 IMA_RDY BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
 MEM_GNT BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 MEM_XCP BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 IMA_RDY BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
 MEM_GNT BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 MEM_XCP BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 IMA_RDY BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
 MEM_GNT BIT[2]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 MEM_XCP BIT[1]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1
 IMA_RDY BIT[0]
  INT_LATCH_CLEAR_FALSE VALUE 0x0
  INT_LATCH_CLEAR_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
 MEM_GNT BIT[2]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1
 MEM_XCP BIT[1]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1
 IMA_RDY BIT[0]
  INT_ENABLED_FALSE VALUE 0x0
  INT_ENABLED_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
 MEM_GNT BIT[2]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1
 MEM_XCP BIT[1]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1
 IMA_RDY BIT[0]
  INT_DISABLED_FALSE VALUE 0x0
  INT_DISABLED_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
 MEM_GNT BIT[2]
  INT_TRIGGERED_FALSE VALUE 0x0
  INT_TRIGGERED_TRUE VALUE 0x1
 MEM_XCP BIT[1]
  INT_TRIGGERED_FALSE VALUE 0x0
  INT_TRIGGERED_TRUE VALUE 0x1
 IMA_RDY BIT[0]
  INT_TRIGGERED_FALSE VALUE 0x0
  INT_TRIGGERED_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
 MEM_GNT BIT[2]
  INT_PENDING_FALSE VALUE 0x0
  INT_PENDING_TRUE VALUE 0x1
 MEM_XCP BIT[1]
  INT_PENDING_FALSE VALUE 0x0
  INT_PENDING_TRUE VALUE 0x1
 IMA_RDY BIT[0]
  INT_PENDING_FALSE VALUE 0x0
  INT_PENDING_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY0 VALUE 0x0
  INT_PRIORITY1 VALUE 0x1

MEM_ARB_CFG ADDRESS 0x0040 RW
MEM_ARB_CFG RESET_VALUE 0x00
 MEM_CLR_LOG BIT[2]
  CLR_LOG_FALSE VALUE 0x0
  CLR_LOG_TRUE VALUE 0x1
 MEM_ARB_LO_LATENCY_EN BIT[1]
  HI_LATENCY VALUE 0x0
  LO_LATENCY VALUE 0x1
 MEM_ARB_REQ BIT[0]
  NO_MEM_REQ VALUE 0x0
  MEM_REQ VALUE 0x1

MEM_INTF_CFG ADDRESS 0x0050 RW
MEM_INTF_CFG RESET_VALUE 0x00
 MEM_ACCESS_REQ BIT[7]
  MEM_ACCESS_REQ_FALSE VALUE 0x0
  MEM_ACCESS_REQ_TRUE VALUE 0x1
 IACS_SLCT BIT[5]
  SELECT_DMA VALUE 0x0
  SELECT_IMA VALUE 0x1

IMA_CTL ADDRESS 0x0051 RW
IMA_CTL RESET_VALUE 0x00
 BURST BIT[7]
  MEM_ACS_SINGLE VALUE 0x0
  MEM_ACS_BURST VALUE 0x1
 WR_EN BIT[6]
  READ_ACCESS VALUE 0x0
  WRITE_ACCESS VALUE 0x1

IMA_CFG ADDRESS 0x0052 RW
IMA_CFG RESET_VALUE 0x10
 EN_WR_FGXCT_PRD BIT[6]
  DISABLE_WR_FGXCT_PRD VALUE 0x0
  ENABLE_WR_FGXCT_PRD VALUE 0x1
 EN_RD_FGXCT_PRD BIT[5]
  DISABLE_RD_FGXCT_PRD VALUE 0x0
  ENABLE_RD_FGXCT_PRD VALUE 0x1
 STATIC_CLK_EN BIT[4]
  IACS_DYNAMIC_CLK_EN VALUE 0x0
  IACS_STATIC_CLK_EN VALUE 0x1
 IACS_INTR_SRC_SLCT BIT[3]
  END_OF_TRANSACTION VALUE 0x0
  IACS_RDY VALUE 0x1
 IACS_CLR BIT[2]
  IACS_NORMAL_MODE VALUE 0x0
  IACS_CLEAR_MODE VALUE 0x1

IMA_OPERATION_STS ADDRESS 0x0054 R
IMA_OPERATION_STS RESET_VALUE 0xXX
 FGXCT_PRD BIT[7]
  FG_FREE_PRD VALUE 0x0
  FG_XCT_PERIOD VALUE 0x1
 WR_FGXCT_PRD_LOG BIT[6]
  INTERLEAVE_WR_FGFREE_PRD VALUE 0x0
  INTERLEAVE_WR_FGXCT_PRD VALUE 0x1
 RD_FGXCT_PRD_LOG BIT[5]
  INTERLEAVE_RD_FGFREE_PRD VALUE 0x0
  INTERLEAVE_RD_FGXCT_PRD VALUE 0x1
 IACS_CLK_REQ BIT[4]
  INTERLEAVE_ACS_CLK_REQ_IDLE VALUE 0x0
  INTERLEAVE_ACS_CLK_REQ_ACTIVE VALUE 0x1
 IACS_INTR_STS BIT[3]
  IACS_INTR_IDLE VALUE 0x0
  IACS_INTR_PENDING VALUE 0x1
 IACS_RDY BIT[1]
  INTERLEAVE_ACS_IN_PROGRESS VALUE 0x0
  INTERLEAVE_ACS_IDLE VALUE 0x1

IMA_EXCEPTION_STS ADDRESS 0x0055 R
IMA_EXCEPTION_STS RESET_VALUE 0xXX
 ADDR_STABLE_ERR BIT[7]
  NO_ERR VALUE 0x0
  ERR VALUE 0x1
 ADDR_BURST_WRAP BIT[5]
  NO_WRAP VALUE 0x0
  WRAP VALUE 0x1
 DATA_WR_ERR BIT[4]
  NO_ERR VALUE 0x0
  ERR VALUE 0x1
 DATA_RD_ERR BIT[3]
  NO_ERR VALUE 0x0
  ERR VALUE 0x1
 BE_BURSTWR_WARN BIT[2]
  NO_WARN VALUE 0x0
  WARN VALUE 0x1
 XCT_TYPE_ERR BIT[1]
  NO_ERR VALUE 0x0
  ERR VALUE 0x1
 IACS_ERR BIT[0]
  NO_ERR VALUE 0x0
  ERR VALUE 0x1

IMA_HARDWARE_STS ADDRESS 0x0056 R
IMA_HARDWARE_STS RESET_VALUE 0xXX
 ADDR_MSB_WR_TGL BIT[7]
  ST0 VALUE 0x0
  ST1 VALUE 0x1
 DATA_MSB_WR_TGL BIT[6]
  ST0 VALUE 0x0
  ST1 VALUE 0x1
 DATA_MSB_RD_TGL BIT[5]
  ST0 VALUE 0x0
  ST1 VALUE 0x1
 ADDR_MSB_WR_TGL_RCV BIT[3]
  ST0 VALUE 0x0
  ST1 VALUE 0x1
 DATA_MSB_WR_TGL_RCV BIT[2]
  ST0 VALUE 0x0
  ST1 VALUE 0x1
 DATA_MSB_RD_TGL_RCV BIT[1]
  ST0 VALUE 0x0
  ST1 VALUE 0x1

FG_BEAT_COUNT ADDRESS 0x0057 R
FG_BEAT_COUNT RESET_VALUE 0x0X
 BEAT_CNT BIT[3:0]

IMA_ERR_STS ADDRESS 0x005F R
IMA_ERR_STS RESET_VALUE 0xX0
 ADDR_STBL_ERR BIT[7]
  NO_ERR VALUE 0x0
  ERR VALUE 0x1
 WR_ACS_ERR BIT[6]
  NO_ERR VALUE 0x0
  ERR VALUE 0x1
 RD_ACS_ERR BIT[5]
  NO_ERR VALUE 0x0
  ERR VALUE 0x1

IMA_BYTE_EN ADDRESS 0x0060 RW
IMA_BYTE_EN RESET_VALUE 0x0F
 BE3 BIT[3]
  BE3_DSBL VALUE 0x0
  BE3_EN VALUE 0x1
 BE2 BIT[2]
  BE2_DSBL VALUE 0x0
  BE2_EN VALUE 0x1
 BE1 BIT[1]
  BE1_DSBL VALUE 0x0
  BE1_EN VALUE 0x1
 BE0 BIT[0]
  BE0_DSBL VALUE 0x0
  BE0_EN VALUE 0x1

IMA_ADDR_LSB ADDRESS 0x0061 RW
IMA_ADDR_LSB RESET_VALUE 0x00
 ADDR BIT[7:0]

IMA_ADDR_MSB ADDRESS 0x0062 RW
IMA_ADDR_MSB RESET_VALUE 0x00
 ADDR BIT[0]

IMA_WR_DATA_7_0 ADDRESS 0x0063 RW
IMA_WR_DATA_7_0 RESET_VALUE 0x00
 DATA BIT[7:0]

IMA_WR_DATA_15_8 ADDRESS 0x0064 RW
IMA_WR_DATA_15_8 RESET_VALUE 0x00
 DATA BIT[7:0]

IMA_WR_DATA_23_16 ADDRESS 0x0065 RW
IMA_WR_DATA_23_16 RESET_VALUE 0x00
 DATA BIT[7:0]

IMA_WR_DATA_31_24 ADDRESS 0x0066 RW
IMA_WR_DATA_31_24 RESET_VALUE 0x00
 DATA BIT[7:0]

IMA_RD_DATA_7_0 ADDRESS 0x0067 R
IMA_RD_DATA_7_0 RESET_VALUE 0xXX
 DATA BIT[7:0]

IMA_RD_DATA_15_8 ADDRESS 0x0068 R
IMA_RD_DATA_15_8 RESET_VALUE 0xXX
 DATA BIT[7:0]

IMA_RD_DATA_23_16 ADDRESS 0x0069 R
IMA_RD_DATA_23_16 RESET_VALUE 0xXX
 DATA BIT[7:0]

IMA_RD_DATA_31_24 ADDRESS 0x006A R
IMA_RD_DATA_31_24 RESET_VALUE 0xXX
 DATA BIT[7:0]

DMA_STS ADDRESS 0x0070 R
DMA_STS RESET_VALUE 0x00
 READ_ERROR BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 WRITE_ERROR BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 GRANT BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

DMA_CTL ADDRESS 0x0071 RW
DMA_CTL RESET_VALUE 0x00
 ADDR_KIND BIT[1]
  STRUCTURAL VALUE 0x0
  PARTITION VALUE 0x1
 CLEAR_LOG BIT[0]
  CLR_LOG_FALSE VALUE 0x0
  CLR_LOG_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLE VALUE 0x0
  INT_TEST_MODE_ENABLE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 FG_PEEKMUX BIT[3]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 MEM_GNT BIT[2]
  DATA_RCVRY_SUG_INT_TEST_VAL_FALSE VALUE 0x0
  DATA_RCVRY_SUG_INT_TEST_VAL_TRUE VALUE 0x1
 MEM_XCP BIT[1]
  IMA_XCP_INT_TEST_VAL_FALSE VALUE 0x0
  IMA_XCP_INT_TEST_VAL_TRUE VALUE 0x1
 IMA_RDY BIT[0]
  FG_MEM_INT_TEST_VAL_FALSE VALUE 0x0
  FG_MEM_AVAIL_INT_TEST_VAL_TRUE VALUE 0x1

FG_ADC_RR_BASE BASE 0x00004500 fg_adc_rraddr 31:0

 fg_adc_rr MODULE OFFSET=FG_ADC_RR_BASE+0x00000000 MAX=FG_ADC_RR_BASE+0x000000FF APRE=FG_ADC_RR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_ADC_RR_BASE.FG_ADC_RR
PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x13
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 RR_ADC_OK BIT[7]
  NOT_ACTIVE VALUE 0x0
  ACTIVE VALUE 0x1
 LDO_STS BIT[6]
  LDO_NOT_REQUESTED VALUE 0x0
  LDO_REQUESTED VALUE 0x1
 BG_BUF_STS BIT[5]
  BG_BUFF_NOT_REQUESTED VALUE 0x0
  BG_BUFF_REQUESTED VALUE 0x1
 BG_REQUEST_STS BIT[4]
  BG_NOT_REQUESTED VALUE 0x0
  BG_REQUESTED VALUE 0x1
 BG_OK_STS BIT[3]
  BG_NOT_READYD VALUE 0x0
  BG_READY VALUE 0x1
 RR_SHDN_ACK BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RR_READY BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

CHG_PWR_STS ADDRESS 0x0009 R
CHG_PWR_STS RESET_VALUE 0x00
 DC_PWR_SWITCHER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DC_IN_CONNECTED BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 USB_PWR_SWITCHER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_IN_CONNECTED BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

REF_STS ADDRESS 0x000A R
REF_STS RESET_VALUE 0x00
 REF_SELECTION BIT[2:1]
  REF_IS_RBIAS VALUE 0x0
  REF_IS_5_DIV_3_V VALUE 0x1
  REF_IS_5_DIV_2_V VALUE 0x2
  REF_IS_5_V VALUE 0x3
 REF_REQUEST BIT[0]
  REF_NOT_REQUESTED VALUE 0x0
  REF_REQUESTED VALUE 0x1

RR_DATA_ACS_STS ADDRESS 0x000B R
RR_DATA_ACS_STS RESET_VALUE 0x01
 RDY BIT[0]

RR_DATA_ACS_LSB ADDRESS 0x000C R
RR_DATA_ACS_LSB RESET_VALUE 0x00
 DATA_ACS_LSB BIT[7:0]

RR_DATA_ACS_MSB ADDRESS 0x000D R
RR_DATA_ACS_MSB RESET_VALUE 0x00
 DATA_ACS_MSB BIT[2:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 RR_SPARE BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 RR_BUS_ERR BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 RR BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 BT_ID BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 RR_SPARE BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 RR_BUS_ERR BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 RR BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 BT_ID BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 RR_SPARE BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 RR_BUS_ERR BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 RR BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 BT_ID BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 RR_SPARE BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 RR_BUS_ERR BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 RR BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 BT_ID BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 RR_SPARE BIT[3]
 RR_BUS_ERR BIT[2]
 RR BIT[1]
 BT_ID BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 RR_SPARE BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RR_BUS_ERR BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BT_ID BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 RR_SPARE BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RR_BUS_ERR BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 RR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BT_ID BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 RR_SPARE BIT[3]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 RR_BUS_ERR BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 RR BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 BT_ID BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 RR_SPARE BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 RR_BUS_ERR BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 RR BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 BT_ID BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 RR_ADC_EN BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

SKIN_TEMPERATURE_LSB ADDRESS 0x0050 R
SKIN_TEMPERATURE_LSB RESET_VALUE 0xXX
 VALUE BIT[7:0]

SKIN_TEMPERATURE_MSB ADDRESS 0x0051 R
SKIN_TEMPERATURE_MSB RESET_VALUE 0x0X
 VALUE BIT[2:0]

RR_ADC_CTL ADDRESS 0x0052 RW
RR_ADC_CTL RESET_VALUE 0x05
 CONTINOUS_SEQUENCE_INITIATE BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 RR_SHDN BIT[2]
  SHDN_NOT_REQUESTED VALUE 0x0
  SHDN_REQUESTED VALUE 0x1
 SW_SEQUENCE_INITIATE BIT[1]
 HW_SEQUENCE_INITIATE_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RR_ADC_LOG ADDRESS 0x0053 RW
RR_ADC_LOG RESET_VALUE 0x00
 RR_DATA_ACS_ADDR BIT[7:4]
  RRDTACSBTID5 VALUE 0x0
  RRDTACSBTID15 VALUE 0x1
  RRDTACSBTID150 VALUE 0x2
  RRDTACSBTTHRM VALUE 0x3
  RRDTACSSKNTHRM VALUE 0x4
  RRDTACSDIETMPR VALUE 0x5
  RRDTACSCRGDIETMPR VALUE 0x6
  RRDTACSUSBINI VALUE 0x7
  RRDTACSUSBINV VALUE 0x8
  RRDTACSDCINI VALUE 0x9
  RRDTACSDCINV VALUE 0xA
  RRDTACSMPP VALUE 0xB
  RRDTACSATST VALUE 0xC
 RR_DATA_ACS_REQ_TGL BIT[1]
 CLR_CTRL BIT[0]
  DO_NOT_CLEAR VALUE 0x0
  CLEAR VALUE 0x1

REF_CFG ADDRESS 0x0054 RW
REF_CFG RESET_VALUE 0x0D
 VREG_FG_BYPASS BIT[3]
  NO_CAP VALUE 0x0
  CAP_CONNECTED VALUE 0x1
 VREG_FG_LEVEL BIT[2:0]
  VREG_FG_2P70_V VALUE 0x0
  VREG_FG_2P57_V VALUE 0x1
  VREG_FG_2P45_V VALUE 0x2
  VREG_FG_2P35_V VALUE 0x3
  VREG_FG_2P84_V VALUE 0x4
  VREG_FG_3P00_V VALUE 0x5
  VREG_FG_3P18_V VALUE 0x6
  VREG_FG_3P38_V VALUE 0x7

RBIAS_CNLS ADDRESS 0x0055 RW
RBIAS_CNLS RESET_VALUE 0x01
 BUFFER_SEL BIT[0]
  RBIAS_REF_UNBUF VALUE 0x0
  RBIAS_REF_BUF VALUE 0x1

FAKE_BATT_LOW_LSB ADDRESS 0x0058 RW
FAKE_BATT_LOW_LSB RESET_VALUE 0x9E
 VALUE BIT[7:0]

FAKE_BATT_LOW_MSB ADDRESS 0x0059 RW
FAKE_BATT_LOW_MSB RESET_VALUE 0x01
 VALUE BIT[1:0]

FAKE_BATT_HIGH_LSB ADDRESS 0x005A RW
FAKE_BATT_HIGH_LSB RESET_VALUE 0xFA
 VALUE BIT[7:0]

FAKE_BATT_HIGH_MSB ADDRESS 0x005B RW
FAKE_BATT_HIGH_MSB RESET_VALUE 0x01
 VALUE BIT[1:0]

BATT_ID_CTRL ADDRESS 0x0060 RW
BATT_ID_CTRL RESET_VALUE 0x01
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BATT_ID_TRIGGER ADDRESS 0x0061 RW
BATT_ID_TRIGGER RESET_VALUE 0x00
 TRIGGER_CTRL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BATT_ID_STS ADDRESS 0x0062 R
BATT_ID_STS RESET_VALUE 0x10
 FAKE_BATTERY BIT[4]
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

BATT_ID_CFG ADDRESS 0x0063 RW
BATT_ID_CFG RESET_VALUE 0x80
 BIAS_WAIT BIT[7:5]
  BIASWAIT_0_MS VALUE 0x0
  BIASWAIT_1_MS VALUE 0x1
  BIASWAIT_4_MS VALUE 0x2
  BIASWAIT_12_MS VALUE 0x3
  BIASWAIT_20_MS VALUE 0x4
  BIASWAIT_40_MS VALUE 0x5
  BIASWAIT_60_MS VALUE 0x6
  BIASWAIT_80_MS VALUE 0x7

BATT_ID_5_LSB ADDRESS 0x0066 R
BATT_ID_5_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

BATT_ID_5_MSB ADDRESS 0x0067 R
BATT_ID_5_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

BATT_ID_15_LSB ADDRESS 0x0068 R
BATT_ID_15_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

BATT_ID_15_MSB ADDRESS 0x0069 R
BATT_ID_15_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

BATT_ID_150_LSB ADDRESS 0x006A R
BATT_ID_150_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

BATT_ID_150_MSB ADDRESS 0x006B R
BATT_ID_150_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

BATT_THERM_CTRL ADDRESS 0x0070 RW
BATT_THERM_CTRL RESET_VALUE 0x01
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BATT_THERM_TRIGGER ADDRESS 0x0071 RW
BATT_THERM_TRIGGER RESET_VALUE 0x00
 TRIGGER_CTRL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

BATT_THERM_STS ADDRESS 0x0072 R
BATT_THERM_STS RESET_VALUE 0x00
 BATT_THERM_RBIAS_STS BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

BATT_THERM_CFG ADDRESS 0x0073 RW
BATT_THERM_CFG RESET_VALUE 0x81
 BIAS_WAIT BIT[7:5]
  BIASWAIT_0_MS VALUE 0x0
  BIASWAIT_1_MS VALUE 0x1
  BIASWAIT_4_MS VALUE 0x2
  BIASWAIT_12_MS VALUE 0x3
  BIASWAIT_20_MS VALUE 0x4
  BIASWAIT_40_MS VALUE 0x5
  BIASWAIT_60_MS VALUE 0x6
  BIASWAIT_80_MS VALUE 0x7
 GND_SEL BIT[0]
  SYSTEM_GROUND VALUE 0x0
  BATT_N VALUE 0x1

BATT_THERM_LSB ADDRESS 0x0074 R
BATT_THERM_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

BATT_THERM_MSB ADDRESS 0x0075 R
BATT_THERM_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

BATT_THERM_FREQ ADDRESS 0x0076 RW
BATT_THERM_FREQ RESET_VALUE 0x00
 VALUE BIT[7:0]

AUX_THERM_CTRL ADDRESS 0x0080 RW
AUX_THERM_CTRL RESET_VALUE 0x01
 AUX_CMP_CLEAR BIT[2]
  DO_NOT_CLEAR VALUE 0x0
  CLEAR VALUE 0x1
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

AUX_THERM_TRIGGER ADDRESS 0x0081 RW
AUX_THERM_TRIGGER RESET_VALUE 0x70
 EVERY_CYCLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_TRIGGER BIT[6]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DCIN_TRIGGER BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 OTG_TRIGGER BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BCL_HPM_TRIGGER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DTEST_TRIGGER BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RFU_TRIGGER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 SLEEP_CONV_QUALIFIER BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

AUX_THERM_STS ADDRESS 0x0082 R
AUX_THERM_STS RESET_VALUE 0x00
 AUX_THERM_RBIAS_STS BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 SKIN_TEMP_STS BIT[6]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 SKIN_TOO_HOT_STS BIT[5]
  SKIN_TEMP_BELOW VALUE 0x0
  SKIN_TEMP_ABOVE VALUE 0x1
 SKIN_HOT_STS BIT[4]
  SKIN_TEMP_BELOW VALUE 0x0
  SKIN_TEMP_ABOVE VALUE 0x1
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

AUX_THERM_CFG ADDRESS 0x0083 RW
AUX_THERM_CFG RESET_VALUE 0x81
 BIAS_WAIT BIT[7:5]
  BIASWAIT_0_MS VALUE 0x0
  BIASWAIT_1_MS VALUE 0x1
  BIASWAIT_4_MS VALUE 0x2
  BIASWAIT_12_MS VALUE 0x3
  BIASWAIT_20_MS VALUE 0x4
  BIASWAIT_40_MS VALUE 0x5
  BIASWAIT_60_MS VALUE 0x6
  BIASWAIT_80_MS VALUE 0x7
 AUX_TMP_HYST BIT[4:3]
  NO_HYSTERESIS VALUE 0x0
  HYST_1_C VALUE 0x1
  HYST_2_C VALUE 0x2
  HYST_3_C VALUE 0x3
 BATT_THERM_SYNC BIT[2]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 AUX_THERM_MODE BIT[1]
  SKIN VALUE 0x0
  AUX VALUE 0x1
 GND_SEL BIT[0]
  SYSTEM_GROUND VALUE 0x0
  BATT_N VALUE 0x1

AUX_THERM_LSB ADDRESS 0x0084 R
AUX_THERM_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

AUX_THERM_MSB ADDRESS 0x0085 R
AUX_THERM_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

SKIN_HOT ADDRESS 0x0086 RW
SKIN_HOT RESET_VALUE 0x92
 THRESHOLD BIT[7:0]

SKIN_TOO_HOT ADDRESS 0x0087 RW
SKIN_TOO_HOT RESET_VALUE 0x9A
 THRESHOLD BIT[7:0]

AUX_THERM_C1 ADDRESS 0x0088 RW
AUX_THERM_C1 RESET_VALUE 0xBF
 COEFF_VALUE BIT[7:0]

AUX_THERM_C2 ADDRESS 0x0089 RW
AUX_THERM_C2 RESET_VALUE 0x36
 COEFF_VALUE BIT[7:0]

AUX_THERM_C3 ADDRESS 0x008A RW
AUX_THERM_C3 RESET_VALUE 0xDF
 COEFF_VALUE BIT[7:0]

AUX_THERM_HALF_RANGE ADDRESS 0x008B RW
AUX_THERM_HALF_RANGE RESET_VALUE 0x96
 TEMP_VALUE BIT[7:0]

USB_IN_V_CTRL ADDRESS 0x0090 RW
USB_IN_V_CTRL RESET_VALUE 0x00
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

USB_IN_V_TRIGGER ADDRESS 0x0091 RW
USB_IN_V_TRIGGER RESET_VALUE 0x50
 EVERY_CYCLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_TRIGGER BIT[6]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DCIN_TRIGGER BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 OTG_TRIGGER BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BCL_HPM_TRIGGER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DTEST_TRIGGER BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RFU_TRIGGER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 SLEEP_CONV_QUALIFIER BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

USB_IN_V_STS ADDRESS 0x0092 R
USB_IN_V_STS RESET_VALUE 0x00
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

USB_IN_V_LSB ADDRESS 0x0094 R
USB_IN_V_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

USB_IN_V_MSB ADDRESS 0x0095 R
USB_IN_V_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

USB_IN_I_CTRL ADDRESS 0x0098 RW
USB_IN_I_CTRL RESET_VALUE 0x00
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

USB_IN_I_TRIGGER ADDRESS 0x0099 RW
USB_IN_I_TRIGGER RESET_VALUE 0x40
 EVERY_CYCLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_TRIGGER BIT[6]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DCIN_TRIGGER BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 OTG_TRIGGER BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BCL_HPM_TRIGGER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DTEST_TRIGGER BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RFU_TRIGGER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 SLEEP_CONV_QUALIFIER BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

USB_IN_I_STS ADDRESS 0x009A R
USB_IN_I_STS RESET_VALUE 0x00
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

USB_IN_I_LSB ADDRESS 0x009C R
USB_IN_I_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

USB_IN_I_MSB ADDRESS 0x009D R
USB_IN_I_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

DC_IN_V_CTRL ADDRESS 0x00A0 RW
DC_IN_V_CTRL RESET_VALUE 0x00
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

DC_IN_V_TRIGGER ADDRESS 0x00A1 RW
DC_IN_V_TRIGGER RESET_VALUE 0x20
 EVERY_CYCLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_TRIGGER BIT[6]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DCIN_TRIGGER BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 OTG_TRIGGER BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BCL_HPM_TRIGGER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DTEST_TRIGGER BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RFU_TRIGGER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 SLEEP_CONV_QUALIFIER BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

DC_IN_V_STS ADDRESS 0x00A2 R
DC_IN_V_STS RESET_VALUE 0x00
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

DC_IN_V_LSB ADDRESS 0x00A4 R
DC_IN_V_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

DC_IN_V_MSB ADDRESS 0x00A5 R
DC_IN_V_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

DC_IN_I_CTRL ADDRESS 0x00A8 RW
DC_IN_I_CTRL RESET_VALUE 0x00
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

DC_IN_I_TRIGGER ADDRESS 0x00A9 RW
DC_IN_I_TRIGGER RESET_VALUE 0x20
 EVERY_CYCLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_TRIGGER BIT[6]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DCIN_TRIGGER BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 OTG_TRIGGER BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BCL_HPM_TRIGGER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DTEST_TRIGGER BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RFU_TRIGGER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 SLEEP_CONV_QUALIFIER BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

DC_IN_I_STS ADDRESS 0x00AA R
DC_IN_I_STS RESET_VALUE 0x00
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

DC_IN_I_LSB ADDRESS 0x00AC R
DC_IN_I_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

DC_IN_I_MSB ADDRESS 0x00AD R
DC_IN_I_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

PMI_DIE_TEMP_CTRL ADDRESS 0x00B0 RW
PMI_DIE_TEMP_CTRL RESET_VALUE 0x00
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

PMI_DIE_TEMP_TRIGGER ADDRESS 0x00B1 RW
PMI_DIE_TEMP_TRIGGER RESET_VALUE 0x78
 EVERY_CYCLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_TRIGGER BIT[6]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DCIN_TRIGGER BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 OTG_TRIGGER BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BCL_HPM_TRIGGER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DTEST_TRIGGER BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RFU_TRIGGER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 SLEEP_CONV_QUALIFIER BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

PMI_DIE_TEMP_STS ADDRESS 0x00B2 R
PMI_DIE_TEMP_STS RESET_VALUE 0x00
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

PMI_DIE_TEMP_CFG ADDRESS 0x00B3 RW
PMI_DIE_TEMP_CFG RESET_VALUE 0x20
 BIAS_WAIT BIT[7:5]
  BIASWAIT_0_MS VALUE 0x0
  BIASWAIT_1_MS VALUE 0x1
  BIASWAIT_4_MS VALUE 0x2
  BIASWAIT_12_MS VALUE 0x3
  BIASWAIT_20_MS VALUE 0x4
  BIASWAIT_40_MS VALUE 0x5
  BIASWAIT_60_MS VALUE 0x6
  BIASWAIT_80_MS VALUE 0x7

PMI_DIE_TEMP_LSB ADDRESS 0x00B4 R
PMI_DIE_TEMP_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

PMI_DIE_TEMP_MSB ADDRESS 0x00B5 R
PMI_DIE_TEMP_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

CHARGER_TEMP_CTRL ADDRESS 0x00B8 RW
CHARGER_TEMP_CTRL RESET_VALUE 0x00
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

CHARGER_TEMP_TRIGGER ADDRESS 0x00B9 RW
CHARGER_TEMP_TRIGGER RESET_VALUE 0x70
 EVERY_CYCLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_TRIGGER BIT[6]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DCIN_TRIGGER BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 OTG_TRIGGER BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BCL_HPM_TRIGGER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DTEST_TRIGGER BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RFU_TRIGGER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 SLEEP_CONV_QUALIFIER BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

CHARGER_TEMP_STS ADDRESS 0x00BA R
CHARGER_TEMP_STS RESET_VALUE 0x00
 CHARGER_TOO_HOT_STS BIT[5]
  CHARGER_TEMP_BELOW VALUE 0x0
  CHARGER_TEMP_ABOVE VALUE 0x1
 CHARGER_HOT_STS BIT[4]
  CHARGER_TEMP_BELOW VALUE 0x0
  CHARGER_TEMP_ABOVE VALUE 0x1
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

CHARGER_TEMP_CFG ADDRESS 0x00BB RW
CHARGER_TEMP_CFG RESET_VALUE 0x20
 BIAS_WAIT BIT[7:5]
  BIASWAIT_0_MS VALUE 0x0
  BIASWAIT_1_MS VALUE 0x1
  BIASWAIT_4_MS VALUE 0x2
  BIASWAIT_12_MS VALUE 0x3
  BIASWAIT_20_MS VALUE 0x4
  BIASWAIT_40_MS VALUE 0x5
  BIASWAIT_60_MS VALUE 0x6
  BIASWAIT_80_MS VALUE 0x7
 CHARGER_TMP_HYST BIT[4:3]
  NO_HYSTERESIS VALUE 0x0
  HYST_1_C VALUE 0x1
  HYST_2_C VALUE 0x2
  HYST_3_C VALUE 0x3
 TEMP_CMP_CLEAR BIT[2]
  DO_NOT_CLEAR VALUE 0x0
  CLEAR VALUE 0x1

CHARGER_TEMP_LSB ADDRESS 0x00BC R
CHARGER_TEMP_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

CHARGER_TEMP_MSB ADDRESS 0x00BD R
CHARGER_TEMP_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

CHARGER_HOT ADDRESS 0x00BE RW
CHARGER_HOT RESET_VALUE 0xAB
 THRESHOLD BIT[7:0]

CHARGER_TOO_HOT ADDRESS 0x00BF RW
CHARGER_TOO_HOT RESET_VALUE 0x9F
 THRESHOLD BIT[7:0]

GPIO_CTRL ADDRESS 0x00C0 RW
GPIO_CTRL RESET_VALUE 0x00
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

GPIO_TRIGGER ADDRESS 0x00C1 RW
GPIO_TRIGGER RESET_VALUE 0x00
 EVERY_CYCLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_TRIGGER BIT[6]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DCIN_TRIGGER BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 OTG_TRIGGER BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BCL_HPM_TRIGGER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DTEST_TRIGGER BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RFU_TRIGGER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 SLEEP_CONV_QUALIFIER BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

GPIO_STS ADDRESS 0x00C2 R
GPIO_STS RESET_VALUE 0x00
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

GPIO_LSB ADDRESS 0x00C4 R
GPIO_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

GPIO_MSB ADDRESS 0x00C5 R
GPIO_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

ATEST_CTRL ADDRESS 0x00C8 RW
ATEST_CTRL RESET_VALUE 0x00
 CHANNEL_IRQ BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CHANNEL_CONV BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

ATEST_TRIGGER ADDRESS 0x00C9 RW
ATEST_TRIGGER RESET_VALUE 0x00
 EVERY_CYCLE BIT[7]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 USB_TRIGGER BIT[6]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DCIN_TRIGGER BIT[5]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 OTG_TRIGGER BIT[4]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 BCL_HPM_TRIGGER BIT[3]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 DTEST_TRIGGER BIT[2]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 RFU_TRIGGER BIT[1]
  FALSE VALUE 0x0
  TRUE VALUE 0x1
 SLEEP_CONV_QUALIFIER BIT[0]
  FALSE VALUE 0x0
  TRUE VALUE 0x1

ATEST_STS ADDRESS 0x00CA R
ATEST_STS RESET_VALUE 0x00
 CHANNEL_STS BIT[1]
  NOT_READY VALUE 0x0
  READY VALUE 0x1
 READING_STS BIT[0]
  NOT_AVAILABLE VALUE 0x0
  AVAILABLE VALUE 0x1

ATEST_LSB ADDRESS 0x00CC R
ATEST_LSB RESET_VALUE 0x00
 ADC_READ BIT[7:0]

ATEST_MSB ADDRESS 0x00CD R
ATEST_MSB RESET_VALUE 0x00
 ADC_READ BIT[2:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0B
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 RR_SPARE BIT[3]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 RR_BUS_ERR BIT[2]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 RR BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 BT_ID BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TM_TRIGGER_CTRLS ADDRESS 0x00E2 RW
TM_TRIGGER_CTRLS RESET_VALUE 0x00
 RR_CONV_TRIGGER BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 RR_CONV_CTRL BIT[3]
  LOGIC VALUE 0x0
  REGISTER VALUE 0x1
 RR_GOC_BYPASS BIT[1:0]
  LOG_RR_DT VALUE 0x0
  LOG_RRGOC_DT VALUE 0x1
  LOG_RRADC_DT VALUE 0x2

TM_ADC_CTRLS ADDRESS 0x00E3 RW
TM_ADC_CTRLS RESET_VALUE 0x00
 ADC_CONVERSION BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 RR_ADC_CTRL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

TM_CNL_CTRL ADDRESS 0x00E4 RW
TM_CNL_CTRL RESET_VALUE 0x02
 RR_ADC_CTRL BIT[3:0]
  NONE VALUE 0x0
  BTID VALUE 0x1
  BTTHRM VALUE 0x2
  SKNTHRM VALUE 0x3
  DIETMPR VALUE 0x4
  CRGDIETMPR VALUE 0x5
  USBINI VALUE 0x6
  USBINV VALUE 0x7
  DCINI VALUE 0x8
  DCINV VALUE 0x9
  MPP VALUE 0xA
  ATST VALUE 0xB

TM_BATT_ID_CTRL ADDRESS 0x00E5 RW
TM_BATT_ID_CTRL RESET_VALUE 0x00
 FORCE_BATT_ID_BIAS BIT[1:0]
  BIASNONE VALUE 0x0
  BIAS5UA VALUE 0x1
  BIAS15UA VALUE 0x2
  BIAS150UA VALUE 0x3

TM_THERM_CTRL ADDRESS 0x00E6 RW
TM_THERM_CTRL RESET_VALUE 0x00
 AUX_RBIAS_CTRL_OFF BIT[3]
  BIAS_VOLTAGE_ENABLED VALUE 0x0
  BIAS_VOLTAFE_DISABLED VALUE 0x1
 BATT_RBIAS_CTRL_OFF BIT[2]
  BIAS_VOLTAGE_ENABLED VALUE 0x0
  BIAS_VOLTAFE_DISABLED VALUE 0x1
 AUX_THERM_RBIAS_CTRL BIT[1]
  RBIAS_UNFORCE VALUE 0x0
  RBIAS_FORCED_ON VALUE 0x1
 BATT_THERM_RBIAS_CTRL BIT[0]
  RBIAS_UNFORCE VALUE 0x0
  RBIAS_FORCED_ON VALUE 0x1

TM_CONV_STS ADDRESS 0x00E7 R
TM_CONV_STS RESET_VALUE 0x00
 ADC_CONV_STS BIT[0]
  ADC_DONE VALUE 0x0
  ADC_NOT_DONE VALUE 0x1

TM_ADC_READ_LSB ADDRESS 0x00E8 R
TM_ADC_READ_LSB RESET_VALUE 0x00
 VALUE BIT[7:0]

TM_ADC_READ_MSB ADDRESS 0x00E9 R
TM_ADC_READ_MSB RESET_VALUE 0x00
 VALUE BIT[2:0]

TM_ATEST_MUX_1 ADDRESS 0x00EA RW
TM_ATEST_MUX_1 RESET_VALUE 0x00
 MUX_EN_CTRL BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 MUX_SEL BIT[3:0]

TM_ATEST_MUX_2 ADDRESS 0x00EB RW
TM_ATEST_MUX_2 RESET_VALUE 0x00
 MUX_EN_CTRL BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 MUX_SEL BIT[3:0]

TM_REFERENCES ADDRESS 0x00ED RW
TM_REFERENCES RESET_VALUE 0x00
 RR_REF_BUF_FORCE_CTRL BIT[5]
  DO_NOT_FORCE VALUE 0x0
  FORCE_ON VALUE 0x1
 RR_REF_BUF_REG_CTRL BIT[4]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 BG_BUFFER_CTRL BIT[3]
  DO_NOT_FORCE VALUE 0x0
  FORCE_ON VALUE 0x1
 BG_CTRL BIT[2]
  DO_NOT_FORCE VALUE 0x0
  FORCE_ON VALUE 0x1
 LDO_CONTROL_CTRL BIT[1]
  DO_NOT_FORCE VALUE 0x0
  FORCE_ON VALUE 0x1
 REF_LOGIC_REG_CTRL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

TM_MISC_CTL ADDRESS 0x00EE RW
TM_MISC_CTL RESET_VALUE 0x00
 FORCE_CHARGER_TEMP_REQ BIT[1]
  NORMAL VALUE 0x0
  FORCE VALUE 0x1
 FORCE_PMI_DIE_TEMP_REQ BIT[0]
  NORMAL VALUE 0x0
  FORCE VALUE 0x1

TM_RR_CTRL ADDRESS 0x00EF RW
TM_RR_CTRL RESET_VALUE 0x00
 DC_IN_CONNECTED BIT[7]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 USB_IN_CONNECTED BIT[6]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 SWITCHER_USE_DCIN_FORCE_CTRL BIT[5]
  DCIN_NOT_IN_USE VALUE 0x0
  DCIN_IN_USE VALUE 0x1
 SWITCHER_USE_USBIN_FORCE_CTRL BIT[4]
  USBIN_NOT_IN_USE VALUE 0x0
  USBIN_IN_USE VALUE 0x1
 INPUT_CUR_MUX_REG_CTRL BIT[3]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 REF_RNG_SEL_FORCE_CTRL BIT[2:1]
  REF_IS_RBIAS VALUE 0x0
  REF_IS_5_DIV_3_V VALUE 0x1
  REF_IS_5_DIV_2_V VALUE 0x2
  REF_IS_5_V VALUE 0x3
 REF_RNG_SEL_REG_CTRL BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x0D
 TRIM_NUM BIT[7:0]
  NUMBER_OF_TRIM_REGS VALUE 0x0D

THERM_GAIN ADDRESS 0x00F1 RW
THERM_GAIN RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

THERM_OFFSET ADDRESS 0x00F2 RW
THERM_OFFSET RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

DIG_5V_GAIN ADDRESS 0x00F3 RW
DIG_5V_GAIN RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

DIG_5V_OFFSET ADDRESS 0x00F4 RW
DIG_5V_OFFSET RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

USBIN_I_GAIN ADDRESS 0x00F5 RW
USBIN_I_GAIN RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

USBIN_I_OFFSET ADDRESS 0x00F6 RW
USBIN_I_OFFSET RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

DCIN_I_GAIN ADDRESS 0x00F7 RW
DCIN_I_GAIN RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

DCIN_I_OFFSET ADDRESS 0x00F8 RW
DCIN_I_OFFSET RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

DIG_2P5_V_GAIN ADDRESS 0x00F9 RW
DIG_2P5_V_GAIN RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

DIG_2P5_V_OFFSET ADDRESS 0x00FA RW
DIG_2P5_V_OFFSET RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

TMP_GAIN ADDRESS 0x00FB RW
TMP_GAIN RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

TMP_OFFSET ADDRESS 0x00FC RW
TMP_OFFSET RESET_VALUE 0x00
 TRIM_VAL BIT[7:0]

MISC_TRIM ADDRESS 0x00FD RW
MISC_TRIM RESET_VALUE 0x00
 THERM_BIAS_TRIM BIT[1:0]

FG_FT_HDR_BASE BASE 0x00004600 fg_ft_hdraddr 31:0

 fg_ft_hdr MODULE OFFSET=FG_FT_HDR_BASE+0x00000000 MAX=FG_FT_HDR_BASE+0x000000FF APRE=FG_FT_HDR_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_FT_HDR_BASE.FG_FT_HDR
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x14
 SUBTYPE BIT[7:0]

FTRIM_FG_BATT_SOC0_BYTE1 ADDRESS 0x0020 R
FTRIM_FG_BATT_SOC0_BYTE1 RESET_VALUE 0x40
 PID BIT[7:0]

FTRIM_FG_BATT_SOC0_BYTE2 ADDRESS 0x0021 R
FTRIM_FG_BATT_SOC0_BYTE2 RESET_VALUE 0x52
 OFFSET BIT[7:0]

FTRIM_FG_BATT_SOC0_BYTE3 ADDRESS 0x0022 R
FTRIM_FG_BATT_SOC0_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_SOC1_BYTE1 ADDRESS 0x0023 R
FTRIM_FG_BATT_SOC1_BYTE1 RESET_VALUE 0x40
 PID BIT[7:0]

FTRIM_FG_BATT_SOC1_BYTE2 ADDRESS 0x0024 R
FTRIM_FG_BATT_SOC1_BYTE2 RESET_VALUE 0xB8
 OFFSET BIT[7:0]

FTRIM_FG_BATT_SOC1_BYTE3 ADDRESS 0x0025 R
FTRIM_FG_BATT_SOC1_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_SOC2_BYTE1 ADDRESS 0x0026 R
FTRIM_FG_BATT_SOC2_BYTE1 RESET_VALUE 0x40
 PID BIT[7:0]

FTRIM_FG_BATT_SOC2_BYTE2 ADDRESS 0x0027 R
FTRIM_FG_BATT_SOC2_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_BATT_SOC2_BYTE3 ADDRESS 0x0028 R
FTRIM_FG_BATT_SOC2_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_SOC3_BYTE1 ADDRESS 0x0029 R
FTRIM_FG_BATT_SOC3_BYTE1 RESET_VALUE 0x40
 PID BIT[7:0]

FTRIM_FG_BATT_SOC3_BYTE2 ADDRESS 0x002A R
FTRIM_FG_BATT_SOC3_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_BATT_SOC3_BYTE3 ADDRESS 0x002B R
FTRIM_FG_BATT_SOC3_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_SOC4_BYTE1 ADDRESS 0x002C R
FTRIM_FG_BATT_SOC4_BYTE1 RESET_VALUE 0x40
 PID BIT[7:0]

FTRIM_FG_BATT_SOC4_BYTE2 ADDRESS 0x002D R
FTRIM_FG_BATT_SOC4_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_BATT_SOC4_BYTE3 ADDRESS 0x002E R
FTRIM_FG_BATT_SOC4_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BCL5_BYTE1 ADDRESS 0x002F R
FTRIM_FG_BCL5_BYTE1 RESET_VALUE 0x42
 PID BIT[7:0]

FTRIM_FG_BCL5_BYTE2 ADDRESS 0x0030 R
FTRIM_FG_BCL5_BYTE2 RESET_VALUE 0x6A
 OFFSET BIT[7:0]

FTRIM_FG_BCL5_BYTE3 ADDRESS 0x0031 R
FTRIM_FG_BCL5_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BCL6_BYTE1 ADDRESS 0x0032 R
FTRIM_FG_BCL6_BYTE1 RESET_VALUE 0x42
 PID BIT[7:0]

FTRIM_FG_BCL6_BYTE2 ADDRESS 0x0033 R
FTRIM_FG_BCL6_BYTE2 RESET_VALUE 0x80
 OFFSET BIT[7:0]

FTRIM_FG_BCL6_BYTE3 ADDRESS 0x0034 R
FTRIM_FG_BCL6_BYTE3 RESET_VALUE 0x08
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BCL7_BYTE1 ADDRESS 0x0035 R
FTRIM_FG_BCL7_BYTE1 RESET_VALUE 0x42
 PID BIT[7:0]

FTRIM_FG_BCL7_BYTE2 ADDRESS 0x0036 R
FTRIM_FG_BCL7_BYTE2 RESET_VALUE 0x84
 OFFSET BIT[7:0]

FTRIM_FG_BCL7_BYTE3 ADDRESS 0x0037 R
FTRIM_FG_BCL7_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BCL8_BYTE1 ADDRESS 0x0038 R
FTRIM_FG_BCL8_BYTE1 RESET_VALUE 0x42
 PID BIT[7:0]

FTRIM_FG_BCL8_BYTE2 ADDRESS 0x0039 R
FTRIM_FG_BCL8_BYTE2 RESET_VALUE 0x86
 OFFSET BIT[7:0]

FTRIM_FG_BCL8_BYTE3 ADDRESS 0x003A R
FTRIM_FG_BCL8_BYTE3 RESET_VALUE 0x10
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BCL9_BYTE1 ADDRESS 0x003B R
FTRIM_FG_BCL9_BYTE1 RESET_VALUE 0x42
 PID BIT[7:0]

FTRIM_FG_BCL9_BYTE2 ADDRESS 0x003C R
FTRIM_FG_BCL9_BYTE2 RESET_VALUE 0x90
 OFFSET BIT[7:0]

FTRIM_FG_BCL9_BYTE3 ADDRESS 0x003D R
FTRIM_FG_BCL9_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BCL10_BYTE1 ADDRESS 0x003E R
FTRIM_FG_BCL10_BYTE1 RESET_VALUE 0x42
 PID BIT[7:0]

FTRIM_FG_BCL10_BYTE2 ADDRESS 0x003F R
FTRIM_FG_BCL10_BYTE2 RESET_VALUE 0xA3
 OFFSET BIT[7:0]

FTRIM_FG_BCL10_BYTE3 ADDRESS 0x0040 R
FTRIM_FG_BCL10_BYTE3 RESET_VALUE 0x28
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BCL11_BYTE1 ADDRESS 0x0041 R
FTRIM_FG_BCL11_BYTE1 RESET_VALUE 0x42
 PID BIT[7:0]

FTRIM_FG_BCL11_BYTE2 ADDRESS 0x0042 R
FTRIM_FG_BCL11_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_BCL11_BYTE3 ADDRESS 0x0043 R
FTRIM_FG_BCL11_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BCL12_BYTE1 ADDRESS 0x0044 R
FTRIM_FG_BCL12_BYTE1 RESET_VALUE 0x42
 PID BIT[7:0]

FTRIM_FG_BCL12_BYTE2 ADDRESS 0x0045 R
FTRIM_FG_BCL12_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_BCL12_BYTE3 ADDRESS 0x0046 R
FTRIM_FG_BCL12_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BCL13_BYTE1 ADDRESS 0x0047 R
FTRIM_FG_BCL13_BYTE1 RESET_VALUE 0x42
 PID BIT[7:0]

FTRIM_FG_BCL13_BYTE2 ADDRESS 0x0048 R
FTRIM_FG_BCL13_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_BCL13_BYTE3 ADDRESS 0x0049 R
FTRIM_FG_BCL13_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_INFO14_BYTE1 ADDRESS 0x004A R
FTRIM_FG_BATT_INFO14_BYTE1 RESET_VALUE 0x41
 PID BIT[7:0]

FTRIM_FG_BATT_INFO14_BYTE2 ADDRESS 0x004B R
FTRIM_FG_BATT_INFO14_BYTE2 RESET_VALUE 0x56
 OFFSET BIT[7:0]

FTRIM_FG_BATT_INFO14_BYTE3 ADDRESS 0x004C R
FTRIM_FG_BATT_INFO14_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_INFO15_BYTE1 ADDRESS 0x004D R
FTRIM_FG_BATT_INFO15_BYTE1 RESET_VALUE 0x41
 PID BIT[7:0]

FTRIM_FG_BATT_INFO15_BYTE2 ADDRESS 0x004E R
FTRIM_FG_BATT_INFO15_BYTE2 RESET_VALUE 0x5C
 OFFSET BIT[7:0]

FTRIM_FG_BATT_INFO15_BYTE3 ADDRESS 0x004F R
FTRIM_FG_BATT_INFO15_BYTE3 RESET_VALUE 0x10
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_INFO16_BYTE1 ADDRESS 0x0050 R
FTRIM_FG_BATT_INFO16_BYTE1 RESET_VALUE 0x41
 PID BIT[7:0]

FTRIM_FG_BATT_INFO16_BYTE2 ADDRESS 0x0051 R
FTRIM_FG_BATT_INFO16_BYTE2 RESET_VALUE 0x62
 OFFSET BIT[7:0]

FTRIM_FG_BATT_INFO16_BYTE3 ADDRESS 0x0052 R
FTRIM_FG_BATT_INFO16_BYTE3 RESET_VALUE 0x10
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_INFO17_BYTE1 ADDRESS 0x0053 R
FTRIM_FG_BATT_INFO17_BYTE1 RESET_VALUE 0x41
 PID BIT[7:0]

FTRIM_FG_BATT_INFO17_BYTE2 ADDRESS 0x0054 R
FTRIM_FG_BATT_INFO17_BYTE2 RESET_VALUE 0x69
 OFFSET BIT[7:0]

FTRIM_FG_BATT_INFO17_BYTE3 ADDRESS 0x0055 R
FTRIM_FG_BATT_INFO17_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_INFO18_BYTE1 ADDRESS 0x0056 R
FTRIM_FG_BATT_INFO18_BYTE1 RESET_VALUE 0x41
 PID BIT[7:0]

FTRIM_FG_BATT_INFO18_BYTE2 ADDRESS 0x0057 R
FTRIM_FG_BATT_INFO18_BYTE2 RESET_VALUE 0x71
 OFFSET BIT[7:0]

FTRIM_FG_BATT_INFO18_BYTE3 ADDRESS 0x0058 R
FTRIM_FG_BATT_INFO18_BYTE3 RESET_VALUE 0x04
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_INFO19_BYTE1 ADDRESS 0x0059 R
FTRIM_FG_BATT_INFO19_BYTE1 RESET_VALUE 0x41
 PID BIT[7:0]

FTRIM_FG_BATT_INFO19_BYTE2 ADDRESS 0x005A R
FTRIM_FG_BATT_INFO19_BYTE2 RESET_VALUE 0x73
 OFFSET BIT[7:0]

FTRIM_FG_BATT_INFO19_BYTE3 ADDRESS 0x005B R
FTRIM_FG_BATT_INFO19_BYTE3 RESET_VALUE 0x0C
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_INFO20_BYTE1 ADDRESS 0x005C R
FTRIM_FG_BATT_INFO20_BYTE1 RESET_VALUE 0x41
 PID BIT[7:0]

FTRIM_FG_BATT_INFO20_BYTE2 ADDRESS 0x005D R
FTRIM_FG_BATT_INFO20_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_BATT_INFO20_BYTE3 ADDRESS 0x005E R
FTRIM_FG_BATT_INFO20_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_INFO21_BYTE1 ADDRESS 0x005F R
FTRIM_FG_BATT_INFO21_BYTE1 RESET_VALUE 0x41
 PID BIT[7:0]

FTRIM_FG_BATT_INFO21_BYTE2 ADDRESS 0x0060 R
FTRIM_FG_BATT_INFO21_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_BATT_INFO21_BYTE3 ADDRESS 0x0061 R
FTRIM_FG_BATT_INFO21_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_BATT_INFO22_BYTE1 ADDRESS 0x0062 R
FTRIM_FG_BATT_INFO22_BYTE1 RESET_VALUE 0x41
 PID BIT[7:0]

FTRIM_FG_BATT_INFO22_BYTE2 ADDRESS 0x0063 R
FTRIM_FG_BATT_INFO22_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_BATT_INFO22_BYTE3 ADDRESS 0x0064 R
FTRIM_FG_BATT_INFO22_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_ADC_RR23_BYTE1 ADDRESS 0x0065 R
FTRIM_FG_ADC_RR23_BYTE1 RESET_VALUE 0x45
 PID BIT[7:0]

FTRIM_FG_ADC_RR23_BYTE2 ADDRESS 0x0066 R
FTRIM_FG_ADC_RR23_BYTE2 RESET_VALUE 0x54
 OFFSET BIT[7:0]

FTRIM_FG_ADC_RR23_BYTE3 ADDRESS 0x0067 R
FTRIM_FG_ADC_RR23_BYTE3 RESET_VALUE 0x08
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_ADC_RR24_BYTE1 ADDRESS 0x0068 R
FTRIM_FG_ADC_RR24_BYTE1 RESET_VALUE 0x45
 PID BIT[7:0]

FTRIM_FG_ADC_RR24_BYTE2 ADDRESS 0x0069 R
FTRIM_FG_ADC_RR24_BYTE2 RESET_VALUE 0x58
 OFFSET BIT[7:0]

FTRIM_FG_ADC_RR24_BYTE3 ADDRESS 0x006A R
FTRIM_FG_ADC_RR24_BYTE3 RESET_VALUE 0x10
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_ADC_RR25_BYTE1 ADDRESS 0x006B R
FTRIM_FG_ADC_RR25_BYTE1 RESET_VALUE 0x45
 PID BIT[7:0]

FTRIM_FG_ADC_RR25_BYTE2 ADDRESS 0x006C R
FTRIM_FG_ADC_RR25_BYTE2 RESET_VALUE 0x88
 OFFSET BIT[7:0]

FTRIM_FG_ADC_RR25_BYTE3 ADDRESS 0x006D R
FTRIM_FG_ADC_RR25_BYTE3 RESET_VALUE 0x10
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_ADC_RR26_BYTE1 ADDRESS 0x006E R
FTRIM_FG_ADC_RR26_BYTE1 RESET_VALUE 0x45
 PID BIT[7:0]

FTRIM_FG_ADC_RR26_BYTE2 ADDRESS 0x006F R
FTRIM_FG_ADC_RR26_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_ADC_RR26_BYTE3 ADDRESS 0x0070 R
FTRIM_FG_ADC_RR26_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_ADC_RR27_BYTE1 ADDRESS 0x0071 R
FTRIM_FG_ADC_RR27_BYTE1 RESET_VALUE 0x45
 PID BIT[7:0]

FTRIM_FG_ADC_RR27_BYTE2 ADDRESS 0x0072 R
FTRIM_FG_ADC_RR27_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_ADC_RR27_BYTE3 ADDRESS 0x0073 R
FTRIM_FG_ADC_RR27_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_ADC_RR28_BYTE1 ADDRESS 0x0074 R
FTRIM_FG_ADC_RR28_BYTE1 RESET_VALUE 0x45
 PID BIT[7:0]

FTRIM_FG_ADC_RR28_BYTE2 ADDRESS 0x0075 R
FTRIM_FG_ADC_RR28_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_ADC_RR28_BYTE3 ADDRESS 0x0076 R
FTRIM_FG_ADC_RR28_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_LMH29_BYTE1 ADDRESS 0x0077 R
FTRIM_FG_LMH29_BYTE1 RESET_VALUE 0x43
 PID BIT[7:0]

FTRIM_FG_LMH29_BYTE2 ADDRESS 0x0078 R
FTRIM_FG_LMH29_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_LMH29_BYTE3 ADDRESS 0x0079 R
FTRIM_FG_LMH29_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_LMH30_BYTE1 ADDRESS 0x007A R
FTRIM_FG_LMH30_BYTE1 RESET_VALUE 0x43
 PID BIT[7:0]

FTRIM_FG_LMH30_BYTE2 ADDRESS 0x007B R
FTRIM_FG_LMH30_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_LMH30_BYTE3 ADDRESS 0x007C R
FTRIM_FG_LMH30_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_LMH31_BYTE1 ADDRESS 0x007D R
FTRIM_FG_LMH31_BYTE1 RESET_VALUE 0x43
 PID BIT[7:0]

FTRIM_FG_LMH31_BYTE2 ADDRESS 0x007E R
FTRIM_FG_LMH31_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_LMH31_BYTE3 ADDRESS 0x007F R
FTRIM_FG_LMH31_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_MEM_IF32_BYTE1 ADDRESS 0x0080 R
FTRIM_FG_MEM_IF32_BYTE1 RESET_VALUE 0x44
 PID BIT[7:0]

FTRIM_FG_MEM_IF32_BYTE2 ADDRESS 0x0081 R
FTRIM_FG_MEM_IF32_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_MEM_IF32_BYTE3 ADDRESS 0x0082 R
FTRIM_FG_MEM_IF32_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_MEM_IF33_BYTE1 ADDRESS 0x0083 R
FTRIM_FG_MEM_IF33_BYTE1 RESET_VALUE 0x44
 PID BIT[7:0]

FTRIM_FG_MEM_IF33_BYTE2 ADDRESS 0x0084 R
FTRIM_FG_MEM_IF33_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_MEM_IF33_BYTE3 ADDRESS 0x0085 R
FTRIM_FG_MEM_IF33_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

FTRIM_FG_MEM_IF34_BYTE1 ADDRESS 0x0086 R
FTRIM_FG_MEM_IF34_BYTE1 RESET_VALUE 0x44
 PID BIT[7:0]

FTRIM_FG_MEM_IF34_BYTE2 ADDRESS 0x0087 R
FTRIM_FG_MEM_IF34_BYTE2 RESET_VALUE 0x00
 OFFSET BIT[7:0]

FTRIM_FG_MEM_IF34_BYTE3 ADDRESS 0x0088 R
FTRIM_FG_MEM_IF34_BYTE3 RESET_VALUE 0x00
 NUM BIT[7:2]
 SID BIT[1:0]

END_TRIM_COPY_SUBROUTINE ADDRESS 0x0089 R
END_TRIM_COPY_SUBROUTINE RESET_VALUE 0x00
 PID BIT[7:0]

FG_DMA0_BASE BASE 0x00004800 fg_dma0addr 31:0

 fg_dma0 MODULE OFFSET=FG_DMA0_BASE+0x00000000 MAX=FG_DMA0_BASE+0x000000FF APRE=FG_DMA0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_DMA0_BASE.FG_DMA0

FG_DMA1_BASE BASE 0x00004900 fg_dma1addr 31:0

 fg_dma1 MODULE OFFSET=FG_DMA1_BASE+0x00000000 MAX=FG_DMA1_BASE+0x000000FF APRE=FG_DMA1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_DMA1_BASE.FG_DMA1

FG_DMA2_BASE BASE 0x00004A00 fg_dma2addr 31:0

 fg_dma2 MODULE OFFSET=FG_DMA2_BASE+0x00000000 MAX=FG_DMA2_BASE+0x000000FF APRE=FG_DMA2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_DMA2_BASE.FG_DMA2

FG_DMA3_BASE BASE 0x00004B00 fg_dma3addr 31:0

 fg_dma3 MODULE OFFSET=FG_DMA3_BASE+0x00000000 MAX=FG_DMA3_BASE+0x000000FF APRE=FG_DMA3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.FG_DMA3_BASE.FG_DMA3

XO_BASE BASE 0x00005000 xoaddr 31:0

 xo MODULE OFFSET=XO_BASE+0x00000000 MAX=XO_BASE+0x000000FF APRE=XO_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.XO_BASE.XO
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  XO_CORE VALUE 0x01
  XO_CORE_38P4MHZ VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x30
 XO_OK BIT[7]
  XO_OFF VALUE 0x0
  XO_ON VALUE 0x1
 HW_SLEEP_B BIT[6]
  PMIC_HW_SLEEP VALUE 0x0
  PMIC_HW_AWAKE VALUE 0x1
 RF_LOWPWR_MODE BIT[5]
  RF_IN_HIGHPOWER VALUE 0x0
  RF_IN_LOWPOWER VALUE 0x1
 XO_LOWPWR_MODE BIT[4]
  XO_IN_HIGHPOWER VALUE 0x0
  XO_IN_LOWPOWER VALUE 0x1
 RF_VREG_OK BIT[1]
  VREG_RF_VOLTAGE_LOW VALUE 0x0
  VREG_RF_VOLTAGE_OK VALUE 0x1
 XO_VREG_OK BIT[0]
  VREG_XO_VOLTAGE_LOW VALUE 0x0
  VREG_XO_VOLTAGE_OK VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
 MUX_CTL BIT[1:0]
  AUTO VALUE 0x0
  VREG_XO VALUE 0x1
  UNUSED VALUE 0x2
  XVDD VALUE 0x3

LDO_RF_VOLTAGE_CTL2 ADDRESS 0x0042 RW
LDO_RF_VOLTAGE_CTL2 RESET_VALUE 0x01
 RF_VSET BIT[3:0]

LDO_XO_VOLTAGE_CTL2 ADDRESS 0x0043 RW
LDO_XO_VOLTAGE_CTL2 RESET_VALUE 0x05
 XO_VSET BIT[3:0]

MODE_CTL1 ADDRESS 0x0044 RW
MODE_CTL1 RESET_VALUE 0x00
 RF_PREBUFF_MODE BIT[0]
  NPM VALUE 0x0
  HPM VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 XO_EN BIT[7]
  XO_NOT_FORCED VALUE 0x0
  XO_FORCED_ON VALUE 0x1

LDO_RF_EN_CTL ADDRESS 0x0047 RW
LDO_RF_EN_CTL RESET_VALUE 0x00
 RF_EN_LDO_INT BIT[7]
  LDO_NOT_FORCE_ENABLED VALUE 0x0
  LDO_FORCE_ENABLED VALUE 0x1

LDO_XO_EN_CTL ADDRESS 0x0048 RW
LDO_XO_EN_CTL RESET_VALUE 0x01
 XO_EN_LDO_INT BIT[7]
  LDO_NOT_FORCE_ENABLED VALUE 0x0
  LDO_FORCE_ENABLED VALUE 0x1
 FOLLOW_ALT_CLK_EN BIT[0]
  NOT_FOLLOW_ALT_ENABLED VALUE 0x0
  FOLLOW_ALT_CLK_ENABLED VALUE 0x1

LDO_RF_PD_CTL ADDRESS 0x0049 RW
LDO_RF_PD_CTL RESET_VALUE 0x01
 RF_PULLDN_EN BIT[0]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

LDO_XO_PD_CTL ADDRESS 0x004A RW
LDO_XO_PD_CTL RESET_VALUE 0x01
 XO_PULLDN_EN BIT[0]
  PULLDN_DIABLED VALUE 0x0
  PULLDN_ENABLED VALUE 0x1

XO_FREQ ADDRESS 0x004B RW
XO_FREQ RESET_VALUE 0x01
 XO_FREQ BIT[0]
  XO_LOW_FREQ VALUE 0x0
  XO_HIGH_FREQ VALUE 0x1

XO_TIMER1 ADDRESS 0x004C RW
XO_TIMER1 RESET_VALUE 0xA7
 DELAY BIT[7:0]

LDO_RF_LOW_PWR_CTL ADDRESS 0x004D RW
LDO_RF_LOW_PWR_CTL RESET_VALUE 0x01
 RF_FORCE BIT[7]
  NOT_FORCE_ENABLED VALUE 0x0
  FORCE_ENABLED VALUE 0x1
 RF_FOLLOW_HW BIT[0]
  NOT_FOLLOW_HW VALUE 0x0
  FOLLOW_HW VALUE 0x1

LDO_XO_LOW_PWR_CTL ADDRESS 0x004E RW
LDO_XO_LOW_PWR_CTL RESET_VALUE 0x01
 XO_FORCE BIT[7]
  NOT_FORCE_ENABLED VALUE 0x0
  FORCE_ENABLED VALUE 0x1
 XO_FOLLOW_HW BIT[0]
  NOT_FOLLOW_HW VALUE 0x0
  FOLLOW_HW VALUE 0x1

LDO_XO_VREF_EN_CTL ADDRESS 0x004F RW
LDO_XO_VREF_EN_CTL RESET_VALUE 0x00
 XO_VREF_EN_LDO_INT BIT[7]
  LDO_NOT_FORCE_VREF_ENABLED VALUE 0x0
  LDO_FORCE_VREF_ENABLED VALUE 0x1
 FOLLOW_XO_VREF_EN BIT[0]
  NOT_FOLLOW_VREF_ENABLED VALUE 0x0
  FOLLOW_VREF_ENABLED VALUE 0x1

LDO_RF_VREF_EN_CTL ADDRESS 0x0050 RW
LDO_RF_VREF_EN_CTL RESET_VALUE 0x00
 RF_VREF_EN_LDO_INT BIT[7]
  LDO_NOT_FORCE_VREF_ENABLED VALUE 0x0
  LDO_FORCE_VREF_ENABLED VALUE 0x1
 FOLLOW_RF_VREF_EN BIT[0]
  NOT_FOLLOW_VREF_ENABLED VALUE 0x0
  FOLLOW_VREF_ENABLED VALUE 0x1

SPARE1 ADDRESS 0x0051 RW
SPARE1 RESET_VALUE 0x00
 RFU BIT[7:0]

SPARE2 ADDRESS 0x0052 RW
SPARE2 RESET_VALUE 0x00
 RFU BIT[7:0]

SPARE3 ADDRESS 0x0053 RW
SPARE3 RESET_VALUE 0x00
 RFU BIT[7:0]

XO_COMP ADDRESS 0x0058 RW
XO_COMP RESET_VALUE 0x00
 CAP_VAL BIT[4:0]

XO_COMP_CTL ADDRESS 0x0059 RW
XO_COMP_CTL RESET_VALUE 0x80
 COMP_EN BIT[7]
  XO_COMP_CAP_FOLLOW_HARDWARE VALUE 0x0
  XO_COMP_CAP_FORCED_ON VALUE 0x1

XO_STEPPER ADDRESS 0x005A RW
XO_STEPPER RESET_VALUE 0xA0
 XO_FAST_START_EN BIT[7]
  XO_FASTSTART_DIS VALUE 0x0
  XO_FAST_START_EN VALUE 0x1
 SS_RATE BIT[5:4]
  TCXO_DIV_8 VALUE 0x0
  TCXO_DIV_16 VALUE 0x1
  TCXO_DIV_128 VALUE 0x2
  TCXO_DIV_256 VALUE 0x3
 XO_FAST_START_DLY BIT[3:0]

XO_ADJ_FINE ADDRESS 0x005C RW
XO_ADJ_FINE RESET_VALUE 0x00
 XO_ADJUST_CAP BIT[5:0]

ICTL ADDRESS 0x005E RW
ICTL RESET_VALUE 0xFF
 MISSION BIT[7:4]
 SLEEP BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1_SEL BIT[7:5]
  HIZ VALUE 0x0
  RAW_XO_CLK VALUE 0x1
  OUTBUFF_EN VALUE 0x2
  OUTBUFF_EN_DLY VALUE 0x3
  STEPPER_DONE VALUE 0x4
  SLEEP_B VALUE 0x5
 XO_AGC_TEST_EN BIT[4]
  ATEST1_HI_Z VALUE 0x0
  XO_AGC_ON_ATEST VALUE 0x1
 ADJ_CODE_TEST BIT[3]
  GRAY_CODE VALUE 0x0
  BINARY_CODE VALUE 0x1
 SS_RESET BIT[2]
  NORMAL VALUE 0x0
  RESET_STEPPER VALUE 0x1
 RF_PREBUF_FOLLOW_BB BIT[1]
  RFPREBUFF_NOT_FOLLOW_BB VALUE 0x0
  RFPREBUFF_FOLLOW_BB VALUE 0x1

TEST2 ADDRESS 0x00E4 RW
TEST2 RESET_VALUE 0x00
 RF_OUT_DTEST BIT[6]
  DRIVE_RF_NORMAL VALUE 0x0
  DRIVE_RF_FROM_DTEST2 VALUE 0x1
 RF_OUT_TEST BIT[5:4]
  RF_NORMAL VALUE 0x0
  RF_DISABLED VALUE 0x1
 BB_OUT_DTEST BIT[2]
  DRIVE_BB_NORMAL VALUE 0x0
  DRIVE_BB_FROM_DTEST2 VALUE 0x1
 BB_OUT_TEST BIT[1:0]
  BB_NORMAL VALUE 0x0
  BB_DISABLED VALUE 0x1

TEST3 ADDRESS 0x00E6 RW
TEST3 RESET_VALUE 0x00
 LDO_RF_ATEST BIT[1]
  ATEST_HIGHZ VALUE 0x0
  ATEST_VREG_OUT VALUE 0x1
 LDO_XO_ATEST BIT[0]
  ATEST_HIGHZ VALUE 0x0
  ATEST_VREG_OUT VALUE 0x1

TEST4 ADDRESS 0x00E8 RW
TEST4 RESET_VALUE 0x00
 LNBBCLK_EQUAL_XO BIT[0]
  NOT_EQUAL_XO VALUE 0x0
  EQUAL_XO VALUE 0x1

LN_BB_CLK1_BASE BASE 0x00005100 ln_bb_clk1addr 31:0

 ln_bb_clk1 MODULE OFFSET=LN_BB_CLK1_BASE+0x00000000 MAX=LN_BB_CLK1_BASE+0x000000FF APRE=LN_BB_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LN_BB_CLK1_BASE.LN_BB_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  BB_CLK VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  CLK_OFF VALUE 0x0
  CLK_ON VALUE 0x1
 CLK_ENA_HOLD BIT[6]
  CLK_UNLATCH VALUE 0x0
  CLK_LATCH VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x02
 OUT_EDGE BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

CLKBUFF_HOLD_CTL ADDRESS 0x0045 RW
CLKBUFF_HOLD_CTL RESET_VALUE 0x00
 CLKBUFF_HOLD BIT[3:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  CLK_NOT_FORCE VALUE 0x0
  CLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

CLK_EN_CTL ADDRESS 0x0047 RW
CLK_EN_CTL RESET_VALUE 0x00
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

CLK_TIMER ADDRESS 0x004C RW
CLK_TIMER RESET_VALUE 0x00
 DELAY BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 CLKBUFF_TEST_EN BIT[1]
  CLKBUFF_DISA VALUE 0x0
  CLKBUFF_ENA VALUE 0x1
 ATEST_EN BIT[0]
  ATEST_HI_Z VALUE 0x0
  CLK_DC_DFT VALUE 0x1

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x01
 OUTBUFF_TIMING BIT[0]
  SINGLE_CLK VALUE 0x0
  DOUBLE_CLK VALUE 0x1

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 CLKBUFF_TO_DTEST BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CLKBUFF_DRIVE_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

LN_BB_CLK2_BASE BASE 0x00005200 ln_bb_clk2addr 31:0

 ln_bb_clk2 MODULE OFFSET=LN_BB_CLK2_BASE+0x00000000 MAX=LN_BB_CLK2_BASE+0x000000FF APRE=LN_BB_CLK2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LN_BB_CLK2_BASE.LN_BB_CLK2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  BB_CLK VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  CLK_OFF VALUE 0x0
  CLK_ON VALUE 0x1
 CLK_ENA_HOLD BIT[6]
  CLK_UNLATCH VALUE 0x0
  CLK_LATCH VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x02
 OUT_EDGE BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

CLKBUFF_HOLD_CTL ADDRESS 0x0045 RW
CLKBUFF_HOLD_CTL RESET_VALUE 0x00
 CLKBUFF_HOLD BIT[3:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  CLK_NOT_FORCE VALUE 0x0
  CLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

CLK_EN_CTL ADDRESS 0x0047 RW
CLK_EN_CTL RESET_VALUE 0x00
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

CLK_TIMER ADDRESS 0x004C RW
CLK_TIMER RESET_VALUE 0x00
 DELAY BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 CLKBUFF_TEST_EN BIT[1]
  CLKBUFF_DISA VALUE 0x0
  CLKBUFF_ENA VALUE 0x1
 ATEST_EN BIT[0]
  ATEST_HI_Z VALUE 0x0
  CLK_DC_DFT VALUE 0x1

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x01
 OUTBUFF_TIMING BIT[0]
  SINGLE_CLK VALUE 0x0
  DOUBLE_CLK VALUE 0x1

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 CLKBUFF_TO_DTEST BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CLKBUFF_DRIVE_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

LN_BB_CLK3_BASE BASE 0x00005300 ln_bb_clk3addr 31:0

 ln_bb_clk3 MODULE OFFSET=LN_BB_CLK3_BASE+0x00000000 MAX=LN_BB_CLK3_BASE+0x000000FF APRE=LN_BB_CLK3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LN_BB_CLK3_BASE.LN_BB_CLK3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  BB_CLK VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  CLK_OFF VALUE 0x0
  CLK_ON VALUE 0x1
 CLK_ENA_HOLD BIT[6]
  CLK_UNLATCH VALUE 0x0
  CLK_LATCH VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x02
 OUT_EDGE BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

CLKBUFF_HOLD_CTL ADDRESS 0x0045 RW
CLKBUFF_HOLD_CTL RESET_VALUE 0x00
 CLKBUFF_HOLD BIT[3:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  CLK_NOT_FORCE VALUE 0x0
  CLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

CLK_EN_CTL ADDRESS 0x0047 RW
CLK_EN_CTL RESET_VALUE 0x00
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

CLK_TIMER ADDRESS 0x004C RW
CLK_TIMER RESET_VALUE 0x00
 DELAY BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 CLKBUFF_TEST_EN BIT[1]
  CLKBUFF_DISA VALUE 0x0
  CLKBUFF_ENA VALUE 0x1
 ATEST_EN BIT[0]
  ATEST_HI_Z VALUE 0x0
  CLK_DC_DFT VALUE 0x1

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x01
 OUTBUFF_TIMING BIT[0]
  SINGLE_CLK VALUE 0x0
  DOUBLE_CLK VALUE 0x1

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 CLKBUFF_TO_DTEST BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CLKBUFF_DRIVE_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RF_CLK1_BASE BASE 0x00005400 rf_clk1addr 31:0

 rf_clk1 MODULE OFFSET=RF_CLK1_BASE+0x00000000 MAX=RF_CLK1_BASE+0x000000FF APRE=RF_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.RF_CLK1_BASE.RF_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]
  RF_CLK VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  CLK_OFF VALUE 0x0
  CLK_ON VALUE 0x1
 CLK_ENA_HOLD BIT[6]
  CLK_UNLATCH VALUE 0x0
  CLK_LATCH VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x02
 OUT_EDGE BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

CLKBUFF_HOLD_CTL ADDRESS 0x0045 RW
CLKBUFF_HOLD_CTL RESET_VALUE 0x00
 CLKBUFF_HOLD BIT[3:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  CLK_NOT_FORCE VALUE 0x0
  CLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

CLK_EN_CTL ADDRESS 0x0047 RW
CLK_EN_CTL RESET_VALUE 0x00
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x00
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

CLK_TIMER ADDRESS 0x004C RW
CLK_TIMER RESET_VALUE 0x00
 DELAY BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 CLKBUFF_TEST_EN BIT[1]
  CLKBUFF_DISA VALUE 0x0
  CLKBUFF_ENA VALUE 0x1
 ATEST_EN BIT[0]
  ATEST_HI_Z VALUE 0x0
  CLK_DC_DFT VALUE 0x1

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x01
 OUTBUFF_TIMING BIT[0]
  SINGLE_CLK VALUE 0x0
  DOUBLE_CLK VALUE 0x1

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 CLKBUFF_TO_DTEST BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CLKBUFF_DRIVE_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

RF_CLK2_BASE BASE 0x00005500 rf_clk2addr 31:0

 rf_clk2 MODULE OFFSET=RF_CLK2_BASE+0x00000000 MAX=RF_CLK2_BASE+0x000000FF APRE=RF_CLK2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.RF_CLK2_BASE.RF_CLK2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x02
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]
  RF_CLK VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 CLK_OK BIT[7]
  CLK_OFF VALUE 0x0
  CLK_ON VALUE 0x1
 CLK_ENA_HOLD BIT[6]
  CLK_UNLATCH VALUE 0x0
  CLK_LATCH VALUE 0x1

EDGE_CTL1 ADDRESS 0x0043 RW
EDGE_CTL1 RESET_VALUE 0x02
 OUT_EDGE BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

CLKBUFF_HOLD_CTL ADDRESS 0x0045 RW
CLKBUFF_HOLD_CTL RESET_VALUE 0x00
 CLKBUFF_HOLD BIT[3:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 CLK_EN BIT[7]
  CLK_NOT_FORCE VALUE 0x0
  CLK_FORCE_EN VALUE 0x1
 PC_POLARITY BIT[1]
  POS_PINCONTROL_POLARITY VALUE 0x0
  NEG_PINCONTROL_POLARITY VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

CLK_EN_CTL ADDRESS 0x0047 RW
CLK_EN_CTL RESET_VALUE 0x00
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x00
 PD_EN BIT[7]
  PULLDN_DIS VALUE 0x0
  PULLDN_EN VALUE 0x1

CLK_TIMER ADDRESS 0x004C RW
CLK_TIMER RESET_VALUE 0x00
 DELAY BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 CLKBUFF_TEST_EN BIT[1]
  CLKBUFF_DISA VALUE 0x0
  CLKBUFF_ENA VALUE 0x1
 ATEST_EN BIT[0]
  ATEST_HI_Z VALUE 0x0
  CLK_DC_DFT VALUE 0x1

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x01
 OUTBUFF_TIMING BIT[0]
  SINGLE_CLK VALUE 0x0
  DOUBLE_CLK VALUE 0x1

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 CLKBUFF_TO_DTEST BIT[1]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1
 CLKBUFF_DRIVE_EN BIT[0]
  DISABLE VALUE 0x0
  ENABLE VALUE 0x1

CLK_DIST_BASE BASE 0x00005900 clk_distaddr 31:0

 clk_dist MODULE OFFSET=CLK_DIST_BASE+0x00000000 MAX=CLK_DIST_BASE+0x000000FF APRE=CLK_DIST_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.CLK_DIST_BASE.CLK_DIST
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x05
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x03
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
 SUBTYPE BIT[7:0]
  CLK_DIST VALUE 0x02

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x07
 HFRC_OK BIT[7]
  HFRC_OFF VALUE 0x0
  HFRC_ON VALUE 0x1
 IDSS_REQ_XO BIT[6]
  NOT_REQUEST_XO VALUE 0x0
  REQUEST_XO VALUE 0x1
 HF_GP_SEL_STATUS BIT[5]
  SEL_HFRC VALUE 0x0
  SEL_XO VALUE 0x1
 HF_SMPS_SEL_STATUS BIT[4]
  SEL_HFRC VALUE 0x0
  SEL_XO VALUE 0x1
 SLP_CLK_PAD_VREG_OK BIT[3]
  SLP_CLK_PAD_VREG_NOT_OK VALUE 0x0
  SLP_CLK_PAD_VREG_OK VALUE 0x1
 SLP_CLK_SOURCE BIT[2:0]
  RESERVED_0 VALUE 0x0
  EXT_32K VALUE 0x1
  CALRC1 VALUE 0x2
  LFRC_DIV2 VALUE 0x3
  RESERVED_4 VALUE 0x4
  XO_DIV VALUE 0x5
  RESERVED_6 VALUE 0x6
  AON_32K VALUE 0x7

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 SMPS_GP_REQ BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 CLK32K_HALT_DET_RT_STS BIT[1]
  SLP_CLK_NOT_HALT VALUE 0x0
  SLP_CLK_HALT VALUE 0x1
 XO_HALT_DET_RT_STS BIT[0]
  XO_NOT_HALT VALUE 0x0
  XO_HALT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 CLK32K_HALT_DET_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 XO_HALT_DET_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 CLK32K_HALT_DET_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 XO_HALT_DET_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 CLK32K_HALT_DET_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 XO_HALT_DET_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 CLK32K_HALT_DET_LATCHED_CLR BIT[1]
 XO_HALT_DET_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 CLK32K_HALT_DET_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 XO_HALT_DET_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 CLK32K_HALT_DET_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 XO_HALT_DET_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 CLK32K_HALT_DET_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 XO_HALT_DET_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 CLK32K_HALT_DET_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 XO_HALT_DET_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

CLK_CTL1 ADDRESS 0x0040 RW
CLK_CTL1 RESET_VALUE 0x14
 SMPS_CLK_SEL BIT[5:4]
  SMPS_CLK_BASE_ON_WARM_SLEEP_B_AND_HF_HALT_B VALUE 0x0
  SMPS_CLK_HFRC VALUE 0x1
  SMPS_CLK_XO VALUE 0x2
  SMPS_CLK_BASE_ON_HALT_B VALUE 0x3
 GPCLK_SEL BIT[3:2]
  GP_CLK_BASE_ON_WARM_SLEEP_B_AND_HF_HALT_B VALUE 0x0
  GP_CLK_HFRC VALUE 0x1
  GP_CLK_XO VALUE 0x2
  GP_CLK_BASE_ON_HALT_B VALUE 0x3

CLK_CTL2 ADDRESS 0x0041 RW
CLK_CTL2 RESET_VALUE 0x00
 EN_ALT_SC BIT[7]
  ALT_SC_DIVIDER_DIS VALUE 0x0
  ALT_SC_DIVIDER_EN VALUE 0x1
 SEL_ALT_SC BIT[0]
  ALT_SC_OFF VALUE 0x0
  ALT_SC_ON VALUE 0x1

CLK_CTL3 ADDRESS 0x0042 RW
CLK_CTL3 RESET_VALUE 0x00
 SEL_ALT_RTC BIT[0]
  ALT_RTC_OFF VALUE 0x0
  ALT_RTC_ON VALUE 0x1

CLK_CTL4 ADDRESS 0x0043 RW
CLK_CTL4 RESET_VALUE 0x00
 EXT32K_DIV_SEL BIT[1]
  DIV32768 VALUE 0x0
  DIV32764 VALUE 0x1
 EXT32K_CLK_SEL BIT[0]
  CALRC VALUE 0x0
  EXT32K VALUE 0x1

CLK_CTL5 ADDRESS 0x0044 RW
CLK_CTL5 RESET_VALUE 0x01
 CLK_32K_SEL BIT[1:0]
  FOLLOW_32K_HALT VALUE 0x0
  LFRC_AON VALUE 0x1
  CLK_32K_SOURCE VALUE 0x2

XO_HALT_CTL ADDRESS 0x0045 RW
XO_HALT_CTL RESET_VALUE 0x80
 FOLLOW_HW_XO_HALT BIT[7]
  NOT_FOLLOW_HW_XO_HALT VALUE 0x0
  FOLLOW_HW_XO_HALT VALUE 0x1
 FORCE_XO_HALT BIT[6]
  XO_HALT_NOT_FORCED VALUE 0x0
  XO_HALT_FORCED VALUE 0x1
 HOLD_XO_HALT BIT[0]
  DONT_HOLD_HALT_COND VALUE 0x0
  HOLD_HALT_COND VALUE 0x1

HFRC_CTL ADDRESS 0x0046 RW
HFRC_CTL RESET_VALUE 0x01
 FORCE_HFRC_OSC_ON BIT[7]
  HFRC_NOT_FORCED VALUE 0x0
  HFRC_FORCED_ON VALUE 0x1
 HFRC_OSC_HW_CTL BIT[0]
  HFRC_NOT_FOLLOW_HW_DEMAND VALUE 0x0
  HFRC_FOLLOW_HW_DEMAND VALUE 0x1

CLK32K_HALT_CTL ADDRESS 0x0047 RW
CLK32K_HALT_CTL RESET_VALUE 0x80
 FOLLOW_HW_CLK32K_HALT BIT[7]
  NOT_FOLLOW_HW_CLK32K_HALT VALUE 0x0
  FOLLOW_HW_CLK32K_HALT VALUE 0x1
 FORCE_CLK32K_HALT BIT[6]
  CLK32K_HALT_NOT_FORCED VALUE 0x0
  CLK32K_HALT_FORCED VALUE 0x1
 HOLD_CLK32K_HALT BIT[0]
  DONT_HOLD_HALT_COND VALUE 0x0
  HOLD_HALT_COND VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 PD_EN BIT[7]
  HIZ_INPUT VALUE 0x0
  PULLDOWN_INPUT VALUE 0x1

CLK98K_CTL ADDRESS 0x0049 RW
CLK98K_CTL RESET_VALUE 0x01
 FORCE_CLK98K BIT[7]
  CLK98K_NOT_FORCED VALUE 0x0
  CLK98K_FORCED VALUE 0x1
 FOLLOW_HW_CLK98K BIT[0]
  NOT_FOLLOW_HW_CLK98K_ENA VALUE 0x0
  FOLLOW_HW_CLK98K_ENA VALUE 0x1

PMIC_SLEEP_CTL ADDRESS 0x004A RW
PMIC_SLEEP_CTL RESET_VALUE 0x01
 FORCE_AWAKE_EN BIT[7]
  NOT_FORCE_AWAKE VALUE 0x0
  FORCE_PMIC_AWAKE VALUE 0x1
 FOLLOW_HW_EN BIT[0]
  PMIC_AWAKE_NOT_FOLLOW_HW VALUE 0x0
  PMIC_AWAKE_FOLLOW_HW VALUE 0x1

SMPS_GP_STATUS_SEL ADDRESS 0x004B RW
SMPS_GP_STATUS_SEL RESET_VALUE 0x00
 STATUS_REQ_SEL BIT[4:0]
  SMPS19M2_REQ_1TO8 VALUE 0x00
  SMPS19M2_REQ_9TO16 VALUE 0x01
  SMPS19M2_REQ_24TO17 VALUE 0x02
  SMPS19M2_REQ_32TO25 VALUE 0x03
  SMPS4M8_REQ_1TO8 VALUE 0x04
  SMPS4M8_REQ_9TO16 VALUE 0x05
  SMPS4M8_REQ_24TO17 VALUE 0x06
  SMPS4M8_REQ_32TO25 VALUE 0x07
  SMPS2M4_REQ_1TO8 VALUE 0x08
  SMPS2M4_REQ_9TO16 VALUE 0x09
  SMPS2M4_REQ_24TO17 VALUE 0x0A
  SMPS2M4_REQ_32TO25 VALUE 0x0B
  GP19M2_REQ_1TO8 VALUE 0x0C
  GP19M2_REQ_9TO16 VALUE 0x0D
  GP19M2_REQ_24TO17 VALUE 0x0E
  GP19M2_REQ_32TO25 VALUE 0x0F
  GP4M8_REQ_1TO8 VALUE 0x10
  GP4M8_REQ_9TO16 VALUE 0x11
  GP4M8_REQ_24TO17 VALUE 0x12
  GP4M8_REQ_32TO25 VALUE 0x13
  GP2M4_REQ_1TO8 VALUE 0x14
  GP2M4_REQ_9TO16 VALUE 0x15
  GP2M4_REQ_24TO17 VALUE 0x16
  GP2M4_REQ_32TO25 VALUE 0x17

SPARE1 ADDRESS 0x0051 RW
SPARE1 RESET_VALUE 0x00
 RFU BIT[7:0]

SPARE2 ADDRESS 0x0052 RW
SPARE2 RESET_VALUE 0x00
 RFU BIT[7:0]

SPARE3 ADDRESS 0x0053 RW
SPARE3 RESET_VALUE 0x00
 RFU BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 CLK32K_HALT_DET_TEST_VAL BIT[1]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1
 XO_HALT_DET_TEST_VAL BIT[0]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST_SEL BIT[3:0]
  HIZ VALUE 0x0
  CLK_32K VALUE 0x1
  CLK_1K VALUE 0x2
  HALT_DET_32K VALUE 0x3
  EXT_32K VALUE 0x4
  ZERO_5 VALUE 0x5
  LFRC_AON_98K VALUE 0x6
  ZERO_7 VALUE 0x7
  HFRC VALUE 0x8
  SMPS_CLK VALUE 0x9
  GP_CLK VALUE 0xA
  ZERO_11 VALUE 0xB
  ALT_32K_CLK VALUE 0xC
  HALT_DET_XO VALUE 0xD
  ZERO_14 VALUE 0xE
  ZERO_15 VALUE 0xF

TEST2 ADDRESS 0x00E4 RW
TEST2 RESET_VALUE 0x00
 TESTCLK_SEL BIT[7:6]
  HIZ VALUE 0x0
  HF_CLK VALUE 0x1
  DTEST1 VALUE 0x2
  DIV_CLK1 VALUE 0x3
 CLK_32KHZ_SEL BIT[3]
  NORMAL VALUE 0x0
  TEST_CLK_ON_32K VALUE 0x1
 CLK_1KHZ_SEL BIT[2]
  NORMAL VALUE 0x0
  TEST_CLK_ON_1K VALUE 0x1
 SMPS_CLK_SEL BIT[0]
  NORMAL VALUE 0x0
  DTEST1_ON_SMPL VALUE 0x1

TEST3 ADDRESS 0x00E5 RW
TEST3 RESET_VALUE 0x00
 XO_BCKBLNK_SEL1 BIT[7:4]
 XO_BCKBLNK_SEL0 BIT[3:0]

TEST4 ADDRESS 0x00E6 RW
TEST4 RESET_VALUE 0x00
 HFRC_TEST_EN BIT[0]
  HFRC_TEST_DISENA VALUE 0x0
  HFRC_TEST_ENA VALUE 0x1

TEST5 ADDRESS 0x00E7 RW
TEST5 RESET_VALUE 0x00
 XO_BCKBLNK_CLK_EN1 BIT[1]
  XO_BCKBLNK_DISENA VALUE 0x0
  XO_BCKBLNK_ENA VALUE 0x1
 XO_BCKBLNK_CLK_EN0 BIT[0]
  XO_BCKBLNK_DISENA VALUE 0x0
  XO_BCKBLNK_ENA VALUE 0x1

TEST6 ADDRESS 0x00E8 RW
TEST6 RESET_VALUE 0x00
 DTEST_SEL BIT[1:0]
  HIZ VALUE 0x0
  BCKBLNK_CLK0 VALUE 0x1
  BCKBLNK_CLK1 VALUE 0x2
  ZERO_3 VALUE 0x3

TEST7 ADDRESS 0x00E9 RW
TEST7 RESET_VALUE 0x11
 FORCE_GP_ENA BIT[7]
  NOT_FORCE VALUE 0x0
  FORCE_ENA VALUE 0x1
 FOLLOW_GP_ENA BIT[4]
  NOT_FOLLOW_HW VALUE 0x0
  FOLLOW_HW VALUE 0x1
 FORCE_SMPS_ENA BIT[3]
  NOT_FORCE VALUE 0x0
  FORCE_ENA VALUE 0x1
 FOLLOW_SMPS_ENA BIT[0]
  NOT_FOLLOW_HW VALUE 0x0
  FOLLOW_HW VALUE 0x1

TEST8 ADDRESS 0x00EA RW
TEST8 RESET_VALUE 0x00
 TS_ENABLE BIT[0]
  TS_DISABLE VALUE 0x0
  TS_ENABLE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[3:0]

HFRC_TRIM ADDRESS 0x00F1 RW
HFRC_TRIM RESET_VALUE 0x1F
 HFRC_TRIM BIT[6:0]

LFRC_AON_TRIM ADDRESS 0x00F2 RW
LFRC_AON_TRIM RESET_VALUE 0x1F
 LFRC_AON_TRIM BIT[4:0]

SLEEP_CLK1_BASE BASE 0x00005A00 sleep_clk1addr 31:0

 sleep_clk1 MODULE OFFSET=SLEEP_CLK1_BASE+0x00000000 MAX=SLEEP_CLK1_BASE+0x000000FF APRE=SLEEP_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SLEEP_CLK1_BASE.SLEEP_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0C
 SUBTYPE BIT[7:0]
  SLP_CLK VALUE 0x0C

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 SLP_CLK_OK BIT[7]
  SLP_CLK_BUFFER_OFF VALUE 0x0
  SLP_CLK_BUFFER_ON VALUE 0x1

DRV_CTL1 ADDRESS 0x0044 RW
DRV_CTL1 RESET_VALUE 0x02
 OUT_DRV BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

EDGE_CTL ADDRESS 0x0045 RW
EDGE_CTL RESET_VALUE 0x02
 OUT_EDGE BIT[1:0]
  ONE_X VALUE 0x0
  TWO_X VALUE 0x1
  THREE_X VALUE 0x2
  FOUR_X VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 FORCE_SLPCLK_PAD_EN BIT[7]
  NOT_FORCE_SLPCLK_PAD_EN VALUE 0x0
  FORCE_SLPCLK_PAD_EN VALUE 0x1
 FOLOW_HW_SLPCLK_PAD_EN BIT[0]
  NOT_FOLLOW_HW_SLPCLK_PAD_EN VALUE 0x0
  FOLLOW_HW_SLPCLK_PAD_EN VALUE 0x1

SLPSRC_CTL1 ADDRESS 0x0049 RW
SLPSRC_CTL1 RESET_VALUE 0x00
 EXT32K_EN BIT[7]
  EXT32K_DISABLED VALUE 0x0
  EXT32K_ENABLED VALUE 0x1

CAL_RC1 ADDRESS 0x0058 RW
CAL_RC1 RESET_VALUE 0xA0
 CAL_FREQ_RTC_DEFAULT BIT[7:4]
  CAL_PER_37MSEC VALUE 0x2
  CAL_PER_75MSEC VALUE 0x3
  CAL_PER_150MSEC VALUE 0x4
  CAL_PER_300MSEC VALUE 0x5
  CAL_PER_612MSEC VALUE 0x6
  CAL_PER_1P25SEC VALUE 0x7
  CAL_PER_2P5SEC VALUE 0x8
  CAL_PER_5SEC VALUE 0x9
  CAL_PER_10SEC VALUE 0xA

CAL_RC2 ADDRESS 0x0059 RW
CAL_RC2 RESET_VALUE 0x0F
 DRIFT_LMT_RTC BIT[3:0]

CAL_RC3 ADDRESS 0x005A RW
CAL_RC3 RESET_VALUE 0x01
 LFRC_DRIFT_DET_EN_BATT BIT[0]
  DRIFT_DET_DISABLED VALUE 0x0
  DRIFT_DET_ENABLED VALUE 0x1

CAL_RC4 ADDRESS 0x005B RW
CAL_RC4 RESET_VALUE 0x00
 CALRC_EN BIT[7]
  CALRC_DISABLED VALUE 0x0
  CALRC_ENABLED VALUE 0x1
 COINCELL_GOOD BIT[6]
  WEAK_COINCAP VALUE 0x0
  STRONG_COINCAP VALUE 0x1
 LFRC_DRIFT_DET_EN_COIN BIT[4]
  DRIFT_DET_DISABLED VALUE 0x0
  DRIFT_DET_ENABLED VALUE 0x1
 CALRC_DTEST_EN BIT[0]
  NORMAL VALUE 0x0
  CALRC_STATE_ON_DTEST VALUE 0x1

CAL_RC5 ADDRESS 0x005C RW
CAL_RC5 RESET_VALUE 0xFF
 MIN_XO_COUNT_LMT BIT[7:4]
 MAX_XO_COUNT_LMT BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

PERPH_RESET_CTL5 ADDRESS 0x00DC RW
PERPH_RESET_CTL5 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL6 ADDRESS 0x00DD RW
PERPH_RESET_CTL6 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 OSC_VDD_ATEST_EN BIT[4]
  HIZ VALUE 0x0
  CONNECT_TO_ATEST VALUE 0x1

DIV_CLK1_BASE BASE 0x00005B00 div_clk1addr 31:0

 div_clk1 MODULE OFFSET=DIV_CLK1_BASE+0x00000000 MAX=DIV_CLK1_BASE+0x000000FF APRE=DIV_CLK1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.DIV_CLK1_BASE.DIV_CLK1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x06
 TYPE BIT[7:0]
  CLOCK VALUE 0x06

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0B
 SUBTYPE BIT[7:0]
  DIV_CLK VALUE 0x0B

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 DIVCLK_OK BIT[7]
  DIVIDER_OFF VALUE 0x0
  DIVIDER_ON VALUE 0x1

DIV_CTL1 ADDRESS 0x0043 RW
DIV_CTL1 RESET_VALUE 0x00
 DIV_FACTOR BIT[2:0]
  XO_DIV1_0 VALUE 0x0
  XO_DIV1 VALUE 0x1
  XO_DIV2 VALUE 0x2
  XO_DIV4 VALUE 0x3
  XO_DIV8 VALUE 0x4
  XO_DIV16 VALUE 0x5
  XO_DIV32 VALUE 0x6
  XO_DIV64 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 DIVCLK_EN BIT[7]
  DIVCLK_DIS VALUE 0x0
  DIVCLK_EN VALUE 0x1
 FOLLOW_PC_EN BIT[0]
  NOT_FOLLOW_PIN VALUE 0x0
  FOLLOW_PIN VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

RTC_RW_BASE BASE 0x00006000 rtc_rwaddr 31:0

 rtc_rw MODULE OFFSET=RTC_RW_BASE+0x00000000 MAX=RTC_RW_BASE+0x000000FF APRE=RTC_RW_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.RTC_RW_BASE.RTC_RW
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
 TYPE BIT[7:0]
  RTC VALUE 0x07

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  RTC_RW VALUE 0x01

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 RTC_OK BIT[7]
  RTC_OFF VALUE 0x0
  RTC_ON VALUE 0x1

STATUS2 ADDRESS 0x0009 RW
STATUS2 RESET_VALUE 0x80
 RTC_RST BIT[7]
  RTC_GOOD VALUE 0x0
  RTC_RESETED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  RTC_1SEC_NOT_EXPIRED VALUE 0x0
  RTC_1SEC_EXPIRED VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 RTC_1HZ BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 RTC_1HZ BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 RTC_1HZ BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x0X
 RTC_1HZ BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x0X
 RTC_1HZ BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

WDATA0 ADDRESS 0x0040 W
WDATA0 RESET_VALUE 0x00
 RTC_WDATA0 BIT[7:0]

WDATA1 ADDRESS 0x0041 W
WDATA1 RESET_VALUE 0x00
 RTC_WDATA1 BIT[7:0]

WDATA2 ADDRESS 0x0042 W
WDATA2 RESET_VALUE 0x00
 RTC_WDATA2 BIT[7:0]

WDATA3 ADDRESS 0x0043 W
WDATA3 RESET_VALUE 0x00
 RTC_WDATA3 BIT[7:0]

TIME_ADJ ADDRESS 0x0044 RW
TIME_ADJ RESET_VALUE 0x40
 RTC_TIME_ADJ BIT[6:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 RTC_EN BIT[7]
  RTC_COUNTER_DIS VALUE 0x0
  RTC_COUNTER_EN VALUE 0x1

RDATA0 ADDRESS 0x0048 R
RDATA0 RESET_VALUE 0x00
 RTC_RDATA0 BIT[7:0]

RDATA1 ADDRESS 0x0049 R
RDATA1 RESET_VALUE 0x00
 RTC_RDATA1 BIT[7:0]

RDATA2 ADDRESS 0x004A R
RDATA2 RESET_VALUE 0x00
 RTC_RDATA2 BIT[7:0]

RDATA3 ADDRESS 0x004B R
RDATA3 RESET_VALUE 0x00
 RTC_RDATA3 BIT[7:0]

STORGE0 ADDRESS 0x004C RW
STORGE0 RESET_VALUE 0x00
 RTC_STORGE0 BIT[7:0]

STORGE1 ADDRESS 0x004D RW
STORGE1 RESET_VALUE 0x00
 RTC_STORGE1 BIT[7:0]

STORGE2 ADDRESS 0x004E RW
STORGE2 RESET_VALUE 0x00
 RTC_STORGE2 BIT[7:0]

STORGE3 ADDRESS 0x004F RW
STORGE3 RESET_VALUE 0x00
 RTC_STORGE3 BIT[7:0]

TS_LATCH ADDRESS 0x0050 RW
TS_LATCH RESET_VALUE 0x00
 TS_LATCH BIT[0]

TSTAMP0 ADDRESS 0x0051 R
TSTAMP0 RESET_VALUE 0x00
 TS0 BIT[7:0]

TSTAMP1 ADDRESS 0x0052 R
TSTAMP1 RESET_VALUE 0x00
 TS1 BIT[7:0]

TSTAMP2 ADDRESS 0x0053 R
TSTAMP2 RESET_VALUE 0x00
 TS2 BIT[7:0]

TSTAMP3 ADDRESS 0x0054 R
TSTAMP3 RESET_VALUE 0x00
 TS3 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  DEFAULT_DIS VALUE 0x0
  DEFAULT_EN VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 RTC_1HZ_TEST_VAL BIT[0]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1 BIT[7]
  NORMAL VALUE 0x0
  RTC_1HZ_ON_DTEST1 VALUE 0x1
 DIV20CLKSEL BIT[6]
  NORMAL VALUE 0x0
  ALT_SLP_ON_DIV20 VALUE 0x1
 DIVSEL BIT[5]
  DIV16384 VALUE 0x0
  DIV20 VALUE 0x1
 BYPASSDIV2 BIT[4]
  DIV2 VALUE 0x0
  BYPASS_DIV2 VALUE 0x1
 DTEST2 BIT[2:0]
  NONE VALUE 0x0
  CLK_1HZ VALUE 0x1
  CLK_1HZ_LATCH VALUE 0x2
  LOAD VALUE 0x3
  ABORT_ALARM VALUE 0x4
  ALARM_INT VALUE 0x5
  RTC_ALARM VALUE 0x6
  ALARM_RST_N VALUE 0x7

RTC_ALARM_BASE BASE 0x00006100 rtc_alarmaddr 31:0

 rtc_alarm MODULE OFFSET=RTC_ALARM_BASE+0x00000000 MAX=RTC_ALARM_BASE+0x000000FF APRE=RTC_ALARM_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.RTC_ALARM_BASE.RTC_ALARM
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
 TYPE BIT[7:0]
  RTC VALUE 0x07

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
 SUBTYPE BIT[7:0]
  RTC_ALARM VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 RTC_ALARM_OK BIT[7]
  RTC_ALARM_DIS VALUE 0x0
  RTC_ALARM_EN VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  RTC_ALARM_NOT_EXPIRED VALUE 0x0
  RTC_ALARM_EXPIRED VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 RTC_ALARM BIT[1]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 RTC_ALARM BIT[1]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 RTC_ALARM BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

ALARM_DATA0 ADDRESS 0x0040 RW
ALARM_DATA0 RESET_VALUE 0x00
 RTC_ALARM_DATA0 BIT[7:0]

ALARM_DATA1 ADDRESS 0x0041 RW
ALARM_DATA1 RESET_VALUE 0x00
 RTC_ALARM_DATA1 BIT[7:0]

ALARM_DATA2 ADDRESS 0x0042 RW
ALARM_DATA2 RESET_VALUE 0x00
 RTC_ALARM_DATA2 BIT[7:0]

ALARM_DATA3 ADDRESS 0x0043 RW
ALARM_DATA3 RESET_VALUE 0x00
 RTC_ALARM_DATA3 BIT[7:0]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 ALARM_EN BIT[7]
  RTC_ALARM_DIS VALUE 0x0
  RTC_ALARM_EN VALUE 0x1
 ABORT_EN BIT[0]
  RTC_STARTUP_DOESNT_ABORT VALUE 0x0
  RTC_STARTUP_ABORT_EN VALUE 0x1

ALARM_CTL ADDRESS 0x0047 RW
ALARM_CTL RESET_VALUE 0x00
 ALARM_CTL BIT[0]
  ALARMED_GREATER VALUE 0x0
  ALARMED_EQUAL VALUE 0x1

ALARM_CLR ADDRESS 0x0048 W
ALARM_CLR RESET_VALUE 0x00
 ALARM_CLR BIT[0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  DEFAULT_DIS VALUE 0x0
  DEFAULT_EN VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 RTC_ALARM_TEST_VAL BIT[1]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

RTC_TIMER_BASE BASE 0x00006200 rtc_timeraddr 31:0

 rtc_timer MODULE OFFSET=RTC_TIMER_BASE+0x00000000 MAX=RTC_TIMER_BASE+0x000000FF APRE=RTC_TIMER_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.RTC_TIMER_BASE.RTC_TIMER
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x07
 TYPE BIT[7:0]
  RTC VALUE 0x07

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
 SUBTYPE BIT[7:0]
  TIMER VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 TIMER_OK BIT[7]
  TIMER_OFF VALUE 0x0
  TIMER_ON VALUE 0x1
 TIMER_EXPIRED BIT[0]
  TIMER_NOT_EXPIRED VALUE 0x0
  TIMER_EXPIRED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  TIMER_NOT_EXPIRED VALUE 0x0
  TIMER_EXPIRED VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 TIMER_EXPIRED BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

TIMER_DATA1 ADDRESS 0x0040 RW
TIMER_DATA1 RESET_VALUE 0x00
 TIMER_DATA1 BIT[7:0]

TIMER_DATA2 ADDRESS 0x0042 RW
TIMER_DATA2 RESET_VALUE 0x00
 TIMER_DATA2 BIT[7:0]

TIMER_MODE ADDRESS 0x0045 RW
TIMER_MODE RESET_VALUE 0x00
 CONTINUOUS BIT[0]
  TIMER_STOPS VALUE 0x0
  TIMER_RESTARTS VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 TIMER_EN BIT[7]
  TIMER_DIS VALUE 0x0
  TIMER_EN VALUE 0x1

TIMER_RDATA1 ADDRESS 0x0048 R
TIMER_RDATA1 RESET_VALUE 0x00
 TIMER_RDATA1 BIT[7:0]

TIMER_RDATA2 ADDRESS 0x0049 R
TIMER_RDATA2 RESET_VALUE 0x00
 TIMER_RDATA2 BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  DEFAULT_DIS VALUE 0x0
  DEFAULT_EN VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_DIS VALUE 0x0
  INT_TEST_EN VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 TIMER_EXPIRED_TEST_VAL BIT[0]
  INT_TEST_OUT_0 VALUE 0x0
  INT_TEST_OUT_1 VALUE 0x1

PBS_CORE_BASE BASE 0x00007000 pbs_coreaddr 31:0

 pbs_core MODULE OFFSET=PBS_CORE_BASE+0x00000000 MAX=PBS_CORE_BASE+0x000000FF APRE=PBS_CORE_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.PBS_CORE_BASE.PBS_CORE
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  PBS_CORE VALUE 0x01

NUM_CLIENTS ADDRESS 0x0007 R
NUM_CLIENTS RESET_VALUE 0x04
 NUM_CLIENTS BIT[7:0]

SEQ_STATUS0 ADDRESS 0x0008 R
SEQ_STATUS0 RESET_VALUE 0x0F
 LAST_SEQ_COMP_STATUS BIT[5:4]
  RESERVED VALUE 0x0
  NORMAL VALUE 0x1
  ERROR VALUE 0x2
  ABORT VALUE 0x3
 LAST_SEQ_COMP BIT[3:0]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF

NUM_TRIGCL ADDRESS 0x0009 R
NUM_TRIGCL RESET_VALUE 0x07
 NUM_TRIGCL BIT[7:0]

SEQ_PC_STATUS0 ADDRESS 0x000A R
SEQ_PC_STATUS0 RESET_VALUE 0xXX
 PC_LSB BIT[7:0]

SEQ_PC_STATUS1 ADDRESS 0x000B R
SEQ_PC_STATUS1 RESET_VALUE 0xXX
 PC_MSB BIT[7:0]

SEQ_IR_STATUS0 ADDRESS 0x000C R
SEQ_IR_STATUS0 RESET_VALUE 0xXX
 IR_BYTE0 BIT[7:0]

SEQ_IR_STATUS1 ADDRESS 0x000D R
SEQ_IR_STATUS1 RESET_VALUE 0xXX
 IR_BYTE1 BIT[7:0]

SEQ_IR_STATUS2 ADDRESS 0x000E R
SEQ_IR_STATUS2 RESET_VALUE 0xXX
 IR_BYTE2 BIT[7:0]

SEQ_IR_STATUS3 ADDRESS 0x000F R
SEQ_IR_STATUS3 RESET_VALUE 0xXX
 IR_BYTE3 BIT[7:0]

MEM_INTF_CFG ADDRESS 0x0040 RW
MEM_INTF_CFG RESET_VALUE 0x00
 RIF_MEM_ACCESS_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

MEM_INTF_CTL ADDRESS 0x0041 RW
MEM_INTF_CTL RESET_VALUE 0x00
 BURST BIT[7]
  SINGLE_MODE VALUE 0x0
  BURST_MODE VALUE 0x1
 WR_EN BIT[6]
  READ_ACCESS VALUE 0x0
  WRITE_ACCESS VALUE 0x1

MEM_INTF_ADDR_LSB ADDRESS 0x0042 RW
MEM_INTF_ADDR_LSB RESET_VALUE 0x00
 MEM_INTF_ADDR_LSB BIT[7:0]

MEM_INTF_ADDR_MSB ADDRESS 0x0043 RW
MEM_INTF_ADDR_MSB RESET_VALUE 0x00
 MEM_INTF_ADDR_MSB BIT[7:0]

MEM_INTF_WR_DATA0 ADDRESS 0x0048 RW
MEM_INTF_WR_DATA0 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_0 BIT[7:0]

MEM_INTF_WR_DATA1 ADDRESS 0x0049 RW
MEM_INTF_WR_DATA1 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_1 BIT[7:0]

MEM_INTF_WR_DATA2 ADDRESS 0x004A RW
MEM_INTF_WR_DATA2 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_2 BIT[7:0]

MEM_INTF_WR_DATA3 ADDRESS 0x004B RW
MEM_INTF_WR_DATA3 RESET_VALUE 0x00
 MEM_INTF_WR_DATA_3 BIT[7:0]

MEM_INTF_RD_DATA0 ADDRESS 0x004C R
MEM_INTF_RD_DATA0 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_0 BIT[7:0]

MEM_INTF_RD_DATA1 ADDRESS 0x004D R
MEM_INTF_RD_DATA1 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_1 BIT[7:0]

MEM_INTF_RD_DATA2 ADDRESS 0x004E R
MEM_INTF_RD_DATA2 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_2 BIT[7:0]

MEM_INTF_RD_DATA3 ADDRESS 0x004F R
MEM_INTF_RD_DATA3 RESET_VALUE 0xXX
 MEM_INTF_RD_DATA_3 BIT[7:0]

TRIG_START_ADDR_LSB_0 ADDRESS 0x0050 RW
TRIG_START_ADDR_LSB_0 RESET_VALUE 0x00
 SEQ_ADDR_LSB BIT[7:0]

TRIG_START_ADDR_LSB_1 ADDRESS 0x0054 RW
TRIG_START_ADDR_LSB_1 RESET_VALUE 0x04
 SEQ_ADDR_LSB BIT[7:0]

TRIG_START_ADDR_LSB_2 ADDRESS 0x0058 RW
TRIG_START_ADDR_LSB_2 RESET_VALUE 0x08
 SEQ_ADDR_LSB BIT[7:0]

TRIG_START_ADDR_LSB_3 ADDRESS 0x005C RW
TRIG_START_ADDR_LSB_3 RESET_VALUE 0x0C
 SEQ_ADDR_LSB BIT[7:0]

TRIG_START_ADDR_MSB_0 ADDRESS 0x0051 RW
TRIG_START_ADDR_MSB_0 RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG_START_ADDR_MSB_1 ADDRESS 0x0055 RW
TRIG_START_ADDR_MSB_1 RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG_START_ADDR_MSB_2 ADDRESS 0x0059 RW
TRIG_START_ADDR_MSB_2 RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

TRIG_START_ADDR_MSB_3 ADDRESS 0x005D RW
TRIG_START_ADDR_MSB_3 RESET_VALUE 0x00
 SEQ_ADDR_MSB BIT[7:0]

SEQ_STATUS1 ADDRESS 0x0090 R
SEQ_STATUS1 RESET_VALUE 0xFF
 SEQ_IN_SERVICE BIT[7:4]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF
 LAST_SEQ_NORMAL BIT[3:0]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF

SEQ_STATUS2 ADDRESS 0x0091 R
SEQ_STATUS2 RESET_VALUE 0xFF
 LAST_SEQ_ABORTED BIT[7:4]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF
 LAST_SEQ_ERROR BIT[3:0]
  CLIENT_0 VALUE 0x0
  CLIENT_1 VALUE 0x1
  CLIENT_2 VALUE 0x2
  CLIENT_3 VALUE 0x3
  CLIENT_4 VALUE 0x4
  CLIENT_5 VALUE 0x5
  CLIENT_6 VALUE 0x6
  CLIENT_7 VALUE 0x7
  CLIENT_8 VALUE 0x8
  CLIENT_9 VALUE 0x9
  CLIENT_10 VALUE 0xA
  CLIENT_11 VALUE 0xB
  CLIENT_12 VALUE 0xC
  CLIENT_13 VALUE 0xD
  CLIENT_14 VALUE 0xE
  CLIENT_15 VALUE 0xF

SEQ_ERR_PC_STATUS0 ADDRESS 0x0092 R
SEQ_ERR_PC_STATUS0 RESET_VALUE 0xXX
 ERR_PC_LSB BIT[7:0]

SEQ_ERR_PC_STATUS1 ADDRESS 0x0093 R
SEQ_ERR_PC_STATUS1 RESET_VALUE 0xXX
 ERR_PC_MSB BIT[7:0]

SEQ_ERR_IR_STATUS0 ADDRESS 0x0094 R
SEQ_ERR_IR_STATUS0 RESET_VALUE 0xXX
 ERR_IR_BYTE0 BIT[7:0]

SEQ_ERR_IR_STATUS1 ADDRESS 0x0095 R
SEQ_ERR_IR_STATUS1 RESET_VALUE 0xXX
 ERR_IR_BYTE1 BIT[7:0]

SEQ_ERR_IR_STATUS2 ADDRESS 0x0096 R
SEQ_ERR_IR_STATUS2 RESET_VALUE 0xXX
 ERR_IR_BYTE2 BIT[7:0]

SEQ_ERR_IR_STATUS3 ADDRESS 0x0097 R
SEQ_ERR_IR_STATUS3 RESET_VALUE 0xXX
 ERR_IR_BYTE3 BIT[7:0]

TRIG_STATUS0 ADDRESS 0x0098 R
TRIG_STATUS0 RESET_VALUE 0xXX
 LAST_TRIG_COMP BIT[6:0]

TRIG_STATUS1 ADDRESS 0x0099 R
TRIG_STATUS1 RESET_VALUE 0xXX
 LAST_TRIG_NORMAL BIT[6:0]

TRIG_STATUS2 ADDRESS 0x009A R
TRIG_STATUS2 RESET_VALUE 0xXX
 TRIG_IN_SERVICE BIT[6:0]

TRIG_STATUS3 ADDRESS 0x009B R
TRIG_STATUS3 RESET_VALUE 0xXX
 LAST_TRIG_ERROR BIT[6:0]

TRIG_STATUS4 ADDRESS 0x009C R
TRIG_STATUS4 RESET_VALUE 0xXX
 LAST_TRIG_ABORTED BIT[6:0]

RAM_CFG1 ADDRESS 0x00A0 R
RAM_CFG1 RESET_VALUE 0x10
 SIZE BIT[7:0]
  NO_RAM VALUE 0x00
  SIZE_32X32 VALUE 0x01
  SIZE_64X32 VALUE 0x02
  SIZE_96X32 VALUE 0x03
  SIZE_128X32 VALUE 0x04
  SIZE_160X32 VALUE 0x05
  SIZE_192X32 VALUE 0x06
  SIZE_224X32 VALUE 0x07
  SIZE_256X32 VALUE 0x08
  SIZE_512X32 VALUE 0x10
  SIZE_1024X32 VALUE 0x20

RAM_CFG2 ADDRESS 0x00A1 R
RAM_CFG2 RESET_VALUE 0x00
 MTYPE BIT[5]
  RAM18U VALUE 0x0
  RAM65N VALUE 0x1

NVM_CFG1 ADDRESS 0x00A2 R
NVM_CFG1 RESET_VALUE 0x10
 SIZE BIT[7:0]
  NO_OTP VALUE 0x00
  ADDRESSES_32 VALUE 0x01
  ADDRESSES_64 VALUE 0x02
  ADDRESSES_96 VALUE 0x03
  ADDRESSES_128 VALUE 0x04
  ADDRESSES_160 VALUE 0x05
  ADDRESSES_192 VALUE 0x06
  ADDRESSES_224 VALUE 0x07
  ADDRESSES_256 VALUE 0x08
  ADDRESSES_288 VALUE 0x09
  ADDRESSES_320 VALUE 0x0A
  ADDRESSES_352 VALUE 0x0B
  ADDRESSES_384 VALUE 0x0C
  ADDRESSES_416 VALUE 0x0D
  ADDRESSES_448 VALUE 0x0E
  ADDRESSES_480 VALUE 0x0F
  ADDRESSES_512 VALUE 0x10
  ADDRESSES_544 VALUE 0x11
  ADDRESSES_576 VALUE 0x12
  ADDRESSES_608 VALUE 0x13
  ADDRESSES_640 VALUE 0x14
  ADDRESSES_672 VALUE 0x15
  ADDRESSES_704 VALUE 0x16
  ADDRESSES_736 VALUE 0x17
  ADDRESSES_768 VALUE 0x18
  ADDRESSES_800 VALUE 0x19
  ADDRESSES_832 VALUE 0x1A
  ADDRESSES_864 VALUE 0x1B
  ADDRESSES_896 VALUE 0x1C
  ADDRESSES_928 VALUE 0x1D
  ADDRESSES_960 VALUE 0x1E
  ADDRESSES_992 VALUE 0x1F
  ADDRESSES_1024 VALUE 0x20

NVM_CFG2 ADDRESS 0x00A3 R
NVM_CFG2 RESET_VALUE 0x02
 MTYPE BIT[5]
  EMEMORY VALUE 0x0
  KILOPASS VALUE 0x1
 TYPE BIT[4]
  OTP VALUE 0x0
  ROM VALUE 0x1
 ACCESS BIT[1:0]
  WRITE_1200US_READ_800NS_INSTR_PR_1510NS VALUE 0x0
  WRITE_600US_READ_400NS_INSTR_PR_940NS VALUE 0x1
  WRITE_300US_READ_200NS_INSTR_PR_730NS VALUE 0x2

PARAM_SETTINGS ADDRESS 0x00A4 R
PARAM_SETTINGS RESET_VALUE 0x0E
 FAST_PBS BIT[7]
  REGULAR_PBS VALUE 0x0
  FAST_PBS_ON VALUE 0x1
 NUM_MACHINE_REGS BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

SEQ_DEBUG_CFG ADDRESS 0x00E0 RW
SEQ_DEBUG_CFG RESET_VALUE 0x00
 DEBUG_DTEST BIT[1]
  DEBUG_NEXT_CMD VALUE 0x0
  DEBUG_NEXT_DTEST VALUE 0x1
 DEBUG_EN BIT[0]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1

SEQ_DEBUG_NEXT ADDRESS 0x00E1 W
SEQ_DEBUG_NEXT RESET_VALUE 0x00
 NEXT_CMD BIT[0]
  DEBUG_NEXT_NOP VALUE 0x0
  DEBUG_NEXT_TRIGGER VALUE 0x1

OTP_CFG1 ADDRESS 0x00E2 RW
OTP_CFG1 RESET_VALUE 0x00
 VPP_SEL BIT[3]
  DVDD VALUE 0x0
  VPP_EXT VALUE 0x1
 PPROG BIT[2]
  OTP_PROGRAMMING_DISABLED VALUE 0x0
  OTP_PROGRAMMING_ENABLED VALUE 0x1
 PTM BIT[1:0]
  REGULAR_MODES VALUE 0x0
  RESERVED VALUE 0x1
  MARGIN_1_READ_MODE VALUE 0x2
  MARGIN_2_READ_MODE VALUE 0x3

OTP_CFG2 ADDRESS 0x00E3 RW
OTP_CFG2 RESET_VALUE 0x07
 MARGIN_RD_WS BIT[4:0]

TEST1 ADDRESS 0x00E4 RW
TEST1 RESET_VALUE 0x00
 DTEST4_EN BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST3_EN BIT[6]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST2_EN BIT[5]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST1_EN BIT[4]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 DTEST_SEL BIT[3:0]

SEQ_DEBUG_DTEST ADDRESS 0x00E5 RW
SEQ_DEBUG_DTEST RESET_VALUE 0x00
 DEBUG_DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  DTEST5 VALUE 0x4
  DTEST6 VALUE 0x5
  DTEST7 VALUE 0x6
  DTEST8 VALUE 0x7

PBS_CLIENT0_BASE BASE 0x00007100 pbs_client0addr 31:0

 pbs_client0 MODULE OFFSET=PBS_CLIENT0_BASE+0x00000000 MAX=PBS_CLIENT0_BASE+0x000000FF APRE=PBS_CLIENT0_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.PBS_CLIENT0_BASE.PBS_CLIENT0
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]
  PON_CLIENT VALUE 0x09
  REGULAR_CLIENT VALUE 0x0A

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xXX
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[0]
  HW_CLIENT_DISABLED VALUE 0x0
  HW_CLIENT_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

TRIG_LATCHED ADDRESS 0x000A R
TRIG_LATCHED RESET_VALUE 0x00
 SW_TRIGGER_LAT BIT[7]
  NOT_LATCHED VALUE 0x0
  LATCHED VALUE 0x1
 TRIGGER_LAT BIT[0]

NUM_TRIGGERS ADDRESS 0x000F R
NUM_TRIGGERS RESET_VALUE 0x01
 NUM_TRIGGERS BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

HW_TRIG_RE_EN ADDRESS 0x0040 RW
HW_TRIG_RE_EN RESET_VALUE 0x01
 TRIGGER_EN BIT[0]

HW_TRIG_FE_EN ADDRESS 0x0041 RW
HW_TRIG_FE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[0]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[7]
 TRIGGER_LAT_SET BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

TRIG_LATCHED_CLR ADDRESS 0x0048 W
TRIG_LATCHED_CLR RESET_VALUE 0x00
 SW_TRIGGER_LAT_CLR BIT[7]
  NO_OPERATION VALUE 0x0
  CLR_LATCH VALUE 0x1
 TRIGGER_LAT_CLR BIT[0]

SCRATCH1 ADDRESS 0x0050 RW
SCRATCH1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SCRATCH2 ADDRESS 0x0051 RW
SCRATCH2 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

PBS_CLIENT1_BASE BASE 0x00007200 pbs_client1addr 31:0

 pbs_client1 MODULE OFFSET=PBS_CLIENT1_BASE+0x00000000 MAX=PBS_CLIENT1_BASE+0x000000FF APRE=PBS_CLIENT1_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.PBS_CLIENT1_BASE.PBS_CLIENT1
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]
  PON_CLIENT VALUE 0x09
  REGULAR_CLIENT VALUE 0x0A

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xXX
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[0]
  HW_CLIENT_DISABLED VALUE 0x0
  HW_CLIENT_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

TRIG_LATCHED ADDRESS 0x000A R
TRIG_LATCHED RESET_VALUE 0x00
 SW_TRIGGER_LAT BIT[7]
  NOT_LATCHED VALUE 0x0
  LATCHED VALUE 0x1
 TRIGGER_LAT BIT[6:0]

NUM_TRIGGERS ADDRESS 0x000F R
NUM_TRIGGERS RESET_VALUE 0x07
 NUM_TRIGGERS BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

HW_TRIG_RE_EN ADDRESS 0x0040 RW
HW_TRIG_RE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

HW_TRIG_FE_EN ADDRESS 0x0041 RW
HW_TRIG_FE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[7]
 TRIGGER_LAT_SET BIT[6:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

TRIG_LATCHED_CLR ADDRESS 0x0048 W
TRIG_LATCHED_CLR RESET_VALUE 0x00
 SW_TRIGGER_LAT_CLR BIT[7]
  NO_OPERATION VALUE 0x0
  CLR_LATCH VALUE 0x1
 TRIGGER_LAT_CLR BIT[6:0]

SCRATCH1 ADDRESS 0x0050 RW
SCRATCH1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SCRATCH2 ADDRESS 0x0051 RW
SCRATCH2 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

CHAN_SEL_0 ADDRESS 0x00E2 RW
CHAN_SEL_0 RESET_VALUE 0x00
 DTEST_TRIG_EN BIT[3]
  DTEST_TRIGGER_OFF VALUE 0x0
  DTEST_TRIGGER_ON VALUE 0x1
 DTEST_TRIG_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  DTEST5 VALUE 0x4
  DTEST6 VALUE 0x5
  DTEST7 VALUE 0x6
  DTEST8 VALUE 0x7

PBS_CLIENT2_BASE BASE 0x00007300 pbs_client2addr 31:0

 pbs_client2 MODULE OFFSET=PBS_CLIENT2_BASE+0x00000000 MAX=PBS_CLIENT2_BASE+0x000000FF APRE=PBS_CLIENT2_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.PBS_CLIENT2_BASE.PBS_CLIENT2
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]
  PON_CLIENT VALUE 0x09
  REGULAR_CLIENT VALUE 0x0A

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xXX
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[0]
  HW_CLIENT_DISABLED VALUE 0x0
  HW_CLIENT_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

TRIG_LATCHED ADDRESS 0x000A R
TRIG_LATCHED RESET_VALUE 0x00
 SW_TRIGGER_LAT BIT[7]
  NOT_LATCHED VALUE 0x0
  LATCHED VALUE 0x1
 TRIGGER_LAT BIT[6:0]

NUM_TRIGGERS ADDRESS 0x000F R
NUM_TRIGGERS RESET_VALUE 0x07
 NUM_TRIGGERS BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

HW_TRIG_RE_EN ADDRESS 0x0040 RW
HW_TRIG_RE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

HW_TRIG_FE_EN ADDRESS 0x0041 RW
HW_TRIG_FE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[7]
 TRIGGER_LAT_SET BIT[6:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

TRIG_LATCHED_CLR ADDRESS 0x0048 W
TRIG_LATCHED_CLR RESET_VALUE 0x00
 SW_TRIGGER_LAT_CLR BIT[7]
  NO_OPERATION VALUE 0x0
  CLR_LATCH VALUE 0x1
 TRIGGER_LAT_CLR BIT[6:0]

SCRATCH1 ADDRESS 0x0050 RW
SCRATCH1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SCRATCH2 ADDRESS 0x0051 RW
SCRATCH2 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

CHAN_SEL_0 ADDRESS 0x00E2 RW
CHAN_SEL_0 RESET_VALUE 0x00
 DTEST_TRIG_EN BIT[3]
  DTEST_TRIGGER_OFF VALUE 0x0
  DTEST_TRIGGER_ON VALUE 0x1
 DTEST_TRIG_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  DTEST5 VALUE 0x4
  DTEST6 VALUE 0x5
  DTEST7 VALUE 0x6
  DTEST8 VALUE 0x7

PBS_CLIENT3_BASE BASE 0x00007400 pbs_client3addr 31:0

 pbs_client3 MODULE OFFSET=PBS_CLIENT3_BASE+0x00000000 MAX=PBS_CLIENT3_BASE+0x000000FF APRE=PBS_CLIENT3_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.PBS_CLIENT3_BASE.PBS_CLIENT3
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
 TYPE BIT[7:0]
  PBS VALUE 0x16

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]
  PON_CLIENT VALUE 0x09
  REGULAR_CLIENT VALUE 0x0A

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xXX
 TRIG_EN_STATUS BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1
 HW_TRIG_EN_STATUS BIT[0]
  HW_CLIENT_DISABLED VALUE 0x0
  HW_CLIENT_ENABLED VALUE 0x1

STATUS1 ADDRESS 0x0009 R
STATUS1 RESET_VALUE 0xX0
 COMP_STATUS BIT[5:4]
  EXECUTING VALUE 0x0
  NORMAL_COMPLETION VALUE 0x1
  ERROR_COMPLETION VALUE 0x2
  ABORT_COMPLETION VALUE 0x3
 TRIG_FSM_STATUS BIT[3:0]

TRIG_LATCHED ADDRESS 0x000A R
TRIG_LATCHED RESET_VALUE 0x00
 SW_TRIGGER_LAT BIT[7]
  NOT_LATCHED VALUE 0x0
  LATCHED VALUE 0x1
 TRIGGER_LAT BIT[6:0]

NUM_TRIGGERS ADDRESS 0x000F R
NUM_TRIGGERS RESET_VALUE 0x07
 NUM_TRIGGERS BIT[7:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
 SEQ_ENDED_RT_STS BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SEQ_ERROR_RT_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 SEQ_ENDED_TYPE BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SEQ_ERROR_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 SEQ_ENDED_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 SEQ_ENDED_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SEQ_ERROR_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_CLR BIT[1]
 SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 SEQ_ENDED_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 SEQ_ENDED_EN_CLR BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SEQ_ERROR_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 SEQ_ENDED_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SEQ_ERROR_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 SEQ_ENDED_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SEQ_ERROR_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

HW_TRIG_RE_EN ADDRESS 0x0040 RW
HW_TRIG_RE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

HW_TRIG_FE_EN ADDRESS 0x0041 RW
HW_TRIG_FE_EN RESET_VALUE 0x00
 TRIGGER_EN BIT[6:0]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
 SW_TRIGGER BIT[7]
 TRIGGER_LAT_SET BIT[6:0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 TRIGGER_EN BIT[7]
  CLIENT_DISABLED VALUE 0x0
  CLIENT_ENABLED VALUE 0x1

TRIG_LATCHED_CLR ADDRESS 0x0048 W
TRIG_LATCHED_CLR RESET_VALUE 0x00
 SW_TRIGGER_LAT_CLR BIT[7]
  NO_OPERATION VALUE 0x0
  CLR_LATCH VALUE 0x1
 TRIGGER_LAT_CLR BIT[6:0]

SCRATCH1 ADDRESS 0x0050 RW
SCRATCH1 RESET_VALUE 0x00
 SPARE BIT[7:0]

SCRATCH2 ADDRESS 0x0051 RW
SCRATCH2 RESET_VALUE 0x00
 SPARE BIT[7:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x00
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x01
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 SEQ_ENDED_TEST_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SEQ_ERROR_TEST_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

CHAN_SEL_0 ADDRESS 0x00E2 RW
CHAN_SEL_0 RESET_VALUE 0x00
 DTEST_TRIG_EN BIT[3]
  DTEST_TRIGGER_OFF VALUE 0x0
  DTEST_TRIGGER_ON VALUE 0x1
 DTEST_TRIG_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  DTEST5 VALUE 0x4
  DTEST6 VALUE 0x5
  DTEST7 VALUE 0x6
  DTEST8 VALUE 0x7

GPIO01_BASE BASE 0x0000C000 gpio01addr 31:0

 gpio01 MODULE OFFSET=GPIO01_BASE+0x00000000 MAX=GPIO01_BASE+0x000000FF APRE=GPIO01_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO01_BASE.GPIO01
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO02_BASE BASE 0x0000C100 gpio02addr 31:0

 gpio02 MODULE OFFSET=GPIO02_BASE+0x00000000 MAX=GPIO02_BASE+0x000000FF APRE=GPIO02_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO02_BASE.GPIO02
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO03_BASE BASE 0x0000C200 gpio03addr 31:0

 gpio03 MODULE OFFSET=GPIO03_BASE+0x00000000 MAX=GPIO03_BASE+0x000000FF APRE=GPIO03_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO03_BASE.GPIO03
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO04_BASE BASE 0x0000C300 gpio04addr 31:0

 gpio04 MODULE OFFSET=GPIO04_BASE+0x00000000 MAX=GPIO04_BASE+0x000000FF APRE=GPIO04_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO04_BASE.GPIO04
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO05_BASE BASE 0x0000C400 gpio05addr 31:0

 gpio05 MODULE OFFSET=GPIO05_BASE+0x00000000 MAX=GPIO05_BASE+0x000000FF APRE=GPIO05_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO05_BASE.GPIO05
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO06_BASE BASE 0x0000C500 gpio06addr 31:0

 gpio06 MODULE OFFSET=GPIO06_BASE+0x00000000 MAX=GPIO06_BASE+0x000000FF APRE=GPIO06_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO06_BASE.GPIO06
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO07_BASE BASE 0x0000C600 gpio07addr 31:0

 gpio07 MODULE OFFSET=GPIO07_BASE+0x00000000 MAX=GPIO07_BASE+0x000000FF APRE=GPIO07_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO07_BASE.GPIO07
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO08_BASE BASE 0x0000C700 gpio08addr 31:0

 gpio08 MODULE OFFSET=GPIO08_BASE+0x00000000 MAX=GPIO08_BASE+0x000000FF APRE=GPIO08_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO08_BASE.GPIO08
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO09_BASE BASE 0x0000C800 gpio09addr 31:0

 gpio09 MODULE OFFSET=GPIO09_BASE+0x00000000 MAX=GPIO09_BASE+0x000000FF APRE=GPIO09_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO09_BASE.GPIO09
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO10_BASE BASE 0x0000C900 gpio10addr 31:0

 gpio10 MODULE OFFSET=GPIO10_BASE+0x00000000 MAX=GPIO10_BASE+0x000000FF APRE=GPIO10_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO10_BASE.GPIO10
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO11_BASE BASE 0x0000CA00 gpio11addr 31:0

 gpio11 MODULE OFFSET=GPIO11_BASE+0x00000000 MAX=GPIO11_BASE+0x000000FF APRE=GPIO11_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO11_BASE.GPIO11
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO12_BASE BASE 0x0000CB00 gpio12addr 31:0

 gpio12 MODULE OFFSET=GPIO12_BASE+0x00000000 MAX=GPIO12_BASE+0x000000FF APRE=GPIO12_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO12_BASE.GPIO12
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

GPIO13_BASE BASE 0x0000CC00 gpio13addr 31:0

 gpio13 MODULE OFFSET=GPIO13_BASE+0x00000000 MAX=GPIO13_BASE+0x000000FF APRE=GPIO13_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.GPIO13_BASE.GPIO13
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
 TYPE BIT[7:0]
  GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x10
 SUBTYPE BIT[7:0]
  GPIO_LV VALUE 0x10
  GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 GPIO_OK BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1
 GPIO_VAL BIT[0]
  GPIO_INPUT_LOW VALUE 0x0
  GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 GPIO_IN_STS BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 GPIO_IN_TYPE BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 GPIO_IN_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 GPIO_IN_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 GPIO_IN_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 GPIO_IN_EN_CLR BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 GPIO_IN_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 GPIO_IN_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
 MODE BIT[1:0]
  DIG_IN VALUE 0x0
  DIG_OUT VALUE 0x1
  DIG_INOUT VALUE 0x2
  ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
 VOLTAGE_SEL BIT[2:0]
  VIN0 VALUE 0x0
  VIN1 VALUE 0x1
  RESERVED2 VALUE 0x2
  RESERVED3 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
 PULLUP_SEL BIT[2:0]
  PULLUP_30UA VALUE 0x0
  PULLUP_1P5UA VALUE 0x1
  PULLUP_31P5UA VALUE 0x2
  PULLUP_1P5UA_30UA_BOOST VALUE 0x3
  PULLDOWN_10UA VALUE 0x4
  NO_PULL VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
 DTEST_EN BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[2:0]
  DTEST1 VALUE 0x0
  DTEST2 VALUE 0x1
  DTEST3 VALUE 0x2
  DTEST4 VALUE 0x3
  RESERVED4 VALUE 0x4
  RESERVED5 VALUE 0x5
  RESERVED6 VALUE 0x6
  RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
 OUTPUT_INVERT BIT[7]
  NO_INVERT VALUE 0x0
  INVERT VALUE 0x1
 OUTPUT_SOURCE_SEL BIT[3:0]
  LOW VALUE 0x0
  GPIO_PAIRED_OUT VALUE 0x1
  SPECIAL_FUNCTION1 VALUE 0x2
  SPECIAL_FUNCTION2 VALUE 0x3
  SPECIAL_FUNCTION3 VALUE 0x4
  SPECIAL_FUNCTION4 VALUE 0x5
  DTEST1 VALUE 0x6
  DTEST2 VALUE 0x7
  DTEST3 VALUE 0x8
  DTEST4 VALUE 0x9
  RESERVEDA VALUE 0xA
  RESERVEDB VALUE 0xB
  RESERVEDC VALUE 0xC
  RESERVEDD VALUE 0xD
  RESERVEDE VALUE 0xE
  RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
 OUTPUT_TYPE BIT[5:4]
  CMOS VALUE 0x0
  OPEN_DRAIN_NMOS VALUE 0x1
  OPEN_DRAIN_PMOS VALUE 0x2
  NO_DRIVE VALUE 0x3
 OUTPUT_DRV_SEL BIT[1:0]
  RESERVED VALUE 0x0
  LOW_STR VALUE 0x1
  MED_STR VALUE 0x2
  HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
 PERPH_EN BIT[7]
  GPIO_DISABLED VALUE 0x0
  GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
 ATEST_SEL BIT[1:0]
  ATEST1 VALUE 0x0
  ATEST2 VALUE 0x1
  ATEST3 VALUE 0x2
  ATEST4 VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x01
 ENABLE_PRESET BIT[0]
  PRESET_DISABLE VALUE 0x0
  PRESET_ENABLE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

BUCK_CMN_MOD_BASE BASE 0x00011000 buck_cmn_modaddr 31:0

 buck_cmn_mod MODULE OFFSET=BUCK_CMN_MOD_BASE+0x00000000 MAX=BUCK_CMN_MOD_BASE+0x000000FF APRE=BUCK_CMN_MOD_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.BUCK_CMN_MOD_BASE.BUCK_CMN_MOD
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_BUF_TRIM ADDRESS 0x000A R
STATUS_BUF_TRIM RESET_VALUE 0x00
 BUFFER_TRIM_OUT BIT[7]

STATUS_AHM ADDRESS 0x000B R
STATUS_AHM RESET_VALUE 0x00
 HFS_AHM BIT[7]
 FTS_AHM BIT[6]
 ECM_AHM BIT[5]

BUCK_CMN_ENABLE ADDRESS 0x0046 RW
BUCK_CMN_ENABLE RESET_VALUE 0x01
 EN_BUCK_CMN BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_REQ BIT[0]
  FOLLOW_CLK_REQ_DISABLED VALUE 0x0
  FOLLOW_CLK_REQ_ENABLED VALUE 0x1

HFS_QM_MODE ADDRESS 0x0051 RW
HFS_QM_MODE RESET_VALUE 0x00
 HFS_QM_EN BIT[7]
  QUIET_MODE_DISABLED VALUE 0x0
  QUIET_MODE_ENABLED VALUE 0x1
 FOLLOW_QM_EXT_EN BIT[0]
  IGNORE_QM_EXT VALUE 0x0
  FOLLOW_QM_EXT VALUE 0x1

ECM_VREF_PROG_n(n):(0)-(0) ARRAY 0x00000052+0x1*n
ECM_VREF_PROG_0 ADDRESS 0x0052 RW
ECM_VREF_PROG_0 RESET_VALUE 0x00
 ECM_VREF_PROG BIT[1:0]

HFS_SPARE_CTL_n(n):(0)-(0) ARRAY 0x00000060+0x1*n
HFS_SPARE_CTL_0 ADDRESS 0x0060 RW
HFS_SPARE_CTL_0 RESET_VALUE 0x00
 HFS_SPARE_REG_BITS BIT[3:0]

FTS_SPARE_CTL_n(n):(0)-(0) ARRAY 0x00000061+0x1*n
FTS_SPARE_CTL_0 ADDRESS 0x0061 RW
FTS_SPARE_CTL_0 RESET_VALUE 0x00
 FTS_SPARE_REG_BITS BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 DTEST1_SEL BIT[6:4]
 DTEST2_SEL BIT[2:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 DTEST3_SEL BIT[6:4]
 DTEST4_SEL BIT[2:0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 TEST_CLK_EN BIT[7]
  USE_MAIN_CLK VALUE 0x0
  USE_ALT_CLK VALUE 0x1
 TEST_CLK_SEL BIT[6:5]
  ALT_CLK_DTEST1 VALUE 0x0
  ALT_CLK_DTEST2 VALUE 0x1
  ALT_CLK_DTEST3 VALUE 0x2
  ALT_CLK_DTEST4 VALUE 0x3

TEST4_HFS_ATEST_n(n):(0)-(0) ARRAY 0x000000E5+0x1*n
TEST4_HFS_ATEST_0 ADDRESS 0x00E5 RW
TEST4_HFS_ATEST_0 RESET_VALUE 0x00
 HFS_ATEST4_SEL BIT[7:6]
 HFS_ATEST3_SEL BIT[5:4]

TEST5_FTS_ATEST_n(n):(0)-(0) ARRAY 0x000000E6+0x1*n
TEST5_FTS_ATEST_0 ADDRESS 0x00E6 RW
TEST5_FTS_ATEST_0 RESET_VALUE 0x00
 FTS_ATEST4_SEL BIT[7:6]
 FTS_ATEST3_SEL BIT[5:4]

TEST6_ECM_ATEST_n(n):(0)-(0) ARRAY 0x000000E7+0x1*n
TEST6_ECM_ATEST_0 ADDRESS 0x00E7 RW
TEST6_ECM_ATEST_0 RESET_VALUE 0x00
 ECM_ATEST4_SEL BIT[7:6]
 ECM_ATEST3_SEL BIT[5:4]

TEST7_HFS_REFDAC_VREF_n(n):(0)-(0) ARRAY 0x000000E9+0x1*n
TEST7_HFS_REFDAC_VREF_0 ADDRESS 0x00E9 RW
TEST7_HFS_REFDAC_VREF_0 RESET_VALUE 0x00
 OPEN_LOOP_TEST_EN BIT[0]
  BUFFER_MODE VALUE 0x0
  OFFSET_TRIM_MODE VALUE 0x1

TEST8_FTS_REFDAC_VREF_n(n):(0)-(0) ARRAY 0x000000EA+0x1*n
TEST8_FTS_REFDAC_VREF_0 ADDRESS 0x00EA RW
TEST8_FTS_REFDAC_VREF_0 RESET_VALUE 0x00
 OPEN_LOOP_TEST_EN BIT[0]
  BUFFER_MODE VALUE 0x0
  OFFSET_TRIM_MODE VALUE 0x1

TEST9_ECM_REFDAC_VREF_n(n):(0)-(0) ARRAY 0x000000EB+0x1*n
TEST9_ECM_REFDAC_VREF_0 ADDRESS 0x00EB RW
TEST9_ECM_REFDAC_VREF_0 RESET_VALUE 0x00
 OPEN_LOOP_TEST_EN BIT[0]
  BUFFER_MODE VALUE 0x0
  OFFSET_TRIM_MODE VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 NUM_TRIM BIT[7:0]

HFS_REFDAC_VREF_TRIM_n(n):(0)-(0) ARRAY 0x000000F1+0x1*n
HFS_REFDAC_VREF_TRIM_0 ADDRESS 0x00F1 RW
HFS_REFDAC_VREF_TRIM_0 RESET_VALUE 0x00
 HFS_REFDAC_VREF_TRIM BIT[5:0]

FTS_REFDAC_VREF_TRIM_n(n):(0)-(0) ARRAY 0x000000F2+0x1*n
FTS_REFDAC_VREF_TRIM_0 ADDRESS 0x00F2 RW
FTS_REFDAC_VREF_TRIM_0 RESET_VALUE 0x00
 FTS_REFDAC_VREF_TRIM BIT[5:0]

ECM_REFDAC_VREF_TRIM_n(n):(0)-(0) ARRAY 0x000000F3+0x1*n
ECM_REFDAC_VREF_TRIM_0 ADDRESS 0x00F3 RW
ECM_REFDAC_VREF_TRIM_0 RESET_VALUE 0x00
 ECM_REFDAC_VREF_TRIM BIT[4:0]

S1_CTRL_BASE BASE 0x00011400 s1_ctrladdr 31:0

 s1_ctrl MODULE OFFSET=S1_CTRL_BASE+0x00000000 MAX=S1_CTRL_BASE+0x000000FF APRE=S1_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S1_CTRL_BASE.S1_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  VREG_OCP_FALSE VALUE 0x0
  VREG_OCP_TRUE VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0x00
 DACMID_BUF_CAL_FAULT BIT[7]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPLE_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPLE_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 REPLICA_CAL_FAULT BIT[5]
  REPLICA_CAL_FAULT_FALSE VALUE 0x0
  REPLICA_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[4]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1
 CL_GAIN_CAL_FAULT BIT[3]
  CL_GAIN_CAL_FAULT_FALSE VALUE 0x0
  CL_GAIN_CAL_FAULT_TRUE VALUE 0x1
 CL_OFFSET_CAL_FAULT BIT[2]
  CL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  CL_OFFSET_CAL_FAULT_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0x00
 IDAC_CAL_FAULT BIT[7]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[6]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[5]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[4]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[3]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 RAMP_CAL_FAULT BIT[2]
  RAMP_CAL_FAULT_FALSE VALUE 0x0
  RAMP_CAL_FAULT_TRUE VALUE 0x1
 COMP_STATE BIT[1]
  COMP_STATE_FALSE VALUE 0x0
  COMP_STATE_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x00
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x66
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MP_FORCED_RETENTION VALUE 0x4
  MP_FORCED_LPM VALUE 0x5
  MP_AUTO_MODE VALUE 0x6
  MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x08
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MS_FORCED_RETENTION VALUE 0x4
  MS_FORCED_LPM VALUE 0x5
  MS_AUTO_MODE VALUE 0x6
  MS_FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x81
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x81
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x20
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x0A
 BPLP2_EN BIT[3]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL_SECOND_ORDER_COMPENS VALUE 0x1
 RAMP_CFG BIT[2:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0xC0
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x00
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 WAIT_OCP_TIMER BIT[4:3]
  WAIT_OCP_TIMER_320US VALUE 0x0
  WAIT_OCP_TIMER_640US VALUE 0x1
  WAIT_OCP_TIMER_1280_US VALUE 0x2
  WAIT_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x06
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x3B
 FB_GAIN BIT[5]
  FB_GAIN_X2 VALUE 0x0
  FB_GAIN_X1 VALUE 0x1
 IDAC_RANGE BIT[4:3]
  IDAC_RANGE_08MV_1P00UA VALUE 0x0
  IDAC_RANGE_12MV_1P50UA VALUE 0x1
  IDAC_RANGE_14MV_1P75UA VALUE 0x2
  IDAC_RANGE_16MV_2P00UA VALUE 0x3
 FB_RANGE BIT[2]
  FB_RANGE_NORMAL_OP_NO_FDBK_DIV VALUE 0x0
  FB_RANGE_PROTECT_OP_RES_FDBK_DIV VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_ENABLED1 VALUE 0x2
  VDIP_ENABLED2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_5MV VALUE 0x0
  VDIP_THRESH_10MV VALUE 0x1
  VDIP_THRESH_15MV VALUE 0x2
  VDIP_THRESH_20MV VALUE 0x3

MPH_STROBE_SHADOW ADDRESS 0x0079 W
MPH_STROBE_SHADOW RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_SS1 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SS2 VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_RPM VALUE 0xE
  MODE_FSM_FORCE_RPMWAIT VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x85
 SS_CL_THRESH BIT[7:6]
  SS_CL_THRESH_0MV VALUE 0x0
  SS_CL_THRESH_32MV VALUE 0x1
  SS_CL_THRESH_64MV VALUE 0x2
  SS_CL_THRESH_96MV VALUE 0x3
 TIMER_T5 BIT[3:2]
  TIMER_T5_5US VALUE 0x0
  TIMER_T5_10US VALUE 0x1
  TIMER_T5_20US VALUE 0x2
  TIMER_T5_30US VALUE 0x3
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x6F
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xD0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1
 SPARE_OUT BIT[5]
  SPARE_OUT_FALSE VALUE 0x0
  SPARE_OUT_TRUE VALUE 0x1
 SS1_FOLDBACK_FRC BIT[4]
  SS1_FOLDBACK_FRC_FALSE VALUE 0x0
  SS1_FOLDBACK_FRC_TRUE VALUE 0x1
 SS2_FOLDBACK_FRC BIT[3]
  SS2_FOLDBACK_FRC_FALSE VALUE 0x0
  SS2_FOLDBACK_FRC_TRUE VALUE 0x1
 EN5_GLUE_LOGIC_CFG BIT[2]
  EN5_GLUE_LOGIC_CFG_FALSE VALUE 0x0
  EN5_GLUE_LOGIC_CFG_TRUE VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 W
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
 FRC_CLL BIT[6]
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
 ADAPT_ZX_EN BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 W
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]

EN_OPTIONS_DFT_3_SHADOW ADDRESS 0x00AA W
EN_OPTIONS_DFT_3_SHADOW RESET_VALUE 0x20
 SPARE_OUT BIT[7]
 EN7_MPPFM_STATE_CFG BIT[6]
 FOLDBACK_CFG BIT[5:4]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AB W
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 IDAC_LPM_EN BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 DUTY_FB_SEL_LAT BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]
  ESL_PULSE_RC_SEL_DISABLE VALUE 0x0
  ESL_PULSE_RC_SEL_ENABLE VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AE RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x00
 DIV_CORR_MAG_CFG BIT[1:0]
  DIV_CORR_MAG_CFG_DISABLE VALUE 0x0
  DIV_CORR_MAG_CFG_DIVIDE VALUE 0x1
  DIV_CORR_MAG_CFG_USE_REG VALUE 0x2
  DIV_CORR_MAG_CFG_RESERVED VALUE 0x3

EN_OPTIONS_DFT_4 ADDRESS 0x00AF RW
EN_OPTIONS_DFT_4 RESET_VALUE 0x02
 PSKIP_CORR_MAG_CFG BIT[2:0]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_IZTC_1U VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_VREF_IN VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_RVDD VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWMOUT_DFT VALUE 0x1
  DTEST1_PFMOUT_DFT VALUE 0x2
  DTEST1_DUTY_FB VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ_FROM_PS VALUE 0x5
  DTEST1_VREG_READY_INT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_CAL_FB_FLAG_FILT VALUE 0x8
  DTEST1_RPM_WAKE_CTRL VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_RIF_AND_OCP_PERPH_EN VALUE 0xC
  DTEST1_RPM_CHRG_TO_PS VALUE 0xD
  DTEST1_NPM_LPM_EN VALUE 0xE
  DTEST1_REF_EN VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[2:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_FAULT_INT VALUE 0x1
  DTEST2_MODE_FSM_1 VALUE 0x2
  DTEST2_NPM_FLAG_PRE VALUE 0x3
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x4
  DTEST2_CLK_REQ_STEPPER VALUE 0x5
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0x6
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0x7

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_MODE_FSM_2 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x3
  DTEST3_CAL_FB_FLAG_UNFILT VALUE 0x4
  DTEST3_FOLDBACK_FLAG VALUE 0x5
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0x6
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0x7

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[2:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SOFTSTART_DONE VALUE 0x1
  DTEST4_STEPPER_DONE_FLAG VALUE 0x2
  DTEST4_MODE_FSM_3 VALUE 0x3
  DTEST4_MP_NPM_OUT VALUE 0x4
  DTEST4_CLK_19P2_REQ_FSM VALUE 0x5
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0x6
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_EN ADDRESS 0x00E3 W
CAL_EN RESET_VALUE 0x80
 CAL_EN BIT[7]
  CAL_EN_FALSE VALUE 0x0
  CAL_EN_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E4 RW
CAL_CTL_1 RESET_VALUE 0xF0
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_DIRECTCAL_ENABL VALUE 0x1
 PFM_CAL_EN BIT[2]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_DIRECTCAL_ENABL VALUE 0x1
 VDIP_CAL_EN BIT[1]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_DIRECTCAL_ENABL VALUE 0x1
 RAMP_CAL_EN BIT[0]
  RAMP_CAL_CENTER_CODE VALUE 0x0
  RAMP_CAL_DIRECTCAL_ENABL VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E7 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[5:0]

IDAC_CAL_VAL ADDRESS 0x00E8 R
IDAC_CAL_VAL RESET_VALUE 0x10
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00E9 R
CORR_CAL_VAL RESET_VALUE 0x10
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EA R
PWM_CAL_VAL RESET_VALUE 0x10
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EB R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[4:0]

VDIP_CAL_VAL ADDRESS 0x00EC R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[4:0]

RAMP_CAL_VAL ADDRESS 0x00ED R
RAMP_CAL_VAL RESET_VALUE 0x08
 RAMP_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

PWM_TRIM ADDRESS 0x00F1 RW
PWM_TRIM RESET_VALUE 0x10
 PWM_TRIM BIT[4:0]

PFM_TRIM ADDRESS 0x00F2 RW
PFM_TRIM RESET_VALUE 0x00
 PFM_TRIM BIT[4:0]

VDIP_TRIM ADDRESS 0x00F3 RW
VDIP_TRIM RESET_VALUE 0x00
 VDIP_TRIM BIT[4:0]

RAMP_TRIM ADDRESS 0x00F4 RW
RAMP_TRIM RESET_VALUE 0x08
 RAMP_TRIM BIT[3:0]

S1_PS_BASE BASE 0x00011500 s1_psaddr 31:0

 s1_ps MODULE OFFSET=S1_PS_BASE+0x00000000 MAX=S1_PS_BASE+0x000000FF APRE=S1_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S1_PS_BASE.S1_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x66
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x00
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

CL_CTL_1 ADDRESS 0x0060 RW
CL_CTL_1 RESET_VALUE 0x1D
 PWM_CL BIT[4:0]

CL_CTL_2 ADDRESS 0x0061 RW
CL_CTL_2 RESET_VALUE 0x00
 HCPFM_CL BIT[4:0]

CL_CTL_3 ADDRESS 0x0062 RW
CL_CTL_3 RESET_VALUE 0x03
 LPM_CL BIT[4:0]

AUTO_CTL_1 ADDRESS 0x0063 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

AUTO_CTL_2 ADDRESS 0x0064 RW
AUTO_CTL_2 RESET_VALUE 0x08
 LPM_ENTRY_CL_VAL BIT[7:3]
 LPM_ENTRY_CL_FILT BIT[2:0]
  LPM_ENTRY_CL_FILT_4OF4_WITH_RST VALUE 0x0
  LPM_ENTRY_CL_FILT_8OF8_WITH_RST VALUE 0x1
  LPM_ENTRY_CL_FILT_16OF16_WITH_RST VALUE 0x2
  LPM_ENTRY_CL_FILT_32OF32_WITH_RST VALUE 0x3
  LPM_ENTRY_CL_FILT_4OF4_NO_RST VALUE 0x4
  LPM_ENTRY_CL_FILT_7OF8_NO_RST VALUE 0x5
  LPM_ENTRY_CL_FILT_14OF16_NO_RST VALUE 0x6
  LPM_ENTRY_CL_FILT_28OF32_NO_RST VALUE 0x7

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0066 RW
LPM_ADC_VAL RESET_VALUE 0x07
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0067 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x09
 MPPFM_CL_CFG BIT[4]
  MPPFM_CL_CFG_PFM_CL VALUE 0x0
  MPPFM_CL_CFG_HCPFM_CL VALUE 0x1
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x3F
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 FRC_CLL BIT[6]
  FRC_CLL_FALSE VALUE 0x0
  FRC_CLL_TRUE VALUE 0x1
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
  NLIM_TIMER_MASK_PULSE_EN_DO_NOT_MASK_TOFF_TIMER VALUE 0x0
  NLIM_TIMER_MASK_PULSE_EN_MASK_TOFF_TIMER_UPON_LPM_EXIT_TRIGGER VALUE 0x1
 ADAPT_ZX_EN BIT[4]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AA RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x20
 SPARE_OUT BIT[7]
  SPARE_OUT_UNSYNCED_VERSION VALUE 0x0
  SPARE_OUT_SYNCED_VERSION VALUE 0x1
 EN7_MPPFM_STATE_CFG BIT[6]
  EN7_MPPFM_STATE_CFG_FALSE VALUE 0x0
  EN7_MPPFM_STATE_CFG_TRUE VALUE 0x1
 FOLDBACK_CFG BIT[5:4]
  FOLDBACK_CFG_FORCE_0 VALUE 0x0
  FOLDBACK_CFG_FORCE_ONE VALUE 0x1
  FOLDBACK_CFG_NORMAL VALUE 0x2
  FOLDBACK_CFG_FORCE_1 VALUE 0x3

ZX_ADAPT_CTL ADDRESS 0x00AB RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AC R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AD RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_REPL_CL_SNS VALUE 0x2
  ATEST2_VSW_CL_SNS VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_REPL_CL_FRC VALUE 0x2
  ATEST1_VDDIN_CL_SNS VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_REP2_CL_SNS VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NORMAL_OP VALUE 0x0
  ATEST3_REP2_CL_FRC VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_VSW VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_CLL_FLAG VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_CAL_FB_TO_CTRL VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

REPLICA_CFG ADDRESS 0x00E5 RW
REPLICA_CFG RESET_VALUE 0x09
 ADC_REP2_FET_FRC BIT[5]
  ADC_REP2_FET_FRC_FALSE VALUE 0x0
  ADC_REP2_FET_FRC_TRUE VALUE 0x1
 CL_COMP_MUX BIT[4]
  CL_COMP_MUX_DISABL VALUE 0x0
  CL_COMP_MUX_ENABL VALUE 0x1
 CL_REP_CURR_EN BIT[3]
  CL_REP_CURR_EN_DISABL VALUE 0x0
  CL_REP_CURR_EN_ENABL VALUE 0x1
 CL_REP2_FET_FRC BIT[2]
  CL_REP2_FET_FRC_DISABL VALUE 0x0
  CL_REP2_FET_FRC_ENABL VALUE 0x1
 REP_FET_FRC BIT[1]
  CL_REP_FET_FRC_DISABL VALUE 0x0
  CL_REP_FET_FRC_ENABL VALUE 0x1
 ADC_REP_CURR_EN BIT[0]
  ADC_REP_CURRENT_EN_FALSE VALUE 0x0
  ADC_REP_CURRENT_EN_TRUE VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

IADC_CAL_THRESHOLD ADDRESS 0x00E7 RW
IADC_CAL_THRESHOLD RESET_VALUE 0x00
 IADC_CAL_THRESHOLD BIT[5:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00E8 R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

ZX_CAL_VAL ADDRESS 0x00EB R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

CL_GAIN_CAL_VAL ADDRESS 0x00EC R
CL_GAIN_CAL_VAL RESET_VALUE 0x00
 CL_GAIN_CAL_VAL BIT[5:0]

CL_OFFSET_VAL ADDRESS 0x00ED R
CL_OFFSET_VAL RESET_VALUE 0x00
 CL_OFFSET_CAL_VAL BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_GAIN_TRIM ADDRESS 0x00F2 RW
CL_GAIN_TRIM RESET_VALUE 0x00
 CL_GAIN_TRIM BIT[5:0]

CL_OFFSET_TRIM ADDRESS 0x00F3 RW
CL_OFFSET_TRIM RESET_VALUE 0x04
 CL_OFFSET_TRIM BIT[2:0]

REPLICA_TRIM ADDRESS 0x00F4 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F5 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S1_FREQ_BASE BASE 0x00011600 s1_freqaddr 31:0

 s1_freq MODULE OFFSET=S1_FREQ_BASE+0x00000000 MAX=S1_FREQ_BASE+0x000000FF APRE=S1_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S1_FREQ_BASE.S1_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x00
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

S2_CTRL_BASE BASE 0x00011700 s2_ctrladdr 31:0

 s2_ctrl MODULE OFFSET=S2_CTRL_BASE+0x00000000 MAX=S2_CTRL_BASE+0x000000FF APRE=S2_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S2_CTRL_BASE.S2_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  VREG_OCP_FALSE VALUE 0x0
  VREG_OCP_TRUE VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0x00
 DACMID_BUF_CAL_FAULT BIT[7]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPLE_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPLE_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 REPLICA_CAL_FAULT BIT[5]
  REPLICA_CAL_FAULT_FALSE VALUE 0x0
  REPLICA_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[4]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1
 CL_GAIN_CAL_FAULT BIT[3]
  CL_GAIN_CAL_FAULT_FALSE VALUE 0x0
  CL_GAIN_CAL_FAULT_TRUE VALUE 0x1
 CL_OFFSET_CAL_FAULT BIT[2]
  CL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  CL_OFFSET_CAL_FAULT_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0x00
 IDAC_CAL_FAULT BIT[7]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[6]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[5]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[4]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[3]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 RAMP_CAL_FAULT BIT[2]
  RAMP_CAL_FAULT_FALSE VALUE 0x0
  RAMP_CAL_FAULT_TRUE VALUE 0x1
 COMP_STATE BIT[1]
  COMP_STATE_FALSE VALUE 0x0
  COMP_STATE_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x00
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x66
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MP_FORCED_RETENTION VALUE 0x4
  MP_FORCED_LPM VALUE 0x5
  MP_AUTO_MODE VALUE 0x6
  MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x08
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MS_FORCED_RETENTION VALUE 0x4
  MS_FORCED_LPM VALUE 0x5
  MS_AUTO_MODE VALUE 0x6
  MS_FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x01
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x81
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x81
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x20
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x0A
 BPLP2_EN BIT[3]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL_SECOND_ORDER_COMPENS VALUE 0x1
 RAMP_CFG BIT[2:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0xC0
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x00
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 WAIT_OCP_TIMER BIT[4:3]
  WAIT_OCP_TIMER_320US VALUE 0x0
  WAIT_OCP_TIMER_640US VALUE 0x1
  WAIT_OCP_TIMER_1280_US VALUE 0x2
  WAIT_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x06
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x3B
 FB_GAIN BIT[5]
  FB_GAIN_X2 VALUE 0x0
  FB_GAIN_X1 VALUE 0x1
 IDAC_RANGE BIT[4:3]
  IDAC_RANGE_08MV_1P00UA VALUE 0x0
  IDAC_RANGE_12MV_1P50UA VALUE 0x1
  IDAC_RANGE_14MV_1P75UA VALUE 0x2
  IDAC_RANGE_16MV_2P00UA VALUE 0x3
 FB_RANGE BIT[2]
  FB_RANGE_NORMAL_OP_NO_FDBK_DIV VALUE 0x0
  FB_RANGE_PROTECT_OP_RES_FDBK_DIV VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_ENABLED1 VALUE 0x2
  VDIP_ENABLED2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_5MV VALUE 0x0
  VDIP_THRESH_10MV VALUE 0x1
  VDIP_THRESH_15MV VALUE 0x2
  VDIP_THRESH_20MV VALUE 0x3

MPH_STROBE_SHADOW ADDRESS 0x0079 W
MPH_STROBE_SHADOW RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_SS1 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SS2 VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_RPM VALUE 0xE
  MODE_FSM_FORCE_RPMWAIT VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x85
 SS_CL_THRESH BIT[7:6]
  SS_CL_THRESH_0MV VALUE 0x0
  SS_CL_THRESH_32MV VALUE 0x1
  SS_CL_THRESH_64MV VALUE 0x2
  SS_CL_THRESH_96MV VALUE 0x3
 TIMER_T5 BIT[3:2]
  TIMER_T5_5US VALUE 0x0
  TIMER_T5_10US VALUE 0x1
  TIMER_T5_20US VALUE 0x2
  TIMER_T5_30US VALUE 0x3
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x6F
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xD0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1
 SPARE_OUT BIT[5]
  SPARE_OUT_FALSE VALUE 0x0
  SPARE_OUT_TRUE VALUE 0x1
 SS1_FOLDBACK_FRC BIT[4]
  SS1_FOLDBACK_FRC_FALSE VALUE 0x0
  SS1_FOLDBACK_FRC_TRUE VALUE 0x1
 SS2_FOLDBACK_FRC BIT[3]
  SS2_FOLDBACK_FRC_FALSE VALUE 0x0
  SS2_FOLDBACK_FRC_TRUE VALUE 0x1
 EN5_GLUE_LOGIC_CFG BIT[2]
  EN5_GLUE_LOGIC_CFG_FALSE VALUE 0x0
  EN5_GLUE_LOGIC_CFG_TRUE VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 W
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
 FRC_CLL BIT[6]
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
 ADAPT_ZX_EN BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 W
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]

EN_OPTIONS_DFT_3_SHADOW ADDRESS 0x00AA W
EN_OPTIONS_DFT_3_SHADOW RESET_VALUE 0x20
 SPARE_OUT BIT[7]
 EN7_MPPFM_STATE_CFG BIT[6]
 FOLDBACK_CFG BIT[5:4]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AB W
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 IDAC_LPM_EN BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 DUTY_FB_SEL_LAT BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]
  ESL_PULSE_RC_SEL_DISABLE VALUE 0x0
  ESL_PULSE_RC_SEL_ENABLE VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AE RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x00
 DIV_CORR_MAG_CFG BIT[1:0]
  DIV_CORR_MAG_CFG_DISABLE VALUE 0x0
  DIV_CORR_MAG_CFG_DIVIDE VALUE 0x1
  DIV_CORR_MAG_CFG_USE_REG VALUE 0x2
  DIV_CORR_MAG_CFG_RESERVED VALUE 0x3

EN_OPTIONS_DFT_4 ADDRESS 0x00AF RW
EN_OPTIONS_DFT_4 RESET_VALUE 0x02
 PSKIP_CORR_MAG_CFG BIT[2:0]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_IZTC_1U VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_VREF_IN VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_RVDD VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWMOUT_DFT VALUE 0x1
  DTEST1_PFMOUT_DFT VALUE 0x2
  DTEST1_DUTY_FB VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ_FROM_PS VALUE 0x5
  DTEST1_VREG_READY_INT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_CAL_FB_FLAG_FILT VALUE 0x8
  DTEST1_RPM_WAKE_CTRL VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_RIF_AND_OCP_PERPH_EN VALUE 0xC
  DTEST1_RPM_CHRG_TO_PS VALUE 0xD
  DTEST1_NPM_LPM_EN VALUE 0xE
  DTEST1_REF_EN VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[2:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_FAULT_INT VALUE 0x1
  DTEST2_MODE_FSM_1 VALUE 0x2
  DTEST2_NPM_FLAG_PRE VALUE 0x3
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x4
  DTEST2_CLK_REQ_STEPPER VALUE 0x5
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0x6
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0x7

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_MODE_FSM_2 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x3
  DTEST3_CAL_FB_FLAG_UNFILT VALUE 0x4
  DTEST3_FOLDBACK_FLAG VALUE 0x5
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0x6
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0x7

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[2:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SOFTSTART_DONE VALUE 0x1
  DTEST4_STEPPER_DONE_FLAG VALUE 0x2
  DTEST4_MODE_FSM_3 VALUE 0x3
  DTEST4_MP_NPM_OUT VALUE 0x4
  DTEST4_CLK_19P2_REQ_FSM VALUE 0x5
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0x6
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_EN ADDRESS 0x00E3 W
CAL_EN RESET_VALUE 0x80
 CAL_EN BIT[7]
  CAL_EN_FALSE VALUE 0x0
  CAL_EN_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E4 RW
CAL_CTL_1 RESET_VALUE 0xF0
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_DIRECTCAL_ENABL VALUE 0x1
 PFM_CAL_EN BIT[2]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_DIRECTCAL_ENABL VALUE 0x1
 VDIP_CAL_EN BIT[1]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_DIRECTCAL_ENABL VALUE 0x1
 RAMP_CAL_EN BIT[0]
  RAMP_CAL_CENTER_CODE VALUE 0x0
  RAMP_CAL_DIRECTCAL_ENABL VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E7 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[5:0]

IDAC_CAL_VAL ADDRESS 0x00E8 R
IDAC_CAL_VAL RESET_VALUE 0x10
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00E9 R
CORR_CAL_VAL RESET_VALUE 0x10
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EA R
PWM_CAL_VAL RESET_VALUE 0x10
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EB R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[4:0]

VDIP_CAL_VAL ADDRESS 0x00EC R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[4:0]

RAMP_CAL_VAL ADDRESS 0x00ED R
RAMP_CAL_VAL RESET_VALUE 0x08
 RAMP_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

PWM_TRIM ADDRESS 0x00F1 RW
PWM_TRIM RESET_VALUE 0x10
 PWM_TRIM BIT[4:0]

PFM_TRIM ADDRESS 0x00F2 RW
PFM_TRIM RESET_VALUE 0x00
 PFM_TRIM BIT[4:0]

VDIP_TRIM ADDRESS 0x00F3 RW
VDIP_TRIM RESET_VALUE 0x00
 VDIP_TRIM BIT[4:0]

RAMP_TRIM ADDRESS 0x00F4 RW
RAMP_TRIM RESET_VALUE 0x08
 RAMP_TRIM BIT[3:0]

S2_PS_BASE BASE 0x00011800 s2_psaddr 31:0

 s2_ps MODULE OFFSET=S2_PS_BASE+0x00000000 MAX=S2_PS_BASE+0x000000FF APRE=S2_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S2_PS_BASE.S2_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x66
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x01
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

CL_CTL_1 ADDRESS 0x0060 RW
CL_CTL_1 RESET_VALUE 0x1D
 PWM_CL BIT[4:0]

CL_CTL_2 ADDRESS 0x0061 RW
CL_CTL_2 RESET_VALUE 0x00
 HCPFM_CL BIT[4:0]

CL_CTL_3 ADDRESS 0x0062 RW
CL_CTL_3 RESET_VALUE 0x03
 LPM_CL BIT[4:0]

AUTO_CTL_1 ADDRESS 0x0063 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

AUTO_CTL_2 ADDRESS 0x0064 RW
AUTO_CTL_2 RESET_VALUE 0x08
 LPM_ENTRY_CL_VAL BIT[7:3]
 LPM_ENTRY_CL_FILT BIT[2:0]
  LPM_ENTRY_CL_FILT_4OF4_WITH_RST VALUE 0x0
  LPM_ENTRY_CL_FILT_8OF8_WITH_RST VALUE 0x1
  LPM_ENTRY_CL_FILT_16OF16_WITH_RST VALUE 0x2
  LPM_ENTRY_CL_FILT_32OF32_WITH_RST VALUE 0x3
  LPM_ENTRY_CL_FILT_4OF4_NO_RST VALUE 0x4
  LPM_ENTRY_CL_FILT_7OF8_NO_RST VALUE 0x5
  LPM_ENTRY_CL_FILT_14OF16_NO_RST VALUE 0x6
  LPM_ENTRY_CL_FILT_28OF32_NO_RST VALUE 0x7

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0066 RW
LPM_ADC_VAL RESET_VALUE 0x07
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0067 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x09
 MPPFM_CL_CFG BIT[4]
  MPPFM_CL_CFG_PFM_CL VALUE 0x0
  MPPFM_CL_CFG_HCPFM_CL VALUE 0x1
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x3F
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 FRC_CLL BIT[6]
  FRC_CLL_FALSE VALUE 0x0
  FRC_CLL_TRUE VALUE 0x1
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
  NLIM_TIMER_MASK_PULSE_EN_DO_NOT_MASK_TOFF_TIMER VALUE 0x0
  NLIM_TIMER_MASK_PULSE_EN_MASK_TOFF_TIMER_UPON_LPM_EXIT_TRIGGER VALUE 0x1
 ADAPT_ZX_EN BIT[4]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AA RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x20
 SPARE_OUT BIT[7]
  SPARE_OUT_UNSYNCED_VERSION VALUE 0x0
  SPARE_OUT_SYNCED_VERSION VALUE 0x1
 EN7_MPPFM_STATE_CFG BIT[6]
  EN7_MPPFM_STATE_CFG_FALSE VALUE 0x0
  EN7_MPPFM_STATE_CFG_TRUE VALUE 0x1
 FOLDBACK_CFG BIT[5:4]
  FOLDBACK_CFG_FORCE_0 VALUE 0x0
  FOLDBACK_CFG_FORCE_ONE VALUE 0x1
  FOLDBACK_CFG_NORMAL VALUE 0x2
  FOLDBACK_CFG_FORCE_1 VALUE 0x3

ZX_ADAPT_CTL ADDRESS 0x00AB RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AC R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AD RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_REPL_CL_SNS VALUE 0x2
  ATEST2_VSW_CL_SNS VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_REPL_CL_FRC VALUE 0x2
  ATEST1_VDDIN_CL_SNS VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_REP2_CL_SNS VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NORMAL_OP VALUE 0x0
  ATEST3_REP2_CL_FRC VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_VSW VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_CLL_FLAG VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_CAL_FB_TO_CTRL VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

REPLICA_CFG ADDRESS 0x00E5 RW
REPLICA_CFG RESET_VALUE 0x09
 ADC_REP2_FET_FRC BIT[5]
  ADC_REP2_FET_FRC_FALSE VALUE 0x0
  ADC_REP2_FET_FRC_TRUE VALUE 0x1
 CL_COMP_MUX BIT[4]
  CL_COMP_MUX_DISABL VALUE 0x0
  CL_COMP_MUX_ENABL VALUE 0x1
 CL_REP_CURR_EN BIT[3]
  CL_REP_CURR_EN_DISABL VALUE 0x0
  CL_REP_CURR_EN_ENABL VALUE 0x1
 CL_REP2_FET_FRC BIT[2]
  CL_REP2_FET_FRC_DISABL VALUE 0x0
  CL_REP2_FET_FRC_ENABL VALUE 0x1
 REP_FET_FRC BIT[1]
  CL_REP_FET_FRC_DISABL VALUE 0x0
  CL_REP_FET_FRC_ENABL VALUE 0x1
 ADC_REP_CURR_EN BIT[0]
  ADC_REP_CURRENT_EN_FALSE VALUE 0x0
  ADC_REP_CURRENT_EN_TRUE VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

IADC_CAL_THRESHOLD ADDRESS 0x00E7 RW
IADC_CAL_THRESHOLD RESET_VALUE 0x00
 IADC_CAL_THRESHOLD BIT[5:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00E8 R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

ZX_CAL_VAL ADDRESS 0x00EB R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

CL_GAIN_CAL_VAL ADDRESS 0x00EC R
CL_GAIN_CAL_VAL RESET_VALUE 0x00
 CL_GAIN_CAL_VAL BIT[5:0]

CL_OFFSET_VAL ADDRESS 0x00ED R
CL_OFFSET_VAL RESET_VALUE 0x00
 CL_OFFSET_CAL_VAL BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_GAIN_TRIM ADDRESS 0x00F2 RW
CL_GAIN_TRIM RESET_VALUE 0x00
 CL_GAIN_TRIM BIT[5:0]

CL_OFFSET_TRIM ADDRESS 0x00F3 RW
CL_OFFSET_TRIM RESET_VALUE 0x04
 CL_OFFSET_TRIM BIT[2:0]

REPLICA_TRIM ADDRESS 0x00F4 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F5 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S2_FREQ_BASE BASE 0x00011900 s2_freqaddr 31:0

 s2_freq MODULE OFFSET=S2_FREQ_BASE+0x00000000 MAX=S2_FREQ_BASE+0x000000FF APRE=S2_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S2_FREQ_BASE.S2_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x08
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

S3_CTRL_BASE BASE 0x00011A00 s3_ctrladdr 31:0

 s3_ctrl MODULE OFFSET=S3_CTRL_BASE+0x00000000 MAX=S3_CTRL_BASE+0x000000FF APRE=S3_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S3_CTRL_BASE.S3_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  VREG_OCP_FALSE VALUE 0x0
  VREG_OCP_TRUE VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_VREGOK_FALSE VALUE 0x0
  NPM_VREGOK_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0x00
 DACMID_BUF_CAL_FAULT BIT[7]
  DACMID_BUF_CAL_FAULT_FALSE VALUE 0x0
  DACMID_BUF_CAL_FAULT_TRUE VALUE 0x1
 SAMPLE_OFFSET_CAL_FAULT BIT[6]
  SAMPLE_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  SAMPLE_OFFSET_CAL_FAULT_TRUE VALUE 0x1
 REPLICA_CAL_FAULT BIT[5]
  REPLICA_CAL_FAULT_FALSE VALUE 0x0
  REPLICA_CAL_FAULT_TRUE VALUE 0x1
 ZX_CAL_FAULT BIT[4]
  ZX_CAL_FAULT_FALSE VALUE 0x0
  ZX_CAL_FAULT_TRUE VALUE 0x1
 CL_GAIN_CAL_FAULT BIT[3]
  CL_GAIN_CAL_FAULT_FALSE VALUE 0x0
  CL_GAIN_CAL_FAULT_TRUE VALUE 0x1
 CL_OFFSET_CAL_FAULT BIT[2]
  CL_OFFSET_CAL_FAULT_FALSE VALUE 0x0
  CL_OFFSET_CAL_FAULT_TRUE VALUE 0x1

STATUS_3 ADDRESS 0x000A R
STATUS_3 RESET_VALUE 0x00
 IDAC_CAL_FAULT BIT[7]
  IDAC_CAL_FAULT_FALSE VALUE 0x0
  IDAC_CAL_FAULT_TRUE VALUE 0x1
 CORR_CAL_FAULT BIT[6]
  CORR_CAL_FAULT_FALSE VALUE 0x0
  CORR_CAL_FAULT_TRUE VALUE 0x1
 PWM_CAL_FAULT BIT[5]
  PWM_CAL_FAULT_FALSE VALUE 0x0
  PWM_CAL_FAULT_TRUE VALUE 0x1
 PFM_CAL_FAULT BIT[4]
  PFM_CAL_FAULT_FALSE VALUE 0x0
  PFM_CAL_FAULT_TRUE VALUE 0x1
 VDIP_CAL_FAULT BIT[3]
  VDIP_CAL_FAULT_FALSE VALUE 0x0
  VDIP_CAL_FAULT_TRUE VALUE 0x1
 RAMP_CAL_FAULT BIT[2]
  RAMP_CAL_FAULT_FALSE VALUE 0x0
  RAMP_CAL_FAULT_TRUE VALUE 0x1
 COMP_STATE BIT[1]
  COMP_STATE_FALSE VALUE 0x0
  COMP_STATE_TRUE VALUE 0x1
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

STATUS_4 ADDRESS 0x000B R
STATUS_4 RESET_VALUE 0x00
 MODE_FSM_3 BIT[3]
  MODE_FSM_3_IS_0 VALUE 0x0
  MODE_FSM_3_IS_1 VALUE 0x1
 MODE_FSM_2 BIT[2]
  MODE_FSM_2_IS_0 VALUE 0x0
  MODE_FSM_2_IS_1 VALUE 0x1
 MODE_FSM_1 BIT[1]
  MODE_FSM_1_IS_0 VALUE 0x0
  MODE_FSM_1_IS_1 VALUE 0x1
 MODE_FSM_0 BIT[0]
  MODE_FSM_0_IS_0 VALUE 0x0
  MODE_FSM_0_IS_1 VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x66
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MPPFM_VOFFSET ADDRESS 0x0044 RW
MPPFM_VOFFSET RESET_VALUE 0x02
 MPPFM_VOFFSET BIT[2:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MP_FORCED_RETENTION VALUE 0x4
  MP_FORCED_LPM VALUE 0x5
  MP_AUTO_MODE VALUE 0x6
  MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  FTS_DISABL VALUE 0x0
  FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x08
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
  SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_DISABL_IN_PFM VALUE 0x0
  WEAK_PD_ENABL_IN_PFM VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
  WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
  MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
  MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
  MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
  MS_FORCED_RETENTION VALUE 0x4
  MS_FORCED_LPM VALUE 0x5
  MS_AUTO_MODE VALUE 0x6
  MS_FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x81
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x81
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

CORR_CFG ADDRESS 0x0062 RW
CORR_CFG RESET_VALUE 0x20
 CORR_MAG_CFG BIT[6:4]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7
 CORR_FILT_CFG BIT[3:0]
  DC_ERROR_CORR_LPF_60KHZ VALUE 0x0
  DC_ERROR_CORR_LPF_75KHZ VALUE 0x1
  DC_ERROR_CORR_LPF_95KHZ VALUE 0x3
  DC_ERROR_CORR_LPF_115KHZ VALUE 0x7
  DC_ERROR_CORR_LPF_130KHZ VALUE 0xF

RAMP_CFG ADDRESS 0x0063 RW
RAMP_CFG RESET_VALUE 0x0A
 BPLP2_EN BIT[3]
  BPLP2_DISABL VALUE 0x0
  BPLP2_ENABL_SECOND_ORDER_COMPENS VALUE 0x1
 RAMP_CFG BIT[2:0]
  RAMP_CFG_20MV VALUE 0x0
  RAMP_CFG_30MV VALUE 0x1
  RAMP_CFG_40MV VALUE 0x2
  RAMP_CFG_50MV VALUE 0x3
  RAMP_CFG_60MV VALUE 0x4
  RAMP_CFG_70MV VALUE 0x5
  RAMP_CFG_80MV VALUE 0x6
  RAMP_CFG_90MV VALUE 0x7

COMPENS_CFG ADDRESS 0x0064 RW
COMPENS_CFG RESET_VALUE 0xC0
 BPHP_CFG BIT[7:6]
  BP_HPF_10KHZ VALUE 0x0
  BP_HPF_20KHZ VALUE 0x1
  BP_HPF_40KHZ VALUE 0x2
  BP_HPF_80KHZ VALUE 0x3
 BPLP_CFG BIT[5:3]
  BP_LPF_100KHZ VALUE 0x0
  BP_LPF_280KHZ VALUE 0x1
  BP_LPF_460KHZ VALUE 0x2
  BP_LPF_640KHZ VALUE 0x3
  BP_LPF_780KHZ VALUE 0x4
  BP_LPF_990KHZ VALUE 0x5
  BP_LPF_1130KHZ VALUE 0x6
  BP_LPF_1340KHZ VALUE 0x7
 BPLP2_CFG BIT[2:0]
  BP_LPF2_100KHZ VALUE 0x0
  BP_LPF2_280KHZ VALUE 0x1
  BP_LPF2_460KHZ VALUE 0x2
  BP_LPF2_640KHZ VALUE 0x3
  BP_LPF2_780KHZ VALUE 0x4
  BP_LPF2_990KHZ VALUE 0x5
  BP_LPF2_1130KHZ VALUE 0x6
  BP_LPF2_1340KHZ VALUE 0x7

CFG_VREG_MON ADDRESS 0x0065 RW
CFG_VREG_MON RESET_VALUE 0x00
 VREG_MON_CFG BIT[0]
  VREG_MON_BURST_ENABL VALUE 0x0
  VREG_MON_ALWAYS_ENABL VALUE 0x1

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 WAIT_OCP_TIMER BIT[4:3]
  WAIT_OCP_TIMER_320US VALUE 0x0
  WAIT_OCP_TIMER_640US VALUE 0x1
  WAIT_OCP_TIMER_1280_US VALUE 0x2
  WAIT_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

CFG_PFM_COMP ADDRESS 0x0067 RW
CFG_PFM_COMP RESET_VALUE 0x06
 HCPFM_HYS BIT[3:2]
  HCPFM_COMPARATOR_HYSTERESIS_0MV VALUE 0x0
  HCPFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x1
  HCPFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x2
  HCPFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x3
 PFM_HYS BIT[1:0]
  PFM_COMPARATOR_HYSTERESIS_5MV VALUE 0x0
  PFM_COMPARATOR_HYSTERESIS_10MV VALUE 0x1
  PFM_COMPARATOR_HYSTERESIS_20MV VALUE 0x2
  PFM_COMPARATOR_HYSTERESIS_40MV VALUE 0x3

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

FB_FILT_CFG ADDRESS 0x006F RW
FB_FILT_CFG RESET_VALUE 0x3B
 FB_GAIN BIT[5]
  FB_GAIN_X2 VALUE 0x0
  FB_GAIN_X1 VALUE 0x1
 IDAC_RANGE BIT[4:3]
  IDAC_RANGE_08MV_1P00UA VALUE 0x0
  IDAC_RANGE_12MV_1P50UA VALUE 0x1
  IDAC_RANGE_14MV_1P75UA VALUE 0x2
  IDAC_RANGE_16MV_2P00UA VALUE 0x3
 FB_RANGE BIT[2]
  FB_RANGE_NORMAL_OP_NO_FDBK_DIV VALUE 0x0
  FB_RANGE_PROTECT_OP_RES_FDBK_DIV VALUE 0x1
 PWM_ITAIL_CFG BIT[1:0]
  PWM_COMP_TAIL_CURRENT_2UA VALUE 0x0
  PWM_COMP_TAIL_CURRENT_4UA VALUE 0x1
  PWM_COMP_TAIL_CURRENT_10UA VALUE 0x2
  PWM_COMP_TAIL_CURRENT_20UA VALUE 0x3

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

VDIP_CFG ADDRESS 0x0071 RW
VDIP_CFG RESET_VALUE 0x05
 VDIP_CFG BIT[3:2]
  VDIP_DISABLED VALUE 0x0
  VDIP_BURST_ENABLED VALUE 0x1
  VDIP_ENABLED1 VALUE 0x2
  VDIP_ENABLED2 VALUE 0x3
 VDIP_THRESH BIT[1:0]
  VDIP_THRESH_5MV VALUE 0x0
  VDIP_THRESH_10MV VALUE 0x1
  VDIP_THRESH_15MV VALUE 0x2
  VDIP_THRESH_20MV VALUE 0x3

MPH_STROBE_SHADOW ADDRESS 0x0079 W
MPH_STROBE_SHADOW RESET_VALUE 0x00
 MPH_STROBE BIT[0]

MODE_FSM_MASK ADDRESS 0x00A0 RW
MODE_FSM_MASK RESET_VALUE 0x00
 MODE_FSM_MASK_EN BIT[7]
  MODE_FSM_MASK_EN_0 VALUE 0x0
  MODE_FSM_MASK_EN_1 VALUE 0x1
 MODE_FSM_MASK_VALUE BIT[3:0]
  MODE_FSM_FORCE_OFF VALUE 0x0
  MODE_FSM_FORCE_SS1 VALUE 0x1
  MODE_FSM_FORCE_INITWARM1 VALUE 0x2
  MODE_FSM_FORCE_INITWARM2 VALUE 0x3
  MODE_FSM_FORCE_SS2 VALUE 0x4
  MODE_FSM_FORCE_PWM VALUE 0x5
  MODE_FSM_FORCE_PFM VALUE 0x6
  MODE_FSM_FORCE_HCPFM1 VALUE 0x7
  MODE_FSM_FORCE_HCPFM2 VALUE 0x8
  MODE_FSM_FORCE_MPOFF VALUE 0x9
  MODE_FSM_FORCE_MPWARM1 VALUE 0xA
  MODE_FSM_FORCE_MPWARM2 VALUE 0xB
  MODE_FSM_FORCE_PWMWAIT VALUE 0xC
  MODE_FSM_FORCE_MPPFM VALUE 0xD
  MODE_FSM_FORCE_RPM VALUE 0xE
  MODE_FSM_FORCE_RPMWAIT VALUE 0xF

MODE_FSM_WAITS_1 ADDRESS 0x00A1 RW
MODE_FSM_WAITS_1 RESET_VALUE 0x8D
 TIMER_T3 BIT[7:6]
  TIMER_T3_5US VALUE 0x0
  TIMER_T3_10US VALUE 0x1
  TIMER_T3_20US VALUE 0x2
  TIMER_T3_30US VALUE 0x3
 TIMER_T2 BIT[5:4]
  TIMER_T2_5US VALUE 0x0
  TIMER_T2_10US VALUE 0x1
  TIMER_T2_20US VALUE 0x2
  TIMER_T2_30US VALUE 0x3
 TIMER_T1 BIT[3:2]
  TIMER_T1_5US VALUE 0x0
  TIMER_T1_10US VALUE 0x1
  TIMER_T1_20US VALUE 0x2
  TIMER_T1_30US VALUE 0x3
 TIMER_T0 BIT[1:0]
  TIMER_T0_5US VALUE 0x0
  TIMER_T0_10US VALUE 0x1
  TIMER_T0_20US VALUE 0x2
  TIMER_T0_30US VALUE 0x3

MODE_FSM_WAIT_2 ADDRESS 0x00A2 RW
MODE_FSM_WAIT_2 RESET_VALUE 0x85
 SS_CL_THRESH BIT[7:6]
  SS_CL_THRESH_0MV VALUE 0x0
  SS_CL_THRESH_32MV VALUE 0x1
  SS_CL_THRESH_64MV VALUE 0x2
  SS_CL_THRESH_96MV VALUE 0x3
 TIMER_T5 BIT[3:2]
  TIMER_T5_5US VALUE 0x0
  TIMER_T5_10US VALUE 0x1
  TIMER_T5_20US VALUE 0x2
  TIMER_T5_30US VALUE 0x3
 TIMER_T4 BIT[1:0]
  TIMER_T4_20US VALUE 0x0
  TIMER_T4_40US VALUE 0x1
  TIMER_T4_80US VALUE 0x2
  TIMER_T4_160US VALUE 0x3

GATE_DRV_MUX ADDRESS 0x00A3 RW
GATE_DRV_MUX RESET_VALUE 0x00
 GATE_DRV_MUX1 BIT[3]
  GATE_DRV_MUX1_NORMAL_MODE VALUE 0x0
  GATE_DRV_MUX1_DET_BY_MUX2 VALUE 0x1
 GATE_DRV_MUX2 BIT[2]
  GATE_DRV_MUX2_PFM_COMP VALUE 0x0
  GATE_DRV_MUX2_DET_BY_MUX3 VALUE 0x1
 GATE_DRV_MUX3 BIT[1:0]
  GATE_DRV_MUX3_FORCED_TO_1 VALUE 0x0
  GATE_DRV_MUX3_SMPS_CLK VALUE 0x1
  GATE_DRV_MUX3_DTEST1 VALUE 0x2
  GATE_DRV_MUX3_FORCED_TO_0 VALUE 0x3

CORR_DUTY_MUX ADDRESS 0x00A4 RW
CORR_DUTY_MUX RESET_VALUE 0x00
 CORR_DUTY_MUX BIT[1:0]
  CORR_DUTY_MUX_NORMAL_MODE VALUE 0x0
  CORR_DUTY_MUX_FORCED_TO_1 VALUE 0x1
  CORR_DUTY_MUX_FORCED_TO_0 VALUE 0x2
  CORR_DUTY_MUX_DTEST2 VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A5 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x6F
 CORR_SHIFT_EN BIT[6]
  CORR_SHIFT_DISABL VALUE 0x0
  CORR_SHIFT_ENABL_NORMAL_MODE VALUE 0x1
 SAMPLE_CLK_EN BIT[5]
  SAMPLE_CLK_DISABL VALUE 0x0
  SAMPLE_CLK_NORMAL_MODE VALUE 0x1
 SAMPLE_AMP_TRI BIT[4]
  SAMPLE_AMP_NORMAL_MODE VALUE 0x0
  SAMPLE_AMP_TRI_STATE VALUE 0x1
 RAMP_EN BIT[3]
  RAMP_EN_FALSE VALUE 0x0
  RAMP_EN_TRUE VALUE 0x1
 COMPENS_EN BIT[2]
  COMPENS_EN_FALSE VALUE 0x0
  COMPENS_EN_TRUE VALUE 0x1
 SAMPLE_PREBIAS_EN BIT[1]
  SAMPLE_PREBIAS_EN_FALSE VALUE 0x0
  SAMPLE_PREBIAS_EN_TRUE VALUE 0x1
 GDRV_EN BIT[0]
  GDRV_EN_FALSE VALUE 0x0
  GDRV_EN_TRUE VALUE 0x1

EN_OPTIONS_DFT_2 ADDRESS 0x00A6 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xD0
 PFM_EXIT_DIP_EN BIT[7]
  PFM_EXIT_DIP_DISABL VALUE 0x0
  PFM_EXIT_DIP_ENABL VALUE 0x1
 DIP_LAT_BYPASS BIT[6]
  DIP_LAT_BYP_DISABL VALUE 0x0
  DIP_LAT_BYP_ENABL VALUE 0x1
 SPARE_OUT BIT[5]
  SPARE_OUT_FALSE VALUE 0x0
  SPARE_OUT_TRUE VALUE 0x1
 SS1_FOLDBACK_FRC BIT[4]
  SS1_FOLDBACK_FRC_FALSE VALUE 0x0
  SS1_FOLDBACK_FRC_TRUE VALUE 0x1
 SS2_FOLDBACK_FRC BIT[3]
  SS2_FOLDBACK_FRC_FALSE VALUE 0x0
  SS2_FOLDBACK_FRC_TRUE VALUE 0x1
 EN5_GLUE_LOGIC_CFG BIT[2]
  EN5_GLUE_LOGIC_CFG_FALSE VALUE 0x0
  EN5_GLUE_LOGIC_CFG_TRUE VALUE 0x1

MPHASE_IDAC ADDRESS 0x00A7 RW
MPHASE_IDAC RESET_VALUE 0x00
 OVR_EN BIT[7]
  MPHASE_IDAC_OVERRIDE_FALSE VALUE 0x0
  MPHASE_IDAC_OVERRIDE_TRUE VALUE 0x1
 DATA BIT[5:0]

EN_OPTIONS_DFT_1_SHADOW ADDRESS 0x00A8 W
EN_OPTIONS_DFT_1_SHADOW RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
 FRC_CLL BIT[6]
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
 ADAPT_ZX_EN BIT[4]
 CL_CFG BIT[3:2]
 ZX_CFG BIT[1:0]

EN_OPTIONS_DFT_2_SHADOW ADDRESS 0x00A9 W
EN_OPTIONS_DFT_2_SHADOW RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
 PFM_ENTRY_DCM_EN BIT[6]
 PFM_EXIT_CL_EN BIT[5]
 ADC_DACTOP_ISRC_CFG BIT[4]
 ADC_DACMID_BUF_TRI BIT[3]
 ADC_SAMPLE_BUF_TRI BIT[2]
 ADC_DAC2COMP_SW_EN BIT[1]

EN_OPTIONS_DFT_3_SHADOW ADDRESS 0x00AA W
EN_OPTIONS_DFT_3_SHADOW RESET_VALUE 0x20
 SPARE_OUT BIT[7]
 EN7_MPPFM_STATE_CFG BIT[6]
 FOLDBACK_CFG BIT[5:4]

ZX_ADAPT_CTL_SHADOW ADDRESS 0x00AB W
ZX_ADAPT_CTL_SHADOW RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
 ZX_UP_CYCLES BIT[3:2]
 ZX_DOWN_CYCLES BIT[1:0]

ANTI_ESL_CFG_1 ADDRESS 0x00AC RW
ANTI_ESL_CFG_1 RESET_VALUE 0x00
 DUTY_FB_SEL_CORR BIT[7]
  DUTY_FB_CORR_PWM VALUE 0x0
  DUTY_FB_CORR_AFSM VALUE 0x1
 DUTY_FB_SEL_COMPENS BIT[6]
  DUTY_FB_COMPENS_PWM VALUE 0x0
  DUTY_FB_COMPENS_AFSM VALUE 0x1
 DUTY_FB_SEL_ANTI_ESL BIT[5]
  DUTY_FB_ANTIESL_PWM VALUE 0x0
  DUTY_FB_ANTIESL_AFSM VALUE 0x1
 GATE_DRV_LAT BIT[4:3]
  GDRV_PASSTHRU_0X00 VALUE 0x0
  GDRV_PASSTHRU_0X01 VALUE 0x1
  GRDV_LATCH_LOW_TO_HIGH_TRAN_DUR_MOD_PERIOD VALUE 0x2
  GDRV_LATCH_LOW_TO_HIGH_TRAN_DUR_RISE_SLOPE_MOD_RAMP VALUE 0x3
 ESL_PULSE_MAG BIT[2:0]

ANTI_ESL_CFG_2 ADDRESS 0x00AD RW
ANTI_ESL_CFG_2 RESET_VALUE 0x00
 SPARE_2 BIT[7]
  SPARE_2_LO VALUE 0x0
  SPARE_2_HI VALUE 0x1
 IDAC_LPM_EN BIT[6]
  LPM_IDAC_REF_DISABL VALUE 0x0
  LPM_IDAC_REF_ENABL VALUE 0x1
 DUTY_FB_SEL_LAT BIT[5]
  SPARE_0_LO VALUE 0x0
  SPARE_0_HI VALUE 0x1
 ESL_PULSE_RESET_EN BIT[4]
  ESL_PULSE_RST_DISABL VALUE 0x0
  ESL_PULSE_RST_ENABL VALUE 0x1
 ESL_PULSE_RC_SEL BIT[3:0]
  ESL_PULSE_RC_SEL_DISABLE VALUE 0x0
  ESL_PULSE_RC_SEL_ENABLE VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AE RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x00
 DIV_CORR_MAG_CFG BIT[1:0]
  DIV_CORR_MAG_CFG_DISABLE VALUE 0x0
  DIV_CORR_MAG_CFG_DIVIDE VALUE 0x1
  DIV_CORR_MAG_CFG_USE_REG VALUE 0x2
  DIV_CORR_MAG_CFG_RESERVED VALUE 0x3

EN_OPTIONS_DFT_4 ADDRESS 0x00AF RW
EN_OPTIONS_DFT_4 RESET_VALUE 0x02
 PSKIP_CORR_MAG_CFG BIT[2:0]
  DC_ERROR_CORR_MAG_20MV VALUE 0x0
  DC_ERROR_CORR_MAG_30MV VALUE 0x1
  DC_ERROR_CORR_MAG_40MV VALUE 0x2
  DC_ERROR_CORR_MAG_50MV VALUE 0x3
  DC_ERROR_CORR_MAG_60MV VALUE 0x4
  DC_ERROR_CORR_MAG_70MV VALUE 0x5
  DC_ERROR_CORR_MAG_80MV VALUE 0x6
  DC_ERROR_CORR_MAG_90MV VALUE 0x7

CFG_ATEST1 ADDRESS 0x00B0 RW
CFG_ATEST1 RESET_VALUE 0x00
 CFG_ATEST1 BIT[2:0]
  ATEST1_UNCONNECTED VALUE 0x0
  ATEST1_REFLO VALUE 0x1
  ATEST1_REFMID VALUE 0x2
  ATEST1_REFHI VALUE 0x3
  ATEST1_RBUFF_TERM VALUE 0x4
  ATEST1_IDACREF VALUE 0x5
  ATEST1_DACREF VALUE 0x6
  ATEST1_IZTC_1U VALUE 0x7

CFG_ATEST2 ADDRESS 0x00B1 RW
CFG_ATEST2 RESET_VALUE 0x00
 CFG_ATEST2 BIT[2:0]
  ATEST2_UNCONNECTED VALUE 0x0
  ATEST2_VREG VALUE 0x1
  ATEST2_RMT_GND VALUE 0x2
  ATEST2_REF_GND VALUE 0x3
  ATEST2_REFVALL VALUE 0x4
  ATEST2_HOLDVALL VALUE 0x5
  ATEST2_VREF_IN VALUE 0x6
  ATEST2_RVDD VALUE 0x7

CFG_ATEST3 ADDRESS 0x00B2 RW
CFG_ATEST3 RESET_VALUE 0x00
 CFG_ATEST3 BIT[1:0]
  ATEST3_UNCONNECTED VALUE 0x0
  ATEST3_RVDD VALUE 0x1
  ATEST3_REFPK VALUE 0x2
  ATEST3_HOLDPK VALUE 0x3

CFG_ATEST4 ADDRESS 0x00B3 RW
CFG_ATEST4 RESET_VALUE 0x00
 CFG_ATEST4 BIT[1:0]
  ATEST4_UNCONNECTED VALUE 0x0
  ATEST4_AVDD VALUE 0x1
  ATEST4_1B1U_UNTRIM_DFT VALUE 0x2
  ATEST4_REFCOMM VALUE 0x3

CFG_DTEST1 ADDRESS 0x00B4 RW
CFG_DTEST1 RESET_VALUE 0x00
 CFG_DTEST1 BIT[3:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_PWMOUT_DFT VALUE 0x1
  DTEST1_PFMOUT_DFT VALUE 0x2
  DTEST1_DUTY_FB VALUE 0x3
  DTEST1_SMPS_CLK VALUE 0x4
  DTEST1_BIAS_REQ_FROM_PS VALUE 0x5
  DTEST1_VREG_READY_INT VALUE 0x6
  DTEST1_MODE_FSM_0 VALUE 0x7
  DTEST1_CAL_FB_FLAG_FILT VALUE 0x8
  DTEST1_RPM_WAKE_CTRL VALUE 0x9
  DTEST1_CLK_19P2_REQ_FROM_PS VALUE 0xA
  DTEST1_MP_ACTIVE_PHASE_CNT_FROM_PS_0 VALUE 0xB
  DTEST1_RIF_AND_OCP_PERPH_EN VALUE 0xC
  DTEST1_RPM_CHRG_TO_PS VALUE 0xD
  DTEST1_NPM_LPM_EN VALUE 0xE
  DTEST1_REF_EN VALUE 0xF

CFG_DTEST2 ADDRESS 0x00B5 RW
CFG_DTEST2 RESET_VALUE 0x00
 CFG_DTEST2 BIT[2:0]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_VREG_FAULT_INT VALUE 0x1
  DTEST2_MODE_FSM_1 VALUE 0x2
  DTEST2_NPM_FLAG_PRE VALUE 0x3
  DTEST2_PFM_EXIT_TRIG_FROM_PS VALUE 0x4
  DTEST2_CLK_REQ_STEPPER VALUE 0x5
  DTEST2_MP_ACTIVE_PHASE_CNT_FROM_PS_1 VALUE 0x6
  DTEST2_LOGIC_RB_AND_AVDD_OK VALUE 0x7

CFG_DTEST3 ADDRESS 0x00B6 RW
CFG_DTEST3 RESET_VALUE 0x00
 CFG_DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_VREG_OK_COMP VALUE 0x1
  DTEST3_MODE_FSM_2 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL_ANA VALUE 0x3
  DTEST3_CAL_FB_FLAG_UNFILT VALUE 0x4
  DTEST3_FOLDBACK_FLAG VALUE 0x5
  DTEST3_MP_ACTIVE_PHASE_CNT_FROM_PS_2 VALUE 0x6
  DTEST3_MP_OCP_PERPH_EN_IN VALUE 0x7

CFG_DTEST4 ADDRESS 0x00B7 RW
CFG_DTEST4 RESET_VALUE 0x00
 CFG_DTEST4 BIT[2:0]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_SOFTSTART_DONE VALUE 0x1
  DTEST4_STEPPER_DONE_FLAG VALUE 0x2
  DTEST4_MODE_FSM_3 VALUE 0x3
  DTEST4_MP_NPM_OUT VALUE 0x4
  DTEST4_CLK_19P2_REQ_FSM VALUE 0x5
  DTEST4_MP_ACTIVE_PHASE_CNT_FROM_PS_3 VALUE 0x6
  DTEST4_MP_OCP_PERPH_EN_OUT VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABL_PRESET_FALSE VALUE 0x0
  ENABL_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CAL_REQUEST ADDRESS 0x00E2 W
CAL_REQUEST RESET_VALUE 0x00
 CAL_REQUEST BIT[7]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1

CAL_EN ADDRESS 0x00E3 W
CAL_EN RESET_VALUE 0x80
 CAL_EN BIT[7]
  CAL_EN_FALSE VALUE 0x0
  CAL_EN_TRUE VALUE 0x1

CAL_CTL_1 ADDRESS 0x00E4 RW
CAL_CTL_1 RESET_VALUE 0xF0
 IDAC_BUF_CAL_EN BIT[7:6]
  IDAC_BUF_CAL_CENTER_CODE VALUE 0x0
  IDAC_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  IDAC_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  IDAC_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 CORR_BUF_CAL_EN BIT[5:4]
  CORR_BUF_CAL_CENTER_CODE VALUE 0x0
  CORR_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  CORR_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  CORR_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 PWM_CAL_EN BIT[3]
  PWM_CAL_CENTER_CODE VALUE 0x0
  PWM_CAL_DIRECTCAL_ENABL VALUE 0x1
 PFM_CAL_EN BIT[2]
  PFM_CAL_CENTER_CODE VALUE 0x0
  PFM_CAL_DIRECTCAL_ENABL VALUE 0x1
 VDIP_CAL_EN BIT[1]
  VDIP_CAL_CENTER_CODE VALUE 0x0
  VDIP_CAL_DIRECTCAL_ENABL VALUE 0x1
 RAMP_CAL_EN BIT[0]
  RAMP_CAL_CENTER_CODE VALUE 0x0
  RAMP_CAL_DIRECTCAL_ENABL VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

MAN_CAL_VAL ADDRESS 0x00E7 RW
MAN_CAL_VAL RESET_VALUE 0x00
 MAN_CAL_VAL BIT[5:0]

IDAC_CAL_VAL ADDRESS 0x00E8 R
IDAC_CAL_VAL RESET_VALUE 0x10
 IDAC_CAL_VAL BIT[4:0]

CORR_CAL_VAL ADDRESS 0x00E9 R
CORR_CAL_VAL RESET_VALUE 0x10
 CORR_CAL_VAL BIT[4:0]

PWM_CAL_VAL ADDRESS 0x00EA R
PWM_CAL_VAL RESET_VALUE 0x10
 PWM_CAL_VAL BIT[4:0]

PFM_CAL_VAL ADDRESS 0x00EB R
PFM_CAL_VAL RESET_VALUE 0x00
 PFM_CAL_VAL BIT[4:0]

VDIP_CAL_VAL ADDRESS 0x00EC R
VDIP_CAL_VAL RESET_VALUE 0x00
 VDIP_CAL_VAL BIT[4:0]

RAMP_CAL_VAL ADDRESS 0x00ED R
RAMP_CAL_VAL RESET_VALUE 0x08
 RAMP_CAL_VAL BIT[3:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x04
 NUM_TRIM BIT[7:0]

PWM_TRIM ADDRESS 0x00F1 RW
PWM_TRIM RESET_VALUE 0x10
 PWM_TRIM BIT[4:0]

PFM_TRIM ADDRESS 0x00F2 RW
PFM_TRIM RESET_VALUE 0x00
 PFM_TRIM BIT[4:0]

VDIP_TRIM ADDRESS 0x00F3 RW
VDIP_TRIM RESET_VALUE 0x00
 VDIP_TRIM BIT[4:0]

RAMP_TRIM ADDRESS 0x00F4 RW
RAMP_TRIM RESET_VALUE 0x08
 RAMP_TRIM BIT[3:0]

S3_PS_BASE BASE 0x00011B00 s3_psaddr 31:0

 s3_ps MODULE OFFSET=S3_PS_BASE+0x00000000 MAX=S3_PS_BASE+0x000000FF APRE=S3_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S3_PS_BASE.S3_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
 SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x66
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
 FREQ_CTL BIT[3:0]
  FS_6M4HZ VALUE 0x2
  FS_4M8HZ VALUE 0x3
  FS_3M2MHZ VALUE 0x5
  FS_1M6MHZ VALUE 0xB

MULTIPHASE_CTL ADDRESS 0x0051 RW
MULTIPHASE_CTL RESET_VALUE 0x00
 LUT_EN BIT[6]
  LUT_DISABL VALUE 0x0
  LUT_ENABL VALUE 0x1

PHASE_CTL ADDRESS 0x0052 RW
PHASE_CTL RESET_VALUE 0x80
 MULTIPHASE_EN BIT[7]
  SINGLE_PHASE_CONFIG VALUE 0x0
  MULTI_PHASE_CONFIG VALUE 0x1

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
 PHASE_ID BIT[3:0]
  PHASE_NUMBER_1 VALUE 0x0
  PHASE_NUMBER_2 VALUE 0x1
  PHASE_NUMBER_3 VALUE 0x2
  PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
 PHASE_CNT_MAX BIT[3:0]

CL_CTL_1 ADDRESS 0x0060 RW
CL_CTL_1 RESET_VALUE 0x1D
 PWM_CL BIT[4:0]

CL_CTL_2 ADDRESS 0x0061 RW
CL_CTL_2 RESET_VALUE 0x00
 HCPFM_CL BIT[4:0]

CL_CTL_3 ADDRESS 0x0062 RW
CL_CTL_3 RESET_VALUE 0x03
 LPM_CL BIT[4:0]

AUTO_CTL_1 ADDRESS 0x0063 RW
AUTO_CTL_1 RESET_VALUE 0x8A
 LPM_EXIT_CL_CNT BIT[7:5]
  LPM_EXIT_CL_CNT_2 VALUE 0x0
  LPM_EXIT_CL_CNT_4 VALUE 0x1
  LPM_EXIT_CL_CNT_6 VALUE 0x2
  LPM_EXIT_CL_CNT_8 VALUE 0x3
  LPM_EXIT_CL_CNT_12 VALUE 0x4
  LPM_EXIT_CL_CNT_16 VALUE 0x5
  LPM_EXIT_CL_CNT_24 VALUE 0x6
  LPM_EXIT_CL_CNT_32 VALUE 0x7
 LPM_ENTRY_DCM_CNT BIT[4:2]
  LPM_ENTRY_CYCLES_1 VALUE 0x0
  LPM_ENTRY_CYCLES_5 VALUE 0x1
  LPM_ENTRY_CYCLES_9 VALUE 0x2
  LPM_ENTRY_CYCLES_13 VALUE 0x3
  LPM_ENTRY_CYCLES_17 VALUE 0x4
  LPM_ENTRY_CYCLES_21 VALUE 0x5
  LPM_ENTRY_CYCLES_25 VALUE 0x6
  LPM_ENTRY_CYCLES_29 VALUE 0x7
 LPM_ENTRY_DCM_RST BIT[1:0]
  LPM_ENTRY_CYCLES_RST_IN_1 VALUE 0x0
  LPM_ENTRY_CYCLES_RST_IN_2 VALUE 0x1
  LPM_ENTRY_CYCLES_RST_IN_4 VALUE 0x2
  LPM_ENTRY_CYCLES_RST_IN_8 VALUE 0x3

AUTO_CTL_2 ADDRESS 0x0064 RW
AUTO_CTL_2 RESET_VALUE 0x08
 LPM_ENTRY_CL_VAL BIT[7:3]
 LPM_ENTRY_CL_FILT BIT[2:0]
  LPM_ENTRY_CL_FILT_4OF4_WITH_RST VALUE 0x0
  LPM_ENTRY_CL_FILT_8OF8_WITH_RST VALUE 0x1
  LPM_ENTRY_CL_FILT_16OF16_WITH_RST VALUE 0x2
  LPM_ENTRY_CL_FILT_32OF32_WITH_RST VALUE 0x3
  LPM_ENTRY_CL_FILT_4OF4_NO_RST VALUE 0x4
  LPM_ENTRY_CL_FILT_7OF8_NO_RST VALUE 0x5
  LPM_ENTRY_CL_FILT_14OF16_NO_RST VALUE 0x6
  LPM_ENTRY_CL_FILT_28OF32_NO_RST VALUE 0x7

ACTIVITY_DETECT ADDRESS 0x0065 RW
ACTIVITY_DETECT RESET_VALUE 0x09
 ACT_LOW_TIMER BIT[3:2]
  ACT_LO_2_CYC VALUE 0x0
  ACT_LO_4_CYC VALUE 0x1
  ACT_LO_8_CYC VALUE 0x2
  ACT_LO_16_CYC VALUE 0x3
 ACT_HIGH_TIMER BIT[1:0]
  ACT_HI_1_CYC VALUE 0x0
  ACT_HI_2_CYC VALUE 0x1
  ACT_HI_3_CYC VALUE 0x2
  ACT_HI_4_CYC VALUE 0x3

LPM_ADC_VAL ADDRESS 0x0066 RW
LPM_ADC_VAL RESET_VALUE 0x07
 LPM_ENTRY_ADC_VAL BIT[5:0]

LPM_ADC_CTL ADDRESS 0x0067 RW
LPM_ADC_CTL RESET_VALUE 0x02
 LPM_ENTRY_ADC_DIV BIT[1:0]
  LPM_REC_FILT_2 VALUE 0x0
  LPM_REC_FILT_4 VALUE 0x1
  LPM_REC_FILT_8 VALUE 0x2
  LPM_REC_FILT_16 VALUE 0x3

LPM_CFG ADDRESS 0x0068 RW
LPM_CFG RESET_VALUE 0x09
 MPPFM_CL_CFG BIT[4]
  MPPFM_CL_CFG_PFM_CL VALUE 0x0
  MPPFM_CL_CFG_HCPFM_CL VALUE 0x1
 PFM_BIAS_CFG BIT[3]
  PFM_BIAS_LO VALUE 0x0
  PFM_BIAS_HI VALUE 0x1
 LEGACY BIT[2]
  LEGACY_PFM_DISABL VALUE 0x0
  LEGACY_PFM_ENABL VALUE 0x1
 TOFF BIT[1:0]
  TOFF_1X VALUE 0x0
  TOFF_1P5X VALUE 0x1
  TOFF_2X VALUE 0x2
  TOFF_3X VALUE 0x3

FSM_MINON_CFG ADDRESS 0x0070 RW
FSM_MINON_CFG RESET_VALUE 0x1A
 CL_EXTEND_BLANK BIT[4]
  CL_EXTEND_BLANK_DISABLED VALUE 0x0
  CL_EXTEND_BLANK_ENABLED VALUE 0x1
 N_MIN_ON_TIME BIT[3:2]
  NMOS_MIN_ON_TIME_10NS VALUE 0x0
  NMOS_MIN_ON_TIME_20NS VALUE 0x1
  NMOS_MIN_ON_TIME_30NS VALUE 0x2
  NMOS_MIN_ON_TIME_40NS VALUE 0x3
 P_MIN_ON_TIME BIT[1:0]
  PMOS_MIN_ON_TIME_10NS VALUE 0x0
  PMOS_MIN_ON_TIME_20NS VALUE 0x1
  PMOS_MIN_ON_TIME_30NS VALUE 0x2
  PMOS_MIN_ON_TIME_40NS VALUE 0x3

ZX_CAL_CFG ADDRESS 0x0073 RW
ZX_CAL_CFG RESET_VALUE 0x00
 ZX_VOS_NOM BIT[5:0]

NONOVLAP_CFG ADDRESS 0x0074 RW
NONOVLAP_CFG RESET_VALUE 0x15
 ADC_PEAK_SAMPLE BIT[4]
  SAMPLE_AVG_SEL VALUE 0x0
  SAMPLE_PEAK_SEL VALUE 0x1
 NDRV_ON_DEL BIT[3:2]
  NDRV_ON_DEL_0NS VALUE 0x0
  NDRV_ON_DEL_0P5NS VALUE 0x1
  NDRV_ON_DEL_1NS VALUE 0x2
  NDRV_ON_DEL_2NS VALUE 0x3
 PDRV_ON_DEL BIT[1:0]
  PDRV_ON_DEL_0NS VALUE 0x0
  PDRV_ON_DEL_0P5NS VALUE 0x1
  PDRV_ON_DEL_1NS VALUE 0x2
  PDRV_ON_DEL_2NS VALUE 0x3

ADC_FRONT_CFG ADDRESS 0x0075 RW
ADC_FRONT_CFG RESET_VALUE 0x3F
 REP_FILT_CFG BIT[5:3]
 ADC_FILT_CFG BIT[2:0]

P0_LUT_IN ADDRESS 0x0078 R
P0_LUT_IN RESET_VALUE 0xXX
 P0_LUT_IN BIT[5:0]

MPH_STROBE ADDRESS 0x0079 RW
MPH_STROBE RESET_VALUE 0x00
 MPH_STROBE BIT[0]

LUT_OUT ADDRESS 0x007A R
LUT_OUT RESET_VALUE 0xXX
 LUT_OUT BIT[5:0]

ADC_OUT ADDRESS 0x007B R
ADC_OUT RESET_VALUE 0xXX
 ADC_OUT BIT[6:0]

ADC_FRC ADDRESS 0x007C RW
ADC_FRC RESET_VALUE 0x00
 ADC_FRC_EN BIT[7]
  DAC_FRC_DISABL VALUE 0x0
  DAC_FRC_ENABL VALUE 0x1
 ADC_FRC_DATA BIT[5:0]

MP_CORR_DFT ADDRESS 0x007D RW
MP_CORR_DFT RESET_VALUE 0x00
 CORR_FRC BIT[1:0]
  CORR_FRC_NORMAL VALUE 0x0
  CORR_FRC_CHECKER1 VALUE 0x1
  CORR_FRC_CHECKER2 VALUE 0x2

DAC_DATA ADDRESS 0x007E R
DAC_DATA RESET_VALUE 0xXX
 DAC_DATA BIT[5:0]

DAC_FRC ADDRESS 0x007F RW
DAC_FRC RESET_VALUE 0x00
 DAC_FRC_EN BIT[7]
  ADC_FRC_DISABL VALUE 0x0
  ADC_FRC_ENABL VALUE 0x1
 DAC_FRC_DATA BIT[6:0]

LUT_DAC_PT_0 ADDRESS 0x0080 RW
LUT_DAC_PT_0 RESET_VALUE 0x12
 DAC_PT_0 BIT[5:0]

LUT_DAC_PT_1 ADDRESS 0x0081 RW
LUT_DAC_PT_1 RESET_VALUE 0x12
 DAC_PT_1 BIT[5:0]

LUT_DAC_PT_2 ADDRESS 0x0082 RW
LUT_DAC_PT_2 RESET_VALUE 0x0C
 DAC_PT_2 BIT[5:0]

LUT_DAC_PT_3 ADDRESS 0x0083 RW
LUT_DAC_PT_3 RESET_VALUE 0x3F
 DAC_PT_3 BIT[5:0]

LUT_ADC_PT_1 ADDRESS 0x0087 RW
LUT_ADC_PT_1 RESET_VALUE 0x09
 ADC_PT_1 BIT[5:0]

LUT_ADC_PT_2 ADDRESS 0x0088 RW
LUT_ADC_PT_2 RESET_VALUE 0x0A
 ADC_PT_2 BIT[5:0]

LUT_ADC_PT_3 ADDRESS 0x0089 RW
LUT_ADC_PT_3 RESET_VALUE 0x3F
 ADC_PT_3 BIT[5:0]

LUT_SLOPE_HI_0 ADDRESS 0x008C RW
LUT_SLOPE_HI_0 RESET_VALUE 0x00
 SLOPE_HI_0 BIT[6:0]

LUT_SLOPE_LO_0 ADDRESS 0x008D RW
LUT_SLOPE_LO_0 RESET_VALUE 0x00
 SLOPE_LO_0 BIT[5:0]

LUT_SLOPE_HI_1 ADDRESS 0x008E RW
LUT_SLOPE_HI_1 RESET_VALUE 0x46
 SLOPE_HI_1 BIT[6:0]

LUT_SLOPE_LO_1 ADDRESS 0x008F RW
LUT_SLOPE_LO_1 RESET_VALUE 0x00
 SLOPE_LO_1 BIT[5:0]

LUT_SLOPE_HI_2 ADDRESS 0x0090 RW
LUT_SLOPE_HI_2 RESET_VALUE 0x00
 SLOPE_HI_2 BIT[6:0]

LUT_SLOPE_LO_2 ADDRESS 0x0091 RW
LUT_SLOPE_LO_2 RESET_VALUE 0x3D
 SLOPE_LO_2 BIT[5:0]

MPHASE_PI_CFG1 ADDRESS 0x0096 RW
MPHASE_PI_CFG1 RESET_VALUE 0x67
 A_COEFFICIENT BIT[7:0]

MPHASE_PI_CFG4 ADDRESS 0x0097 RW
MPHASE_PI_CFG4 RESET_VALUE 0x64
 B_COEFFICIENT BIT[7:0]

MPHASE_PHASE_CNT ADDRESS 0x0098 RW
MPHASE_PHASE_CNT RESET_VALUE 0x06
 PHASE_CNT_FILT_NPM BIT[3:2]
  PH_CNT_FILT_NPM_2P5US VALUE 0x0
  PH_CNT_FILT_NPM_10US VALUE 0x1
  PH_CNT_FILT_NPM_40US VALUE 0x2
  PH_CNT_FILT_NPM_160US VALUE 0x3
 PHASE_CNT_FILT_LPM BIT[1:0]
  PH_CNT_FILT_LPM_2P5US VALUE 0x0
  PH_CNT_FILT_LPM_10US VALUE 0x1
  PH_CNT_FILT_LPM_40US VALUE 0x2
  PH_CNT_FILT_LPM_160US VALUE 0x3

EN_OPTIONS_DFT_1 ADDRESS 0x00A8 RW
EN_OPTIONS_DFT_1 RESET_VALUE 0x04
 PFM_ENTRY_ADC_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 FRC_CLL BIT[6]
  FRC_CLL_FALSE VALUE 0x0
  FRC_CLL_TRUE VALUE 0x1
 NLIM_TIMER_MASK_PULSE_EN BIT[5]
  NLIM_TIMER_MASK_PULSE_EN_DO_NOT_MASK_TOFF_TIMER VALUE 0x0
  NLIM_TIMER_MASK_PULSE_EN_MASK_TOFF_TIMER_UPON_LPM_EXIT_TRIGGER VALUE 0x1
 ADAPT_ZX_EN BIT[4]
  ADAPT_ZX_DISABL VALUE 0x0
  ADAPT_ZX_ENABL VALUE 0x1
 CL_CFG BIT[3:2]
  CL_COMP_DISABL VALUE 0x0
  CL_COMP_ENABL VALUE 0x1
  CL_COMP_ENABL_FRC_LO VALUE 0x2
  CL_COMP_ENABL_FRC_HI VALUE 0x3
 ZX_CFG BIT[1:0]
  ZX_COMP_ENABL_ONLY_FOR_PWM_LPM_BURSTS_WARMUP VALUE 0x0
  ZX_COMP_ENABL VALUE 0x1
  ZX_COMP_ENABL_FRC_LO VALUE 0x2
  ZX_COMP_ENABL_FRC_HI VALUE 0x3

EN_OPTIONS_DFT_2 ADDRESS 0x00A9 RW
EN_OPTIONS_DFT_2 RESET_VALUE 0xB2
 PFM_ENTRY_CL_EN BIT[7]
  PFM_ENTRY_ADC_DISABL VALUE 0x0
  PFM_ENTRY_ADC_ENABL VALUE 0x1
 PFM_ENTRY_DCM_EN BIT[6]
  PFM_ENTRY_DCM_DISABL VALUE 0x0
  PFM_ENTRY_DCM_ENABL VALUE 0x1
 PFM_EXIT_CL_EN BIT[5]
  PFM_EXIT_CL_DISABL VALUE 0x0
  PFM_EXIT_CL_ENABL VALUE 0x1
 ADC_DACTOP_ISRC_CFG BIT[4]
  DACTOP_ISRC_DISABL VALUE 0x0
  DACTOP_ISRC_ENABL VALUE 0x1
 ADC_DACMID_BUF_TRI BIT[3]
  DACMID_BUF_NORM VALUE 0x0
  DACMID_BUF_TRI VALUE 0x1
 ADC_SAMPLE_BUF_TRI BIT[2]
  SAMPLE_BUF_NORM VALUE 0x0
  SAMPLE_BUF_TRI VALUE 0x1
 ADC_DAC2COMP_SW_EN BIT[1]
  DAC2COMP_SW_OPEN VALUE 0x0
  DAC2COMP_SW_NORM VALUE 0x1

EN_OPTIONS_DFT_3 ADDRESS 0x00AA RW
EN_OPTIONS_DFT_3 RESET_VALUE 0x20
 SPARE_OUT BIT[7]
  SPARE_OUT_UNSYNCED_VERSION VALUE 0x0
  SPARE_OUT_SYNCED_VERSION VALUE 0x1
 EN7_MPPFM_STATE_CFG BIT[6]
  EN7_MPPFM_STATE_CFG_FALSE VALUE 0x0
  EN7_MPPFM_STATE_CFG_TRUE VALUE 0x1
 FOLDBACK_CFG BIT[5:4]
  FOLDBACK_CFG_FORCE_0 VALUE 0x0
  FOLDBACK_CFG_FORCE_ONE VALUE 0x1
  FOLDBACK_CFG_NORMAL VALUE 0x2
  FOLDBACK_CFG_FORCE_1 VALUE 0x3

ZX_ADAPT_CTL ADDRESS 0x00AB RW
ZX_ADAPT_CTL RESET_VALUE 0x1A
 ZX_SAMPLE_CTL BIT[5:4]
  ZX_SAMPLE_DELAY_TIME_UNIT_ILLEGAL VALUE 0x0
  ZX_SAMPLE_DELAY_TIME_UNIT_10NS VALUE 0x1
  ZX_SAMPLE_DELAY_TIME_UNIT_20NS VALUE 0x2
  ZX_SAMPLE_DELAY_TIME_UNIT_30NS VALUE 0x3
 ZX_UP_CYCLES BIT[3:2]
  ZX_UP_CYCLES_4 VALUE 0x0
  ZX_UP_CYCLES_12 VALUE 0x1
  ZX_UP_CYCLES_20 VALUE 0x2
  ZX_UP_CYCLES_28 VALUE 0x3
 ZX_DOWN_CYCLES BIT[1:0]
  ZX_DOWN_CYCLES_4 VALUE 0x0
  ZX_DOWN_CYCLES_12 VALUE 0x1
  ZX_DOWN_CYCLES_20 VALUE 0x2
  ZX_DOWN_CYCLES_28 VALUE 0x3

ZX_ADAPT_VAL ADDRESS 0x00AC R
ZX_ADAPT_VAL RESET_VALUE 0x00
 ZX_ADAPT_VAL BIT[5:0]

ADC_CLK_CTL ADDRESS 0x00AD RW
ADC_CLK_CTL RESET_VALUE 0x03
 ADC_PULSE_SKIP_CLK_EN BIT[1]
  ADC_PULS_SKIP_CLK_DISABL VALUE 0x0
  ADC_PULS_SKIP_CLK_ENABL VALUE 0x1
 ADC_CLK_SEL BIT[0]
  ADC_SEL_19P2 VALUE 0x0
  ADC_SEL_38P4 VALUE 0x1

ATEST12 ADDRESS 0x00B0 RW
ATEST12 RESET_VALUE 0x00
 ATEST2 BIT[3:2]
  ATEST2_NORMAL_OP VALUE 0x0
  ATEST2_ADC_DACTOP VALUE 0x1
  ATEST2_REPL_CL_SNS VALUE 0x2
  ATEST2_VSW_CL_SNS VALUE 0x3
 ATEST1 BIT[1:0]
  ATEST1_NORMAL_OP VALUE 0x0
  ATEST1_ADC_DACOUT VALUE 0x1
  ATEST1_REPL_CL_FRC VALUE 0x2
  ATEST1_VDDIN_CL_SNS VALUE 0x3

ATEST34 ADDRESS 0x00B1 RW
ATEST34 RESET_VALUE 0x00
 ATEST4 BIT[3:2]
  ATEST4_NORMAL_OP VALUE 0x0
  ATEST4_PGND VALUE 0x1
  ATEST4_VDDIN VALUE 0x2
  ATEST4_REP2_CL_SNS VALUE 0x3
 ATEST3 BIT[1:0]
  ATEST3_NORMAL_OP VALUE 0x0
  ATEST3_REP2_CL_FRC VALUE 0x1
  ATEST3_ADC_COMP_PLUS VALUE 0x2
  ATEST3_VSW VALUE 0x3

DTEST12 ADDRESS 0x00B2 RW
DTEST12 RESET_VALUE 0x00
 DTEST2 BIT[6:4]
  DTEST2_UNCONNECTED VALUE 0x0
  DTEST2_DTEST_ADC_2 VALUE 0x1
  DTEST2_ZX_COMP_OUTPUT VALUE 0x2
  DTEST2_CLK_19P2_DTEST VALUE 0x3
  DTEST2_MP_ACTIVE_PHASE_CNT_OUT_1 VALUE 0x4
  DTEST2_MP_NPM_REQ_TO_CTRL VALUE 0x5
  DTEST2_ADC_DATA_VALID VALUE 0x6
  DTEST2_LUT_DATA_STREAM VALUE 0x7
 DTEST1 BIT[2:0]
  DTEST1_UNCONNECTED VALUE 0x0
  DTEST1_DTEST_ADC_1 VALUE 0x1
  DTEST1_CL_COMP_OUTPUT VALUE 0x2
  DTEST1_PFM_ENTRY_TRIG_TO_CTRL VALUE 0x3
  DTEST1_MP_ACTIVE_PHASE_CNT_OUT_0 VALUE 0x4
  DTEST1_LUT_DATA_VALID VALUE 0x5
  DTEST1_ADC_DATA_STREAM VALUE 0x6
  DTEST1_ACTIVITY_FLAG VALUE 0x7

DTEST43 ADDRESS 0x00B3 RW
DTEST43 RESET_VALUE 0x00
 DTEST4 BIT[6:4]
  DTEST4_UNCONNECTED VALUE 0x0
  DTEST4_ADC_DTEST_SELECT_0 VALUE 0x1
  DTEST4_ADC_DTEST_SELECT_1 VALUE 0x2
  DTEST4_ADC_DTEST_SELECT_2 VALUE 0x3
  DTEST4_MP_ACTIVE_PHASE_CNT_OUT_3 VALUE 0x4
  DTEST4_CLL_FLAG VALUE 0x5
  DTEST4_DAC_DATA_STREAM VALUE 0x6
  DTEST4_REC_AVERAGE_STREAM VALUE 0x7
 DTEST3 BIT[2:0]
  DTEST3_UNCONNECTED VALUE 0x0
  DTEST3_DTEST_ADC_3 VALUE 0x1
  DTEST3_DTEST_ADC_4 VALUE 0x2
  DTEST3_PFM_EXIT_TRIG_FROM_CTRL VALUE 0x3
  DTEST3_MP_ACTIVE_PHASE_CNT_OUT_2 VALUE 0x4
  DTEST3_DAC_DATA_VALID VALUE 0x5
  DTEST3_PHASE_ERR_STREAM VALUE 0x6
  DTEST3_CAL_FB_TO_CTRL VALUE 0x7

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]

REPLICA_CFG ADDRESS 0x00E5 RW
REPLICA_CFG RESET_VALUE 0x09
 ADC_REP2_FET_FRC BIT[5]
  ADC_REP2_FET_FRC_FALSE VALUE 0x0
  ADC_REP2_FET_FRC_TRUE VALUE 0x1
 CL_COMP_MUX BIT[4]
  CL_COMP_MUX_DISABL VALUE 0x0
  CL_COMP_MUX_ENABL VALUE 0x1
 CL_REP_CURR_EN BIT[3]
  CL_REP_CURR_EN_DISABL VALUE 0x0
  CL_REP_CURR_EN_ENABL VALUE 0x1
 CL_REP2_FET_FRC BIT[2]
  CL_REP2_FET_FRC_DISABL VALUE 0x0
  CL_REP2_FET_FRC_ENABL VALUE 0x1
 REP_FET_FRC BIT[1]
  CL_REP_FET_FRC_DISABL VALUE 0x0
  CL_REP_FET_FRC_ENABL VALUE 0x1
 ADC_REP_CURR_EN BIT[0]
  ADC_REP_CURRENT_EN_FALSE VALUE 0x0
  ADC_REP_CURRENT_EN_TRUE VALUE 0x1

CAL_CTL_2_PS ADDRESS 0x00E6 RW
CAL_CTL_2_PS RESET_VALUE 0x60
 DACMID_BUF_CAL_EN BIT[6:5]
  DACMID_BUF_CAL_CENTER_CODE VALUE 0x0
  DACMID_BUF_CAL_MISSON_CONFIG_MANCAL VALUE 0x1
  DACMID_BUF_CAL_CAL_CONFIG_MANCAL VALUE 0x2
  DACMID_BUF_CAL_AUTOCAL_ENABL VALUE 0x3
 SAMPLE_OFFSET_CAL_EN BIT[4]
  SAMPL_OFFSET_CAL_MISSON_MODE VALUE 0x0
  SAMPL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1
 REPLICA_CAL_EN BIT[3]
  REPLICA_CAL_MISSION_MODE VALUE 0x0
  REPLICA_CAL_DIRECTED_ENABLE VALUE 0x1
 ZX_CAL_EN BIT[2]
  ZX_CAL_MISSION_MODE VALUE 0x0
  ZX_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_GAIN_CAL_EN BIT[1]
  CL_GAIN_CAL_MISSION_MODE VALUE 0x0
  CL_GAIN_CAL_DIRECTED_ENABLE VALUE 0x1
 CL_OFFSET_CAL_EN BIT[0]
  CL_OFFSET_CAL_MISSION_MODE VALUE 0x0
  CL_OFFSET_CAL_DIRECTED_ENABLE VALUE 0x1

IADC_CAL_THRESHOLD ADDRESS 0x00E7 RW
IADC_CAL_THRESHOLD RESET_VALUE 0x00
 IADC_CAL_THRESHOLD BIT[5:0]

DACMID_BUF_CAL_VAL ADDRESS 0x00E8 R
DACMID_BUF_CAL_VAL RESET_VALUE 0x00
 DACMID_BUF_CAL_VAL BIT[4:0]

SAMPLE_OFFSET_CAL_VAL ADDRESS 0x00E9 R
SAMPLE_OFFSET_CAL_VAL RESET_VALUE 0x00
 SAMPLE_OFFSET_CAL_VAL BIT[4:0]

REPLICA_CAL_VAL ADDRESS 0x00EA R
REPLICA_CAL_VAL RESET_VALUE 0x00
 REPLICA_CAL_VAL BIT[3:0]

ZX_CAL_VAL ADDRESS 0x00EB R
ZX_CAL_VAL RESET_VALUE 0x00
 ZX_CAL_VAL BIT[5:0]

CL_GAIN_CAL_VAL ADDRESS 0x00EC R
CL_GAIN_CAL_VAL RESET_VALUE 0x00
 CL_GAIN_CAL_VAL BIT[5:0]

CL_OFFSET_VAL ADDRESS 0x00ED R
CL_OFFSET_VAL RESET_VALUE 0x00
 CL_OFFSET_CAL_VAL BIT[2:0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 NUM_TRIM BIT[7:0]

ZX_TRIM ADDRESS 0x00F1 RW
ZX_TRIM RESET_VALUE 0x00
 ZX_TRIM BIT[5:0]

CL_GAIN_TRIM ADDRESS 0x00F2 RW
CL_GAIN_TRIM RESET_VALUE 0x00
 CL_GAIN_TRIM BIT[5:0]

CL_OFFSET_TRIM ADDRESS 0x00F3 RW
CL_OFFSET_TRIM RESET_VALUE 0x04
 CL_OFFSET_TRIM BIT[2:0]

REPLICA_TRIM ADDRESS 0x00F4 RW
REPLICA_TRIM RESET_VALUE 0x00
 REPLICA_TRIM BIT[3:0]

SAMPLE_OFFSET_TRIM ADDRESS 0x00F5 RW
SAMPLE_OFFSET_TRIM RESET_VALUE 0x00
 SAMPLE_OFFSET_TRIM BIT[4:0]

S3_FREQ_BASE BASE 0x00011C00 s3_freqaddr 31:0

 s3_freq MODULE OFFSET=S3_FREQ_BASE+0x00000000 MAX=S3_FREQ_BASE+0x000000FF APRE=S3_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S3_FREQ_BASE.S3_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0C
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

S4_CTRL_BASE BASE 0x00011D00 s4_ctrladdr 31:0

 s4_ctrl MODULE OFFSET=S4_CTRL_BASE+0x00000000 MAX=S4_CTRL_BASE+0x000000FF APRE=S4_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S4_CTRL_BASE.S4_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]
  VOLTAGE_MODE_PWM_CONTROLLER VALUE 0x0A

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  NO_FAULT VALUE 0x0
  FAULT VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_FALSE VALUE 0x0
  NPM_TRUE VALUE 0x1
 PS_TRUE BIT[3]
  PS_TRUE_FALSE VALUE 0x0
  PS_TRUE_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1
 TIME_SPEND_PWM_READY BIT[1]
  TIME_SPEND_PWM_READY_FALSE VALUE 0x0
  TIME_SPEND_PWM_READY_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 TIME_SPEND_PWM BIT[7:0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
 CAL_COMP_STATE BIT[7]
  CAL_COMP_STATE_FALSE VALUE 0x0
  CAL_COMP_STATE_TRUE VALUE 0x1
 CAL_REQUEST BIT[6]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1
 CAL_FAULT BIT[5:1]
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xF8
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x07
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x05
 PFM_VOLT_CTL BIT[7]
  RET_IBOOST_EN_FALSE VALUE 0x0
  RET_IBOOST_EN_TRUE VALUE 0x1
 PFM_IBOOST BIT[6]
  PFM_IBOOST_FALSE VALUE 0x0
  PFM_IBOOST_TRUE VALUE 0x1
 PFM_COMP_HYST BIT[4]
  PFM_HYST_3MV VALUE 0x0
  PFM_HYST_6MV VALUE 0x1
 PFM_COMP_PLS_FLTR BIT[3]
  PFM_COMP_PLS_FLTR_100NS VALUE 0x0
  PFM_COMP_PLS_FLTR_250NS VALUE 0x1
 PFM_IPLIM_CTRL BIT[2]
  PFM_IPLIM_CTRL_FALSE VALUE 0x0
  PFM_IPLIM_CTRL_TRUE VALUE 0x1
 PFM_IPLIM_DLY BIT[1:0]
  PFM_IPLIM_CTRL_75NS VALUE 0x0
  PFM_IPLIMI_CTRL_150NS VALUE 0x1
  PFM_IPLIM_CTRL_300NS VALUE 0x2
  PFM_IPLIM_CTRL_600NS VALUE 0x3

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  FORCED_NPM_0 VALUE 0x0
  FORCED_NPM_1 VALUE 0x1
  FORCED_NPM_2 VALUE 0x2
  FORCED_NPM_3 VALUE 0x3
  FORCED_RETENTION VALUE 0x4
  FORCED_LPM VALUE 0x5
  AUTO_MODE VALUE 0x6
  FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  BUCK_ENABLE_FALSE VALUE 0x0
  BUCK_ENABLE_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ENABLE_FALSE VALUE 0x0
  STRONG_PD_ENABLE_TRUE VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_ENABLE_FALSE VALUE 0x0
  WEAK_PD_ENABLE_TRUE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_PFM_FALSE VALUE 0x0
  WEAK_PD_PFM_TRUE VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_PWM_FALSE VALUE 0x0
  WEAK_PD_PWM_TRUE VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAK_PD_EN_FALSE VALUE 0x0
  LEAK_PD_EN_TRUE VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  FORCED_NPM_0 VALUE 0x0
  FORCED_NPM_1 VALUE 0x1
  FORCED_NPM_2 VALUE 0x2
  FORCED_NPM_3 VALUE 0x3
  FORCED_RETENTION VALUE 0x4
  FORCED_LPM VALUE 0x5
  AUTO_MODE VALUE 0x6
  FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x08
 FREQ_CTL BIT[3:0]
  FS_6P4MHZ VALUE 0x2
  FS_4P8MHZ VALUE 0x3
  FS_3P84MHZ VALUE 0x4
  FS_3P2MHZ VALUE 0x5
  FS_2P74MHZ VALUE 0x6
  FS_2P4MHZ VALUE 0x7
  FS_2P13MHZ VALUE 0x8
  FS_1P92MHZ VALUE 0x9
  FS_1P74MHZ VALUE 0xA
  FS_1P6MHZ VALUE 0xB

COMP_CAP_C1_C2_CTL ADDRESS 0x0051 RW
COMP_CAP_C1_C2_CTL RESET_VALUE 0xEC
 C1_CTRL BIT[7:4]
  C1_CAP_3P5_PF VALUE 0x0
  C1_CAP_4P0_PF VALUE 0x1
  C1_CAP_4P5_PF VALUE 0x2
  C1_CAP_5P0_PF VALUE 0x3
  C1_CAP_5P5_PF VALUE 0x4
  C1_CAP_6P0_PF VALUE 0x5
  C1_CAP_6P5_PF VALUE 0x6
  C1_CAP_7P0_PF VALUE 0x7
  C1_CAP_7P5_PF VALUE 0x8
  C1_CAP_8P0_PF VALUE 0x9
  C1_CAP_8P5_PF VALUE 0xA
  C1_CAP_9P0_PF VALUE 0xB
  C1_CAP_9P5_PF VALUE 0xC
  C1_CAP_10P0_PF VALUE 0xD
  C1_CAP_10P5_PF VALUE 0xE
  C1_CAP_11P0_PF VALUE 0xF
 C2_CTRL BIT[3:2]
  C2_CAP_0P0_PF VALUE 0x0
  C2_CAP_0P2_PF VALUE 0x1
  C2_CAP_0P4_PF VALUE 0x2
  C2_CAP_0P6_PF VALUE 0x3

COMP_CAP_C3_CTL ADDRESS 0x0052 RW
COMP_CAP_C3_CTL RESET_VALUE 0x15
 C3_CTRL BIT[5:0]
  C3_CAP_2P0_PF VALUE 0x00
  C3_CAP_2P5_PF VALUE 0x01
  C3_CAP_3P0_PF VALUE 0x02
  C3_CAP_3P5_PF VALUE 0x03
  C3_CAP_4P0_PF VALUE 0x04
  C3_CAP_4P5_PF VALUE 0x05
  C3_CAP_5P0_PF VALUE 0x06
  C3_CAP_5P5_PF VALUE 0x07
  C3_CAP_6P0_PF VALUE 0x08
  C3_CAP_6P5_PF VALUE 0x09
  C3_CAP_7P0_PF VALUE 0x0A
  C3_CAP_7P5_PF VALUE 0x0B
  C3_CAP_8P0_PF VALUE 0x0C
  C3_CAP_8P5_PF VALUE 0x0D
  C3_CAP_9P0_PF VALUE 0x0E
  C3_CAP_9P5_PF VALUE 0x0F
  C3_CAP_10P0_PF VALUE 0x10
  C3_CAP_10P5_PF VALUE 0x11
  C3_CAP_11P0_PF VALUE 0x12
  C3_CAP_11P5_PF VALUE 0x13
  C3_CAP_12P0_PF VALUE 0x14
  C3_CAP_12P5_PF VALUE 0x15
  C3_CAP_13P0_PF VALUE 0x16
  C3_CAP_13P5_PF VALUE 0x17
  C3_CAP_14P0_PF VALUE 0x18
  C3_CAP_14P5_PF VALUE 0x19
  C3_CAP_15P0_PF VALUE 0x1A
  C3_CAP_15P5_PF VALUE 0x1B
  C3_CAP_16P0_PF VALUE 0x1C
  C3_CAP_16P5_PF VALUE 0x1D
  C3_CAP_17P0_PF VALUE 0x1E
  C3_CAP_17P5_PF VALUE 0x1F
  C3_CAP_18P0_PF VALUE 0x20
  C3_CAP_18P5_PF VALUE 0x21
  C3_CAP_19P0_PF VALUE 0x22
  C3_CAP_19P5_PF VALUE 0x23
  C3_CAP_20P0_PF VALUE 0x24
  C3_CAP_20P5_PF VALUE 0x25
  C3_CAP_21P0_PF VALUE 0x26
  C3_CAP_21P5_PF VALUE 0x27
  C3_CAP_22P0_PF VALUE 0x28
  C3_CAP_22P5_PF VALUE 0x29
  C3_CAP_23P0_PF VALUE 0x2A
  C3_CAP_23P5_PF VALUE 0x2B
  C3_CAP_24P0_PF VALUE 0x2C
  C3_CAP_24P5_PF VALUE 0x2D
  C3_CAP_25P0_PF VALUE 0x2E
  C3_CAP_25P5_PF VALUE 0x2F
  C3_CAP_26P0_PF VALUE 0x30
  C3_CAP_26P5_PF VALUE 0x31
  C3_CAP_27P0_PF VALUE 0x32
  C3_CAP_27P5_PF VALUE 0x33
  C3_CAP_28P0_PF VALUE 0x34
  C3_CAP_28P5_PF VALUE 0x35
  C3_CAP_29P0_PF VALUE 0x36
  C3_CAP_29P5_PF VALUE 0x37
  C3_CAP_30P0_PF VALUE 0x38
  C3_CAP_30P5_PF VALUE 0x39
  C3_CAP_31P0_PF VALUE 0x3A
  C3_CAP_31P5_PF VALUE 0x3B
  C3_CAP_32P0_PF VALUE 0x3C
  C3_CAP_32P5_PF VALUE 0x3D
  C3_CAP_33P0_PF VALUE 0x3E
  C3_CAP_33P5_PF VALUE 0x3F

R1_R2_CTL ADDRESS 0x0053 RW
R1_R2_CTL RESET_VALUE 0x20
 R1_CTL BIT[7:4]
  R1_CTL_100P0_K VALUE 0x0
  R1_CTL_150P0_K VALUE 0x1
  R1_CTL_200P0_K VALUE 0x2
  R1_CTL_250P0_K VALUE 0x3
  R1_CTL_300P0_K VALUE 0x4
  R1_CTL_350P0_K VALUE 0x5
  R1_CTL_400P0_K VALUE 0x6
  R1_CTL_450P0_K VALUE 0x7
  R1_CTL_500P0_K VALUE 0x8
  R1_CTL_550P0_K VALUE 0x9
  R1_CTL_600P0_K VALUE 0xA
  R1_CTL_650P0_K VALUE 0xB
  R1_CTL_700P0_K VALUE 0xC
  R1_CTL_750P0_K VALUE 0xD
  R1_CTL_800P0_K VALUE 0xE
  R1_CTL_850P0_K VALUE 0xF
 R2_CTL BIT[3:1]

BUCK_SNS_CTL ADDRESS 0x0054 RW
BUCK_SNS_CTL RESET_VALUE 0x00
 SNS_SEL BIT[0]
  SNS_SEL_0_VREG_SX VALUE 0x0
  SNS_SEL_1_VIN_LDO VALUE 0x1

RAMP_AMPLITUDE_CTL ADDRESS 0x0056 RW
RAMP_AMPLITUDE_CTL RESET_VALUE 0x2B
 FOLLOW_FREQ_CTL_LOGIC BIT[5]
  FOLLOW_FREQ_CTL_LOGIC_0_RAMP_AMPLITUDE VALUE 0x0
  FOLLOW_FREQ_CTL_LOGIC_1_FREQ_CTL VALUE 0x1
 PWM_RAMPAMPLITUDE BIT[4:0]
  PWM_RAMPAMPLITUDE_FS_6P4MHZ_REPEATED1 VALUE 0x00
  PWM_RAMPAMPLITUDE_FS_6P4MHZ_REPEATED2 VALUE 0x01
  PWM_RAMPAMPLITUDE_FS_6P4MHZ_REPEATED3 VALUE 0x02
  PWM_RAMPAMPLITUDE_FS_4P8MHZ VALUE 0x03
  PWM_RAMPAMPLITUDE_FS_3P84MHZ VALUE 0x04
  PWM_RAMPAMPLITUDE_FS_3P2MHZ VALUE 0x05
  PWM_RAMPAMPLITUDE_FS_2P74MHZ VALUE 0x06
  PWM_RAMPAMPLITUDE_FS_2P4MHZ VALUE 0x07
  PWM_RAMPAMPLITUDE_FS_2P13MHZ VALUE 0x08
  PWM_RAMPAMPLITUDE_FS_1P92MHZ VALUE 0x09
  PWM_RAMPAMPLITUDE_FS_1P74MHZ VALUE 0x0A
  PWM_RAMPAMPLITUDE_FS_1P6MHZ VALUE 0x0B
  PWM_RAMPAMPLITUDE_FS_1P28MHZ VALUE 0x0C
  PWM_RAMPAMPLITUDE_FS_0P8MHZ VALUE 0x0D
  PWM_RAMPAMPLITUDE_FS_0P48MHZ VALUE 0x0E
  PWM_RAMPAMPLITUDE_FS_0P16MHZ VALUE 0x0F

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x81
 DMAX_EN BIT[7]
  DMAX_EN_FALSE VALUE 0x0
  DMAX_EN_TRUE VALUE 0x1
 DMAX_TIME_SEL BIT[0]
  DMAX_TIME_SEL_20NS VALUE 0x0
  DMAX_TIME_SEL_10NS VALUE 0x1

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x86
 PS_EN BIT[7]
  PS_EN_FALSE VALUE 0x0
  PS_EN_TRUE VALUE 0x1
 PS_TIME_HYST BIT[3:2]
  PS_TIME_HYST_4CYCLE VALUE 0x0
  PS_TIME_HYST_8CYCLE VALUE 0x1
  PS_TIME_HYST_16CYCLE VALUE 0x2
  PS_TIME_HYST_32CYLE VALUE 0x3
 PS_METHOD BIT[1]
  PS_METHOD_ILOAD VALUE 0x0
  PS_METHOD_ERR_AMP VALUE 0x1

PS_THRES_ERRAMP ADDRESS 0x005A RW
PS_THRES_ERRAMP RESET_VALUE 0x04
 PS_VRST_ERRAMP BIT[7:4]
  PS_VRST_ERRAMP_0MVLR_0MVHR VALUE 0x0
  PS_VRST_ERRAMP_8MVLR_16MVHR VALUE 0x1
  PS_VRST_ERRAMP_16MVLR_32MVHR VALUE 0x2
  PS_VRST_ERRAMP_24MVLR_48MVHR VALUE 0x3
  PS_VRST_ERRAMP_32MVLR_64MVHR VALUE 0x4
  PS_VRST_ERRAMP_40MVLR_80MVHR VALUE 0x5
  PS_VRST_ERRAMP_48MVLR_96MVHR VALUE 0x6
  PS_VRST_ERRAMP_56MVLR_112MVHR VALUE 0x7
  PS_VRST_ERRAMP_64MVLR_128MVHR VALUE 0x8
  PS_VRST_ERRAMP_72MVLR_144MVHR VALUE 0x9
  PS_VRST_ERRAMP_80MVLR_160MVHR VALUE 0xA
  PS_VRST_ERRAMP_88MVLR_172MVHR VALUE 0xB
  PS_VRST_ERRAMP_96MVLR_192MVHR VALUE 0xC
  PS_VRST_ERRAMP_104MVLR_208MVHR VALUE 0xD
  PS_VRST_ERRAMP_112MVLR_224MVHR VALUE 0xE
  PS_VRST_ERRAMP_120MVLR_240MVHR VALUE 0xF
 PS_VRST_RANGE BIT[3]
  PS_VRST_RANGE_LOW VALUE 0x0
  PS_VRST_RANGE_HIGH VALUE 0x1
 PS_VRST BIT[2:0]
  PS_VRST_0MV VALUE 0x0
  PS_VRST_VOUTDIV30 VALUE 0x1
  PS_VRST_VOUTDIV20 VALUE 0x2
  PS_VRST_VOUTDIV15 VALUE 0x3
  PS_VRST_VOUTDIV12 VALUE 0x4
  PS_VRST_VOUTDIV10 VALUE 0x5
  PS_VRST_VOUTDIV9 VALUE 0x6
  PS_VRST_VOUTDIV8 VALUE 0x7

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0E
 PWM_PFM_SEL BIT[4]
  PWM_PFM_SEL_PS_COMP VALUE 0x0
  PWM_PFM_SEL_INZERO VALUE 0x1
 PFM_PWM_SEL BIT[3:2]
  PFM_PWM_SEL_RESERVED VALUE 0x0
  PFM_PWM_SEL_VDIP_COMP VALUE 0x1
  PFM_PWM_SEL_IPLIM_CNTR VALUE 0x2
  PFM_PWM_SEL_VDIP_COMP_OR_IPLIM_CNTR VALUE 0x3
 MODE_SEL_DLY BIT[1:0]
  MODE_SEL_DLY_4CYCLES VALUE 0x0
  MODE_SEL_DLY_8CYCLES VALUE 0x1
  MODE_SEL_DLY_16CYCLES VALUE 0x2
  MODE_SEL_DLY_32CYCLES VALUE 0x3

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0x08
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PS_THRES_ILOAD ADDRESS 0x005E RW
PS_THRES_ILOAD RESET_VALUE 0x18
 PS_VRST_ILOAD BIT[7:4]
  PS_VRST_ILOAD_0MVLR_0MVHR VALUE 0x0
  PS_VRST_ILOAD_8MVLR_16MVHR VALUE 0x1
  PS_VRST_ILOAD_16MVLR_32MVHR VALUE 0x2
  PS_VRST_ILOAD_24MVLR_48MVHR VALUE 0x3
  PS_VRST_ILOAD_32MVLR_64MVHR VALUE 0x4
  PS_VRST_ILOAD_40MVLR_80MVHR VALUE 0x5
  PS_VRST_ILOAD_48MVLR_96MVHR VALUE 0x6
  PS_VRST_ILOAD_56MVLR_112MVHR VALUE 0x7
  PS_VRST_ILOAD_64MVLR_128MVHR VALUE 0x8
  PS_VRST_ILOAD_72MVLR_144MVHR VALUE 0x9
  PS_VRST_ILOAD_80MVLR_160MVHR VALUE 0xA
  PS_VRST_ILOAD_88MVLR_172MVHR VALUE 0xB
  PS_VRST_ILOAD_96MVLR_192MVHR VALUE 0xC
  PS_VRST_ILOAD_104MVLR_208MVHR VALUE 0xD
  PS_VRST_ILOAD_112MVLR_224MVHR VALUE 0xE
 PS_METHOD_STEPPER BIT[3]
  PS_METHOD_STEPPER_ILOAD VALUE 0x0
  PS_METHOD_STEPPER_WINDOW VALUE 0x1

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x82
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x82
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

QM_PS_EXIT ADDRESS 0x0063 RW
QM_PS_EXIT RESET_VALUE 0x14
 QM_MODE BIT[6]
  QM_MODE_FORCE_PFM_DITHER_ENABLED VALUE 0x0
  QM_MODE_FORCED_PWM VALUE 0x1
 QM_FOLLOW BIT[5]
  FOLLOW_QM_FALSE VALUE 0x0
  FOLLOW_QM_TRUE VALUE 0x1
 QM_PS_METHOD BIT[4]
  QMODE_PS_METHOD_ILOAD VALUE 0x0
  QMODE_PS_METHOD_ERRAMP VALUE 0x1
 QM_PS_VRST_RANGE BIT[3]
  QM_PS_VRST_RANGE_LOW VALUE 0x0
  QM_PS_VRST_RANGE_HIGH VALUE 0x1
 QM_PS_VRST BIT[2:0]
  QM_PS_VRST_0MV VALUE 0x0
  QM_PS_VRST_VOUTDIV30 VALUE 0x1
  QM_PS_VRST_VOUTDIV20 VALUE 0x2
  QM_PS_VRST_VOUTDIV15 VALUE 0x3
  QM_PS_VRST_VOUTDIV12 VALUE 0x4
  QM_PS_VRST_VOUTDIV10 VALUE 0x5
  QM_PS_VRST_VOUTDIV9 VALUE 0x6
  QM_PS_VRST_VOUTDIV8 VALUE 0x7

OCP ADDRESS 0x0066 RW
OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 VREG_FOLDBACK_EN BIT[5]
  FORCE_FOLDBACK_FALSE VALUE 0x0
  FORCE_FOLDBACK_TRUE VALUE 0x1
 INZERO_WAIT_OCP_TIMER BIT[4:3]
  INZERO_WAIT_40US_OCP_TIMER_320US VALUE 0x0
  INZERO_WAIT_80US_OCP_TIMER_640US VALUE 0x1
  INZERO_WAIT_160US_OCP_TIMER_1280_US VALUE 0x2
  INZERO_WAIT_160US_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xF8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x07
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

CAL_TIMER_CTL ADDRESS 0x0071 RW
CAL_TIMER_CTL RESET_VALUE 0x48
 CAL_TIMER BIT[7:0]
  CAL_TIMER_0P0_US VALUE 0x00
  CAL_TIMER_0P4166_US VALUE 0x01
  CAL_TIMER_0P8332_US VALUE 0x02
  CAL_TIMER_1P2498_US VALUE 0x03
  CAL_TIMER_1P6664_US VALUE 0x04
  CAL_TIMER_2P083_US VALUE 0x05
  CAL_TIMER_2P4996_US VALUE 0x06
  CAL_TIMER_2P9162_US VALUE 0x07
  CAL_TIMER_3P3328_US VALUE 0x08
  CAL_TIMER_3P7494_US VALUE 0x09
  CAL_TIMER_4P166_US VALUE 0x0A
  CAL_TIMER_4P5826_US VALUE 0x0B
  CAL_TIMER_4P9992_US VALUE 0x0C
  CAL_TIMER_5P4158_US VALUE 0x0D
  CAL_TIMER_5P8324_US VALUE 0x0E
  CAL_TIMER_6P249_US VALUE 0x0F
  CAL_TIMER_6P6656_US VALUE 0x10
  CAL_TIMER_7P0822_US VALUE 0x11
  CAL_TIMER_7P4988_US VALUE 0x12
  CAL_TIMER_7P9154_US VALUE 0x13
  CAL_TIMER_8P332_US VALUE 0x14
  CAL_TIMER_8P7486_US VALUE 0x15
  CAL_TIMER_9P1652_US VALUE 0x16
  CAL_TIMER_9P5818_US VALUE 0x17
  CAL_TIMER_9P9984_US VALUE 0x18
  CAL_TIMER_10P415_US VALUE 0x19
  CAL_TIMER_10P8316_US VALUE 0x1A
  CAL_TIMER_11P2482_US VALUE 0x1B
  CAL_TIMER_11P6648_US VALUE 0x1C
  CAL_TIMER_12P0814_US VALUE 0x1D
  CAL_TIMER_12P498_US VALUE 0x1E
  CAL_TIMER_12P9146_US VALUE 0x1F
  CAL_TIMER_13P3312_US VALUE 0x20
  CAL_TIMER_13P7478_US VALUE 0x21
  CAL_TIMER_14P1644_US VALUE 0x22
  CAL_TIMER_14P581_US VALUE 0x23
  CAL_TIMER_14P9976_US VALUE 0x24
  CAL_TIMER_15P4142_US VALUE 0x25
  CAL_TIMER_15P8308_US VALUE 0x26
  CAL_TIMER_16P2474_US VALUE 0x27
  CAL_TIMER_16P664_US VALUE 0x28
  CAL_TIMER_17P0806_US VALUE 0x29
  CAL_TIMER_17P4972_US VALUE 0x2A
  CAL_TIMER_17P9138_US VALUE 0x2B
  CAL_TIMER_18P3304_US VALUE 0x2C
  CAL_TIMER_18P747_US VALUE 0x2D
  CAL_TIMER_19P1636_US VALUE 0x2E
  CAL_TIMER_19P5802_US VALUE 0x2F
  CAL_TIMER_19P9968_US VALUE 0x30
  CAL_TIMER_20P4134_US VALUE 0x31
  CAL_TIMER_20P83_US VALUE 0x32
  CAL_TIMER_21P2466_US VALUE 0x33
  CAL_TIMER_21P6632_US VALUE 0x34
  CAL_TIMER_22P0798_US VALUE 0x35
  CAL_TIMER_22P4964_US VALUE 0x36
  CAL_TIMER_22P913_US VALUE 0x37
  CAL_TIMER_23P3296_US VALUE 0x38
  CAL_TIMER_23P7462_US VALUE 0x39
  CAL_TIMER_24P1628_US VALUE 0x3A
  CAL_TIMER_24P5794_US VALUE 0x3B
  CAL_TIMER_24P996_US VALUE 0x3C
  CAL_TIMER_25P4126_US VALUE 0x3D
  CAL_TIMER_25P8292_US VALUE 0x3E
  CAL_TIMER_26P2458_US VALUE 0x3F
  CAL_TIMER_26P6624_US VALUE 0x40
  CAL_TIMER_27P079_US VALUE 0x41
  CAL_TIMER_27P4956_US VALUE 0x42
  CAL_TIMER_27P9122_US VALUE 0x43
  CAL_TIMER_28P3288_US VALUE 0x44
  CAL_TIMER_28P7454_US VALUE 0x45
  CAL_TIMER_29P162_US VALUE 0x46
  CAL_TIMER_29P5786_US VALUE 0x47
  CAL_TIMER_29P9952_US VALUE 0x48
  CAL_TIMER_30P4118_US VALUE 0x49
  CAL_TIMER_30P8284_US VALUE 0x4A
  CAL_TIMER_31P245_US VALUE 0x4B
  CAL_TIMER_31P6616_US VALUE 0x4C
  CAL_TIMER_32P0782_US VALUE 0x4D
  CAL_TIMER_32P4948_US VALUE 0x4E
  CAL_TIMER_32P9114_US VALUE 0x4F
  CAL_TIMER_33P328_US VALUE 0x50
  CAL_TIMER_33P7446_US VALUE 0x51
  CAL_TIMER_34P1612_US VALUE 0x52
  CAL_TIMER_34P5778_US VALUE 0x53
  CAL_TIMER_34P9944_US VALUE 0x54
  CAL_TIMER_35P411_US VALUE 0x55
  CAL_TIMER_35P8276_US VALUE 0x56
  CAL_TIMER_36P2442_US VALUE 0x57
  CAL_TIMER_36P6608_US VALUE 0x58
  CAL_TIMER_37P0774_US VALUE 0x59
  CAL_TIMER_37P494_US VALUE 0x5A
  CAL_TIMER_37P9106_US VALUE 0x5B
  CAL_TIMER_38P3272_US VALUE 0x5C
  CAL_TIMER_38P7438_US VALUE 0x5D
  CAL_TIMER_39P1604_US VALUE 0x5E
  CAL_TIMER_39P577_US VALUE 0x5F
  CAL_TIMER_39P9936_US VALUE 0x60
  CAL_TIMER_40P4102_US VALUE 0x61
  CAL_TIMER_40P8268_US VALUE 0x62
  CAL_TIMER_41P2434_US VALUE 0x63
  CAL_TIMER_41P66_US VALUE 0x64
  CAL_TIMER_42P0766_US VALUE 0x65
  CAL_TIMER_42P4932_US VALUE 0x66
  CAL_TIMER_42P9098_US VALUE 0x67
  CAL_TIMER_43P3264_US VALUE 0x68
  CAL_TIMER_43P743_US VALUE 0x69
  CAL_TIMER_44P1596_US VALUE 0x6A
  CAL_TIMER_44P5762_US VALUE 0x6B
  CAL_TIMER_44P9928_US VALUE 0x6C
  CAL_TIMER_45P4094_US VALUE 0x6D
  CAL_TIMER_45P826_US VALUE 0x6E
  CAL_TIMER_46P2426_US VALUE 0x6F
  CAL_TIMER_46P6592_US VALUE 0x70
  CAL_TIMER_47P0758_US VALUE 0x71
  CAL_TIMER_47P4924_US VALUE 0x72
  CAL_TIMER_47P909_US VALUE 0x73
  CAL_TIMER_48P3256_US VALUE 0x74
  CAL_TIMER_48P7422_US VALUE 0x75
  CAL_TIMER_49P1588_US VALUE 0x76
  CAL_TIMER_49P5754_US VALUE 0x77
  CAL_TIMER_49P992_US VALUE 0x78
  CAL_TIMER_50P4086_US VALUE 0x79
  CAL_TIMER_50P8252_US VALUE 0x7A
  CAL_TIMER_51P2418_US VALUE 0x7B
  CAL_TIMER_51P6584_US VALUE 0x7C
  CAL_TIMER_52P075_US VALUE 0x7D
  CAL_TIMER_52P4916_US VALUE 0x7E
  CAL_TIMER_52P9082_US VALUE 0x7F
  CAL_TIMER_53P3248_US VALUE 0x80
  CAL_TIMER_53P7414_US VALUE 0x81
  CAL_TIMER_54P158_US VALUE 0x82
  CAL_TIMER_54P5746_US VALUE 0x83
  CAL_TIMER_54P9912_US VALUE 0x84
  CAL_TIMER_55P4078_US VALUE 0x85
  CAL_TIMER_55P8244_US VALUE 0x86
  CAL_TIMER_56P241_US VALUE 0x87
  CAL_TIMER_56P6576_US VALUE 0x88
  CAL_TIMER_57P0742_US VALUE 0x89
  CAL_TIMER_57P4908_US VALUE 0x8A
  CAL_TIMER_57P9074_US VALUE 0x8B
  CAL_TIMER_58P324_US VALUE 0x8C
  CAL_TIMER_58P7406_US VALUE 0x8D
  CAL_TIMER_59P1572_US VALUE 0x8E
  CAL_TIMER_59P5738_US VALUE 0x8F
  CAL_TIMER_59P9904_US VALUE 0x90
  CAL_TIMER_60P407_US VALUE 0x91
  CAL_TIMER_60P8236_US VALUE 0x92
  CAL_TIMER_61P2402_US VALUE 0x93
  CAL_TIMER_61P6568_US VALUE 0x94
  CAL_TIMER_62P0734_US VALUE 0x95
  CAL_TIMER_62P49_US VALUE 0x96
  CAL_TIMER_62P9066_US VALUE 0x97
  CAL_TIMER_63P3232_US VALUE 0x98
  CAL_TIMER_63P7398_US VALUE 0x99
  CAL_TIMER_64P1564_US VALUE 0x9A
  CAL_TIMER_64P573_US VALUE 0x9B
  CAL_TIMER_64P9896_US VALUE 0x9C
  CAL_TIMER_65P4062_US VALUE 0x9D
  CAL_TIMER_65P8228_US VALUE 0x9E
  CAL_TIMER_66P2394_US VALUE 0x9F
  CAL_TIMER_66P656_US VALUE 0xA0
  CAL_TIMER_67P0726_US VALUE 0xA1
  CAL_TIMER_67P4892_US VALUE 0xA2
  CAL_TIMER_67P9058_US VALUE 0xA3
  CAL_TIMER_68P3224_US VALUE 0xA4
  CAL_TIMER_68P739_US VALUE 0xA5
  CAL_TIMER_69P1556_US VALUE 0xA6
  CAL_TIMER_69P5722_US VALUE 0xA7
  CAL_TIMER_69P9888_US VALUE 0xA8
  CAL_TIMER_70P4054_US VALUE 0xA9
  CAL_TIMER_70P822_US VALUE 0xAA
  CAL_TIMER_71P2386_US VALUE 0xAB
  CAL_TIMER_71P6552_US VALUE 0xAC
  CAL_TIMER_72P0718_US VALUE 0xAD
  CAL_TIMER_72P4884_US VALUE 0xAE
  CAL_TIMER_72P905_US VALUE 0xAF
  CAL_TIMER_73P3216_US VALUE 0xB0
  CAL_TIMER_73P7382_US VALUE 0xB1
  CAL_TIMER_74P1548_US VALUE 0xB2
  CAL_TIMER_74P5714_US VALUE 0xB3
  CAL_TIMER_74P988_US VALUE 0xB4
  CAL_TIMER_75P4046_US VALUE 0xB5
  CAL_TIMER_75P8212_US VALUE 0xB6
  CAL_TIMER_76P2378_US VALUE 0xB7
  CAL_TIMER_76P6544_US VALUE 0xB8
  CAL_TIMER_77P071_US VALUE 0xB9
  CAL_TIMER_77P4876_US VALUE 0xBA
  CAL_TIMER_77P9042_US VALUE 0xBB
  CAL_TIMER_78P3208_US VALUE 0xBC
  CAL_TIMER_78P7374_US VALUE 0xBD
  CAL_TIMER_79P154_US VALUE 0xBE
  CAL_TIMER_79P5706_US VALUE 0xBF
  CAL_TIMER_79P9872_US VALUE 0xC0
  CAL_TIMER_80P4038_US VALUE 0xC1
  CAL_TIMER_80P8204_US VALUE 0xC2
  CAL_TIMER_81P237_US VALUE 0xC3
  CAL_TIMER_81P6536_US VALUE 0xC4
  CAL_TIMER_82P0702_US VALUE 0xC5
  CAL_TIMER_82P4868_US VALUE 0xC6
  CAL_TIMER_82P9034_US VALUE 0xC7
  CAL_TIMER_83P32_US VALUE 0xC8
  CAL_TIMER_83P7366_US VALUE 0xC9
  CAL_TIMER_84P1532_US VALUE 0xCA
  CAL_TIMER_84P5698_US VALUE 0xCB
  CAL_TIMER_84P9864_US VALUE 0xCC
  CAL_TIMER_85P403_US VALUE 0xCD
  CAL_TIMER_85P8196_US VALUE 0xCE
  CAL_TIMER_86P2362_US VALUE 0xCF
  CAL_TIMER_86P6528_US VALUE 0xD0
  CAL_TIMER_87P0694_US VALUE 0xD1
  CAL_TIMER_87P486_US VALUE 0xD2
  CAL_TIMER_87P9026_US VALUE 0xD3
  CAL_TIMER_88P3192_US VALUE 0xD4
  CAL_TIMER_88P7358_US VALUE 0xD5
  CAL_TIMER_89P1524_US VALUE 0xD6
  CAL_TIMER_89P569_US VALUE 0xD7
  CAL_TIMER_89P9856_US VALUE 0xD8
  CAL_TIMER_90P4022_US VALUE 0xD9
  CAL_TIMER_90P8188_US VALUE 0xDA
  CAL_TIMER_91P2354_US VALUE 0xDB
  CAL_TIMER_91P652_US VALUE 0xDC
  CAL_TIMER_92P0686_US VALUE 0xDD
  CAL_TIMER_92P4852_US VALUE 0xDE
  CAL_TIMER_92P9018_US VALUE 0xDF
  CAL_TIMER_93P3184_US VALUE 0xE0
  CAL_TIMER_93P735_US VALUE 0xE1
  CAL_TIMER_94P1516_US VALUE 0xE2
  CAL_TIMER_94P5682_US VALUE 0xE3
  CAL_TIMER_94P9848_US VALUE 0xE4
  CAL_TIMER_95P4014_US VALUE 0xE5
  CAL_TIMER_95P818_US VALUE 0xE6
  CAL_TIMER_96P2346_US VALUE 0xE7
  CAL_TIMER_96P6512_US VALUE 0xE8
  CAL_TIMER_97P0678_US VALUE 0xE9
  CAL_TIMER_97P4844_US VALUE 0xEA
  CAL_TIMER_97P901_US VALUE 0xEB
  CAL_TIMER_98P3176_US VALUE 0xEC
  CAL_TIMER_98P7342_US VALUE 0xED
  CAL_TIMER_99P1508_US VALUE 0xEE
  CAL_TIMER_99P5674_US VALUE 0xEF
  CAL_TIMER_99P984_US VALUE 0xF0
  CAL_TIMER_100P4006_US VALUE 0xF1
  CAL_TIMER_100P8172_US VALUE 0xF2
  CAL_TIMER_101P2338_US VALUE 0xF3
  CAL_TIMER_101P6504_US VALUE 0xF4
  CAL_TIMER_102P067_US VALUE 0xF5
  CAL_TIMER_102P4836_US VALUE 0xF6
  CAL_TIMER_102P9002_US VALUE 0xF7
  CAL_TIMER_103P3168_US VALUE 0xF8
  CAL_TIMER_103P7334_US VALUE 0xF9
  CAL_TIMER_104P15_US VALUE 0xFA
  CAL_TIMER_104P5666_US VALUE 0xFB
  CAL_TIMER_104P9832_US VALUE 0xFC
  CAL_TIMER_105P3998_US VALUE 0xFD
  CAL_TIMER_105P8164_US VALUE 0xFE
  CAL_TIMER_106P233_US VALUE 0xFF

CAL_START ADDRESS 0x0072 W
CAL_START RESET_VALUE 0x00
 CAL_REQ_WR_PULSE BIT[7]
  CAL_REQ_WR_PULSE_FALSE VALUE 0x0
  CAL_REQ_WR_PULSE_TRUE VALUE 0x1

CAL_TRIM1 ADDRESS 0x0073 R
CAL_TRIM1 RESET_VALUE 0x08
 ERR_AMP_TRIM_AUTO BIT[3:0]

CAL_TRIM2 ADDRESS 0x0074 R
CAL_TRIM2 RESET_VALUE 0x08
 PWM_THRES_TRIM_AUTO BIT[3:0]

CAL_TRIM3 ADDRESS 0x0075 R
CAL_TRIM3 RESET_VALUE 0x08
 PFM_COMP_TRIM_AUTO BIT[3:0]

CAL_TRIM4 ADDRESS 0x0076 R
CAL_TRIM4 RESET_VALUE 0x10
 VDIP_COMP_TRIM_AUTO BIT[4:0]

CAL_TRIM5 ADDRESS 0x0077 R
CAL_TRIM5 RESET_VALUE 0x10
 PWM_RAMP_PEAK_TRIM_AUTO BIT[4:0]

CAL_TRIM_EN_CTL ADDRESS 0x0078 RW
CAL_TRIM_EN_CTL RESET_VALUE 0x40
 ERR_AMP_TRIM_CAL_EN BIT[7:6]
  ERR_AMP_TRIM_CAL_EN_MAN VALUE 0x1
  ERR_AMP_TRIM_CAL_EN_AUTO VALUE 0x3
 PWM_THRES_TRIM_CAL_EN BIT[5]
  PWM_THRES_TRIM_CAL_EN_MAN VALUE 0x0
  PWM_THRES_TRIM_CAL_EN_DIR VALUE 0x1
 PFM_COMP_TRIM_CAL_EN BIT[4]
  PFM_COMP_TRIM_CAL_EN_MAN VALUE 0x0
  PFM_COMP_TRIM_CAL_EN_DIR VALUE 0x1
 VDIP_COMP_TRIM_CAL_EN BIT[3]
  VDIP_COMP_TRIM_CAL_EN_MAN VALUE 0x0
  VDIP_COMP_TRIM_CAL_EN_DIR VALUE 0x1
 PWM_RAMP_PEAK_TRIM_CAL_EN BIT[2]
  PWM_RAMP_PEAK_TRIM_CAL_EN_MAN VALUE 0x0
  PWM_RAMP_PEAK_TRIM_CAL_EN_DIR VALUE 0x1
 TRIM_CAL_ENG_EN BIT[0]
  TRIM_CAL_ENG_EN_FALSE VALUE 0x0
  TRIM_CAL_ENG_EN_TRUE VALUE 0x1

CTLR_MISC ADDRESS 0x007E RW
CTLR_MISC RESET_VALUE 0x00
 DIS_PFM_DIR_SAMPLE BIT[7]
  DIS_PFM_DIR_SAMPLE_FALSE VALUE 0x0
  DIS_PFM_DIR_SAMPLE_TRUE VALUE 0x1
 SPARE_6 BIT[6]
  DIS_RETENTION_MODE_DLY_FALSE VALUE 0x0
  DIS_RETENTION_MODE_DLY_TRUE VALUE 0x1
 DIS_VDIP_HCPFM_GATE BIT[5]
  DIS_VDIP_HCPFM_GATE_FALSE VALUE 0x0
  DIS_VDIP_HCPFM_GATE_TRUE VALUE 0x1
 DIS_PRECH_EXTEND BIT[4]
  DIS_PRECH_EXTEND_FALSE VALUE 0x0
  DIS_PRECH_EXTEND_TRUE VALUE 0x1
 DIS_FORCE_PWM BIT[3]
  DIS_FORCE_PWM_FALSE VALUE 0x0
  DIS_FORCE_PWM_TRUE VALUE 0x1
 DIS_CLAMP BIT[2]
  DIS_CLAMP_FALSE VALUE 0x0
  DIS_CLAMP_TRUE VALUE 0x1
 DIS_PS_TIMEOUT BIT[1]
  DIS_PS_TIMEOUT_FALSE VALUE 0x0
  DIS_PS_TIMEOUT_TRUE VALUE 0x1
 DIS_ERRAMP_TRIM_BUF BIT[0]
  DIS_ERRAMP_TRIM_BUF_FALSE VALUE 0x0
  DIS_ERRAMP_TRIM_BUF_TRUE VALUE 0x1

SCRATCH_REG ADDRESS 0x007F RW
SCRATCH_REG RESET_VALUE 0x00
 SCRATCH_7 BIT[7]
 SCRATCH_6 BIT[6]
 SCRATCH_5 BIT[5]
 SCRATCH_4 BIT[4]
 SCRATCH_3 BIT[3]
 SCRATCH_2 BIT[2]
 SCRATCH_1 BIT[1]
 SCRATCH_0 BIT[0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_ACTIVE_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_ACTIVE_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CTLR_TEST1 ADDRESS 0x00E2 RW
CTLR_TEST1 RESET_VALUE 0x00
 ATEST1_SEL BIT[7:5]
  ATEST1_SEL_NORMAL_OPERATION VALUE 0x0
  ATEST1_SEL_ERR_AMP_OUT VALUE 0x1
  ATEST1_SEL_VREF_DAC VALUE 0x2
  ATEST1_SEL_VRAMP_PK VALUE 0x3
  ATEST1_SEL_VREF_RESET VALUE 0x4
  ATEST1_SEL_VRAMP VALUE 0x5
  ATEST1_SEL_VFB_DIV_PFM VALUE 0x6
  ATEST1_SEL_ERR_AMP_IN_MNS VALUE 0x7
 DTEST1_SEL BIT[4:2]
  DTEST1_SEL_NORMAL_OPERATION VALUE 0x0
  DTEST1_SEL_BUCK_CLK VALUE 0x1
  DTEST1_SEL_PERPH_EN VALUE 0x2
  DTEST1_SEL_PULSE_SKIP_FSM VALUE 0x3
  DTEST1_SEL_PWM_COMP VALUE 0x4
  DTEST1_SEL_LO_COMP_FSM VALUE 0x5
  DTEST1_SEL_PFM_COMP_FSM VALUE 0x6
  DTEST1_SEL_MODE_FSM VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

CTLR_TEST2 ADDRESS 0x00E3 RW
CTLR_TEST2 RESET_VALUE 0x00
 ATEST2_SEL BIT[7:5]
  ATEST2_SEL_NORMAL_OPERATION VALUE 0x0
  ATEST2_SEL_VREF_DAC_EA VALUE 0x1
  ATEST2_SEL_A_REG_GNDC VALUE 0x2
  ATEST2_SEL_VRAMP_BOT VALUE 0x3
  ATEST2_SEL_ERRAMP_OUT VALUE 0x4
  ATEST2_SEL_AVDD VALUE 0x5
  ATEST2_SEL_VFB_DIV_PSKIP VALUE 0x6
  ATEST2_SEL_VOUT_SNS VALUE 0x7
 DTEST2_SEL BIT[4:2]
  DTEST2_SEL_NORMAL_OPERATION VALUE 0x0
  DTEST2_SEL_CLK_LFRC VALUE 0x1
  DTEST2_SEL_PERPH_EN_DLY VALUE 0x2
  DTEST2_SEL_PDRV_EXTEND VALUE 0x3
  DTEST2_SEL_PS_EXIT VALUE 0x4
  DTEST2_SEL_PS_ENTER_WIN VALUE 0x5
  DTEST2_SEL_IPLIM_INT_MODE VALUE 0x6
  DTEST2_SEL_FORCE_PS_FOLDBACK VALUE 0x7

CTLR_TEST3 ADDRESS 0x00E4 RW
CTLR_TEST3 RESET_VALUE 0x00
 DTEST3_SEL BIT[4:2]
  DTEST3_SEL_NORMAL_OPERATION VALUE 0x0
  DTEST3_SEL_ERRAMP_DIG VALUE 0x1
  DTEST3_SEL_VRAMP_COMP_DIG VALUE 0x2
  DTEST3_SEL_PFM_COMP_CNTR VALUE 0x3
  DTEST3_SEL_VDIP_COMP VALUE 0x4
  DTEST3_SEL_TRIM_MUX_OUT VALUE 0x5
  DTEST3_SEL_CLAMP_ON VALUE 0x6
  DTEST3_SEL_RAMP_RST VALUE 0x7

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 TRIM_NUM BIT[7:0]

CAL_MANUAL ADDRESS 0x00F1 RW
CAL_MANUAL RESET_VALUE 0x08
 MAN_CAL BIT[4:0]

CTL_TRIM1 ADDRESS 0x00F2 RW
CTL_TRIM1 RESET_VALUE 0x08
 PWM_THRES_TRIM BIT[3:0]

CTL_TRIM2 ADDRESS 0x00F3 RW
CTL_TRIM2 RESET_VALUE 0x08
 PFM_COMP_TRIM BIT[3:0]

CTL_TRIM3 ADDRESS 0x00F4 RW
CTL_TRIM3 RESET_VALUE 0x10
 VDIP_COMP_TRIM BIT[4:0]

CTL_TRIM4 ADDRESS 0x00F5 RW
CTL_TRIM4 RESET_VALUE 0x10
 PWM_RAMP_PEAK_TRIM BIT[4:0]

S4_PS_BASE BASE 0x00011E00 s4_psaddr 31:0

 s4_ps MODULE OFFSET=S4_PS_BASE+0x00000000 MAX=S4_PS_BASE+0x000000FF APRE=S4_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S4_PS_BASE.S4_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x22
 SUBTYPE BIT[7:0]
  PSLV_1P5A VALUE 0x12
  PSLV_2A VALUE 0x13
  PSLV_2P5A VALUE 0x14
  PSLV_3P5A VALUE 0x16
  PSHV_1A VALUE 0x21
  PSHV_1P5A VALUE 0x22
  PSHV_3A VALUE 0x25

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
 CAL_COMP_STATE BIT[7]
  CAL_COMP_STATE_FALSE VALUE 0x0
  CAL_COMP_STATE_TRUE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_PRESENT_FALSE VALUE 0x0
  ECM_PRESENT_TRUE VALUE 0x1

PFM_FREQ_CTL ADDRESS 0x0044 RW
PFM_FREQ_CTL RESET_VALUE 0x00
 PFM_FREQ_DITH_EN BIT[7]
  PFM_DITHERING_EN_FALSE VALUE 0x0
  PFM_DITHERING_EN_TRUE VALUE 0x1

PFM_FREQ_CFG ADDRESS 0x0045 RW
PFM_FREQ_CFG RESET_VALUE 0x00
 FREQ_DITH_NUMBIT_SEL BIT[3]
  NUMBIT_SEL_2B VALUE 0x0
  NUMBIT_SEL_3B VALUE 0x1
 DITH_TIMING_CTL BIT[2:0]
  DITH_CTL_PFM_COMP_CLK VALUE 0x0
  DITH_CTL_PFM_COMP_DIV4_CLK VALUE 0x1
  DITH_CTL_PFM_COMP_DIV32_CLK VALUE 0x2
  DITH_CTL_PFM_COMP_DIV128_CLK VALUE 0x3
  DITH_CTL_LFRC_CLK VALUE 0x4
  DITH_CTL_LFRC_DIV4_CLK VALUE 0x5
  DITH_CTL_LFRC_DIV32_CLK VALUE 0x6
  DITH_CTL_LFRC_DIV128_CLK VALUE 0x7

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0x57
 CURRENT_LIM_AUTOINT_SEL BIT[7:4]
 CURRENT_LIM_PWM_SEL BIT[3:0]

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x87
 PFM_PWM_CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_PFM_SEL BIT[3:0]

ILIM_SS_CTL ADDRESS 0x004C RW
ILIM_SS_CTL RESET_VALUE 0x03
 ILIM_SS_SEL BIT[3:0]

ISNS_THRES ADDRESS 0x005A RW
ISNS_THRES RESET_VALUE 0x55
 PFM_ENTRY_AUTO BIT[7:4]
 PS_ENTRY_PWM BIT[3:0]

QM_PS_ENTRY ADDRESS 0x0063 RW
QM_PS_ENTRY RESET_VALUE 0x05
 QMODE_PS_ENTRY BIT[3:0]
  QMODE_PS_ENTRY_0 VALUE 0x0
  QMODE_PS_ENTRY_1 VALUE 0x1
  QMODE_PS_ENTRY_2 VALUE 0x2
  QMODE_PS_ENTRY_3 VALUE 0x3
  QMODE_PS_ENTRY_4 VALUE 0x4
  QMODE_PS_ENTRY_5 VALUE 0x5
  QMODE_PS_ENTRY_6 VALUE 0x6
  QMODE_PS_ENTRY_7 VALUE 0x7
  QMODE_PS_ENTRY_8 VALUE 0x8
  QMODE_PS_ENTRY_9 VALUE 0x9
  QMODE_PS_ENTRY_10 VALUE 0xA
  QMODE_PS_ENTRY_11 VALUE 0xB
  QMODE_PS_ENTRY_12 VALUE 0xC
  QMODE_PS_ENTRY_13 VALUE 0xD
  QMODE_PS_ENTRY_14 VALUE 0xE
  QMODE_PS_ENTRY_15 VALUE 0xF

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
 P_SWITCH_SIZE BIT[7:6]
  P_SWITCH_SIZE_1_MIN VALUE 0x0
  P_SWITCH_SIZE_1_DIV_4 VALUE 0x1
  P_SWITCH_SIZE_1_DIV_2 VALUE 0x2
  P_SWITCH_SIZE_1_DIV_1 VALUE 0x3
 N_SWITCH_SIZE BIT[5:4]
  N_SWITCH_SIZE_1_MIN VALUE 0x0
  N_SWITCH_SIZE_1_DIV_4 VALUE 0x1
  N_SWITCH_SIZE_1_DIV_2 VALUE 0x2
  N_SWITCH_SIZE_1_DIV_1 VALUE 0x3
 P_OFF_DRIVER_SIZE BIT[3]
  P_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 P_ON_DRIVER_SIZE BIT[2]
  P_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_ON_DRIVER_SIZE BIT[1]
  N_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_OFF_DRIVER_SIZE BIT[0]
  N_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1

DEAD_TIME_CTRL ADDRESS 0x0072 RW
DEAD_TIME_CTRL RESET_VALUE 0x0A
 NSW_DEAD_TIME BIT[3:2]
  NSW_DEAD_TIME_1P5_NS VALUE 0x0
  NSW_DEAD_TIME_2P4_NS VALUE 0x1
  NSW_DEAD_TIME_3P3_NS VALUE 0x2
  NSW_DEAD_TIME_4P4_NS VALUE 0x3
 PSW_DEAD_TIME BIT[1:0]
  PSW_DEAD_TIME_2P0_NS VALUE 0x0
  PSW_DEAD_TIME_2P4_NS VALUE 0x1
  PSW_DEAD_TIME_3P2_NS VALUE 0x2
  PSW_DEAD_TIME_4P4_NS VALUE 0x3

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
 MIN_PON BIT[2:1]
  MIN_PON_DISABLED VALUE 0x0
  MIN_PON_15NS_OR_25NS VALUE 0x1
  MIN_PON_40NS_OR_50NS VALUE 0x2
  MIN_PON_60NS_OR_70NS VALUE 0x3
 ISNS_BLNK_TIME BIT[0]
  ISNS_BLNK_TIME_25NS VALUE 0x0
  ISNS_BLNK_TIME_15NS VALUE 0x1

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
 INZERO_EN BIT[7]
  INZERO_EN_FALSE VALUE 0x0
  INZERO_EN_TRUE VALUE 0x1
 INZERO_OFFSET BIT[3:2]
  INZERO_OFFSET_NO_OFFSET VALUE 0x0
  INZERO_OFFSET_NEG_3MV VALUE 0x1
  INZERO_OFFSET_POS_1P5MV VALUE 0x2
  INZERO_OFFSET_POS_3MV VALUE 0x3
 INZERO_FORCE BIT[1]
  INZERO_FORCE_DISABLE VALUE 0x0
  INZERO_FORCE_ENABLE VALUE 0x1

DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x00
 FSM_LAT_DIS BIT[0]
  FSM_DISABLE_LATCH_FALSE VALUE 0x0
  FSM_DISABLE_LATCH_TRUE VALUE 0x1

CAL_EN_CTL1 ADDRESS 0x0078 RW
CAL_EN_CTL1 RESET_VALUE 0x00
 IPLIM_TRIM_CAL_EN BIT[7]
  IPLIM_TRIM_CAL_EN_FALSE VALUE 0x0
  IPLIM_TRIM_CAL_EN_TRUE VALUE 0x1
 AUTO_THRES_TRIM_CAL_EN BIT[6]
  AUTO_THRES_TRIM_CAL_EN_FALSE VALUE 0x0
  AUTO_THRES_TRIM_CAL_EN_TRUE VALUE 0x1
 INZERO_TRIM_CAL_EN BIT[5]
  INZERO_TRIM_CAL_EN_FALSE VALUE 0x0
  INZERO_TRIM_CAL_EN_TRUE VALUE 0x1

PWR_STG_MISC ADDRESS 0x007E RW
PWR_STG_MISC RESET_VALUE 0x00
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
  PWM_CURRENT_LIMIT_THRESH_NORMAL VALUE 0x0
  PWM_CURRENT_LIMIT_THRESH_EXTEND VALUE 0x1
 SPARE_5 BIT[5]
  DUTY_EST_CLK_SEL_BIT1_FALSE VALUE 0x0
  DUTY_EST_CLK_SEL_BIT1_TRUE VALUE 0x1
 SPARE_4 BIT[4]
  DUTY_EST_CLK_SEL_BIT0_FALSE VALUE 0x0
  DUTY_EST_CLK_SEL_BIT0_TRUE VALUE 0x1
 SPARE_3 BIT[3]
  AUTO_BLOCK_THRESH_NORMAL VALUE 0x0
  AUTO_BLOCK_THRESH_HALF VALUE 0x1
 SPARE_2 BIT[2]
  PFM_CURRENT_LIMIT_THRESH_NORMAL VALUE 0x0
  PFM_CURRENT_LIMIT_THRESH_HALF VALUE 0x1
 SPARE_1 BIT[1]
  AUTO_MODE_BW_SEL_NORMAL VALUE 0x0
  AUTO_MODE_BW_SEL_QUARTER VALUE 0x1
 SPARE_0 BIT[0]
  UNUSED_FALSE VALUE 0x0
  UNUSED_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
 KELVIN_SENSING_TEST_EN BIT[2]
  KELVIN_SENSING_TEST_NMOS_RON VALUE 0x0
  KELVIN_SENSING_TEST_PMOS_RON VALUE 0x1
 FORCE_PFET_NFET BIT[1:0]
  FORCE_PFET_NFET_NORMAL VALUE 0x0
  FORCE_PFET_NFET_NMOS_ON_PMOS_OFF VALUE 0x1
  FORCE_PFET_NFET_PMOS_ON_NMOS_OFF VALUE 0x2
  FORCE_BOTH_PMOS_NMOS_OFF VALUE 0x3

PWR_STG_TEST1 ADDRESS 0x00E4 RW
PWR_STG_TEST1 RESET_VALUE 0x00
 ATEST1_SEL BIT[7:5]
  ATEST1_NORMAL VALUE 0x0
  ATEST1_FET_KSP1 VALUE 0x1
  ATEST1_REF_KSP1 VALUE 0x2
  ATEST1_UNUSED1 VALUE 0x3
  ATEST1_UNUSED2 VALUE 0x4
  ATEST1_VREF_FILT VALUE 0x5
  ATEST1_VREF_SNS VALUE 0x6
  ATEST1_FLOATING VALUE 0x7
 DTEST1_SEL BIT[4:2]
  DTEST1_MISSION_MODE VALUE 0x0
  DTEST1_D_AUTO_PS_THRES_COMP VALUE 0x1
  DTEST1_D_DC_VOUT_CLK_1 VALUE 0x2
  DTEST1_D_PSW_DRV_SEL VALUE 0x3
  DTEST1_D_INZ_COMP_LOC VALUE 0x4
  DTEST1_D_IPLIM_COMP_LOC VALUE 0x5
  DTEST1_UNUSED VALUE 0x6
  DTEST1_D_NSW_DRV_SEL VALUE 0x7
 OPEN_LOOP_TEST_EN BIT[1]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

PWR_STG_TEST2 ADDRESS 0x00E5 RW
PWR_STG_TEST2 RESET_VALUE 0x00
 ATEST2_SEL BIT[7:5]
  ATEST2_MISSION_MODE VALUE 0x0
  ATEST2_FET_KSP2 VALUE 0x1
  ATEST2_REF_KSP2 VALUE 0x2
  ATEST2_UNUSED1 VALUE 0x3
  ATEST2_UNUSED2 VALUE 0x4
  ATEST2_VSW_FILT VALUE 0x5
  ATEST2_VSW_SNS VALUE 0x6
  ATEST2_SPARE VALUE 0x7
 DTEST2_SEL BIT[4:2]
  DTEST2_MISSION_MODE VALUE 0x0
  DTEST2_D_END_MIN_PON VALUE 0x1
  DTEST2_D_DC_COMP_OUT VALUE 0x2
  DTEST2_D_PFM_ENTRY_BUF VALUE 0x3
  DTEST2_D_INZ_COMP_EXTEND VALUE 0x4
  DTEST2_D_PGATE_BLNK VALUE 0x5
  DTEST2_UNUSED VALUE 0x6
  DTEST2_D_PSK_ENTRY_BUF VALUE 0x7
 IPLIM_TEST_CTRL BIT[1:0]
  IPLIM_TEST_MODE_CTRL_RESERVED_0 VALUE 0x0
  IPLIM_TEST_MODE_CTRL_RESERVED_1 VALUE 0x1
  IPLIM_TEST_MODE_CTRL_RESERVED_2 VALUE 0x2
  IPLIM_TEST_MODE_CTRL_RESERVED_3 VALUE 0x3

PWR_STG_TEST3 ADDRESS 0x00E6 RW
PWR_STG_TEST3 RESET_VALUE 0x00
 DTEST3_SEL BIT[7:5]
  DTEST3_MISSION_MODE VALUE 0x0
  DTEST3_UNUSED1 VALUE 0x1
  DTEST3_UNUSED2 VALUE 0x2
  DTEST3_UNUSED3 VALUE 0x3
  DTEST3_UNUSED4 VALUE 0x4
  DTEST3_CAL_MUX_FILT_OUT VALUE 0x5
  DTEST3_UNUSED5 VALUE 0x6
  DTEST3_UNUSED6 VALUE 0x7

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 TRIM_NUM BIT[7:0]

PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x08
 IPLIM_TRIM BIT[3:0]

PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x08
 INZERO_TRIM BIT[3:0]

PS_TRIM3 ADDRESS 0x00F3 RW
PS_TRIM3 RESET_VALUE 0x08
 AUTO_THRS_TRIM BIT[3:0]

S4_FREQ_BASE BASE 0x00011F00 s4_freqaddr 31:0

 s4_freq MODULE OFFSET=S4_FREQ_BASE+0x00000000 MAX=S4_FREQ_BASE+0x000000FF APRE=S4_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S4_FREQ_BASE.S4_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x08
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x02
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1D
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

S5_CTRL_BASE BASE 0x00012000 s5_ctrladdr 31:0

 s5_ctrl MODULE OFFSET=S5_CTRL_BASE+0x00000000 MAX=S5_CTRL_BASE+0x000000FF APRE=S5_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S5_CTRL_BASE.S5_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]
  VOLTAGE_MODE_PWM_CONTROLLER VALUE 0x0A

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  NO_FAULT VALUE 0x0
  FAULT VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_FALSE VALUE 0x0
  NPM_TRUE VALUE 0x1
 PS_TRUE BIT[3]
  PS_TRUE_FALSE VALUE 0x0
  PS_TRUE_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1
 TIME_SPEND_PWM_READY BIT[1]
  TIME_SPEND_PWM_READY_FALSE VALUE 0x0
  TIME_SPEND_PWM_READY_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 TIME_SPEND_PWM BIT[7:0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
 CAL_COMP_STATE BIT[7]
  CAL_COMP_STATE_FALSE VALUE 0x0
  CAL_COMP_STATE_TRUE VALUE 0x1
 CAL_REQUEST BIT[6]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1
 CAL_FAULT BIT[5:1]
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x46
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x05
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x05
 PFM_VOLT_CTL BIT[7]
  RET_IBOOST_EN_FALSE VALUE 0x0
  RET_IBOOST_EN_TRUE VALUE 0x1
 PFM_IBOOST BIT[6]
  PFM_IBOOST_FALSE VALUE 0x0
  PFM_IBOOST_TRUE VALUE 0x1
 PFM_COMP_HYST BIT[4]
  PFM_HYST_3MV VALUE 0x0
  PFM_HYST_6MV VALUE 0x1
 PFM_COMP_PLS_FLTR BIT[3]
  PFM_COMP_PLS_FLTR_100NS VALUE 0x0
  PFM_COMP_PLS_FLTR_250NS VALUE 0x1
 PFM_IPLIM_CTRL BIT[2]
  PFM_IPLIM_CTRL_FALSE VALUE 0x0
  PFM_IPLIM_CTRL_TRUE VALUE 0x1
 PFM_IPLIM_DLY BIT[1:0]
  PFM_IPLIM_CTRL_75NS VALUE 0x0
  PFM_IPLIMI_CTRL_150NS VALUE 0x1
  PFM_IPLIM_CTRL_300NS VALUE 0x2
  PFM_IPLIM_CTRL_600NS VALUE 0x3

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  FORCED_NPM_0 VALUE 0x0
  FORCED_NPM_1 VALUE 0x1
  FORCED_NPM_2 VALUE 0x2
  FORCED_NPM_3 VALUE 0x3
  FORCED_RETENTION VALUE 0x4
  FORCED_LPM VALUE 0x5
  AUTO_MODE VALUE 0x6
  FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  BUCK_ENABLE_FALSE VALUE 0x0
  BUCK_ENABLE_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ENABLE_FALSE VALUE 0x0
  STRONG_PD_ENABLE_TRUE VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_ENABLE_FALSE VALUE 0x0
  WEAK_PD_ENABLE_TRUE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_PFM_FALSE VALUE 0x0
  WEAK_PD_PFM_TRUE VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_PWM_FALSE VALUE 0x0
  WEAK_PD_PWM_TRUE VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAK_PD_EN_FALSE VALUE 0x0
  LEAK_PD_EN_TRUE VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  FORCED_NPM_0 VALUE 0x0
  FORCED_NPM_1 VALUE 0x1
  FORCED_NPM_2 VALUE 0x2
  FORCED_NPM_3 VALUE 0x3
  FORCED_RETENTION VALUE 0x4
  FORCED_LPM VALUE 0x5
  AUTO_MODE VALUE 0x6
  FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x08
 FREQ_CTL BIT[3:0]
  FS_6P4MHZ VALUE 0x2
  FS_4P8MHZ VALUE 0x3
  FS_3P84MHZ VALUE 0x4
  FS_3P2MHZ VALUE 0x5
  FS_2P74MHZ VALUE 0x6
  FS_2P4MHZ VALUE 0x7
  FS_2P13MHZ VALUE 0x8
  FS_1P92MHZ VALUE 0x9
  FS_1P74MHZ VALUE 0xA
  FS_1P6MHZ VALUE 0xB

COMP_CAP_C1_C2_CTL ADDRESS 0x0051 RW
COMP_CAP_C1_C2_CTL RESET_VALUE 0xEC
 C1_CTRL BIT[7:4]
  C1_CAP_3P5_PF VALUE 0x0
  C1_CAP_4P0_PF VALUE 0x1
  C1_CAP_4P5_PF VALUE 0x2
  C1_CAP_5P0_PF VALUE 0x3
  C1_CAP_5P5_PF VALUE 0x4
  C1_CAP_6P0_PF VALUE 0x5
  C1_CAP_6P5_PF VALUE 0x6
  C1_CAP_7P0_PF VALUE 0x7
  C1_CAP_7P5_PF VALUE 0x8
  C1_CAP_8P0_PF VALUE 0x9
  C1_CAP_8P5_PF VALUE 0xA
  C1_CAP_9P0_PF VALUE 0xB
  C1_CAP_9P5_PF VALUE 0xC
  C1_CAP_10P0_PF VALUE 0xD
  C1_CAP_10P5_PF VALUE 0xE
  C1_CAP_11P0_PF VALUE 0xF
 C2_CTRL BIT[3:2]
  C2_CAP_0P0_PF VALUE 0x0
  C2_CAP_0P2_PF VALUE 0x1
  C2_CAP_0P4_PF VALUE 0x2
  C2_CAP_0P6_PF VALUE 0x3

COMP_CAP_C3_CTL ADDRESS 0x0052 RW
COMP_CAP_C3_CTL RESET_VALUE 0x15
 C3_CTRL BIT[5:0]
  C3_CAP_2P0_PF VALUE 0x00
  C3_CAP_2P5_PF VALUE 0x01
  C3_CAP_3P0_PF VALUE 0x02
  C3_CAP_3P5_PF VALUE 0x03
  C3_CAP_4P0_PF VALUE 0x04
  C3_CAP_4P5_PF VALUE 0x05
  C3_CAP_5P0_PF VALUE 0x06
  C3_CAP_5P5_PF VALUE 0x07
  C3_CAP_6P0_PF VALUE 0x08
  C3_CAP_6P5_PF VALUE 0x09
  C3_CAP_7P0_PF VALUE 0x0A
  C3_CAP_7P5_PF VALUE 0x0B
  C3_CAP_8P0_PF VALUE 0x0C
  C3_CAP_8P5_PF VALUE 0x0D
  C3_CAP_9P0_PF VALUE 0x0E
  C3_CAP_9P5_PF VALUE 0x0F
  C3_CAP_10P0_PF VALUE 0x10
  C3_CAP_10P5_PF VALUE 0x11
  C3_CAP_11P0_PF VALUE 0x12
  C3_CAP_11P5_PF VALUE 0x13
  C3_CAP_12P0_PF VALUE 0x14
  C3_CAP_12P5_PF VALUE 0x15
  C3_CAP_13P0_PF VALUE 0x16
  C3_CAP_13P5_PF VALUE 0x17
  C3_CAP_14P0_PF VALUE 0x18
  C3_CAP_14P5_PF VALUE 0x19
  C3_CAP_15P0_PF VALUE 0x1A
  C3_CAP_15P5_PF VALUE 0x1B
  C3_CAP_16P0_PF VALUE 0x1C
  C3_CAP_16P5_PF VALUE 0x1D
  C3_CAP_17P0_PF VALUE 0x1E
  C3_CAP_17P5_PF VALUE 0x1F
  C3_CAP_18P0_PF VALUE 0x20
  C3_CAP_18P5_PF VALUE 0x21
  C3_CAP_19P0_PF VALUE 0x22
  C3_CAP_19P5_PF VALUE 0x23
  C3_CAP_20P0_PF VALUE 0x24
  C3_CAP_20P5_PF VALUE 0x25
  C3_CAP_21P0_PF VALUE 0x26
  C3_CAP_21P5_PF VALUE 0x27
  C3_CAP_22P0_PF VALUE 0x28
  C3_CAP_22P5_PF VALUE 0x29
  C3_CAP_23P0_PF VALUE 0x2A
  C3_CAP_23P5_PF VALUE 0x2B
  C3_CAP_24P0_PF VALUE 0x2C
  C3_CAP_24P5_PF VALUE 0x2D
  C3_CAP_25P0_PF VALUE 0x2E
  C3_CAP_25P5_PF VALUE 0x2F
  C3_CAP_26P0_PF VALUE 0x30
  C3_CAP_26P5_PF VALUE 0x31
  C3_CAP_27P0_PF VALUE 0x32
  C3_CAP_27P5_PF VALUE 0x33
  C3_CAP_28P0_PF VALUE 0x34
  C3_CAP_28P5_PF VALUE 0x35
  C3_CAP_29P0_PF VALUE 0x36
  C3_CAP_29P5_PF VALUE 0x37
  C3_CAP_30P0_PF VALUE 0x38
  C3_CAP_30P5_PF VALUE 0x39
  C3_CAP_31P0_PF VALUE 0x3A
  C3_CAP_31P5_PF VALUE 0x3B
  C3_CAP_32P0_PF VALUE 0x3C
  C3_CAP_32P5_PF VALUE 0x3D
  C3_CAP_33P0_PF VALUE 0x3E
  C3_CAP_33P5_PF VALUE 0x3F

R1_R2_CTL ADDRESS 0x0053 RW
R1_R2_CTL RESET_VALUE 0x20
 R1_CTL BIT[7:4]
  R1_CTL_100P0_K VALUE 0x0
  R1_CTL_150P0_K VALUE 0x1
  R1_CTL_200P0_K VALUE 0x2
  R1_CTL_250P0_K VALUE 0x3
  R1_CTL_300P0_K VALUE 0x4
  R1_CTL_350P0_K VALUE 0x5
  R1_CTL_400P0_K VALUE 0x6
  R1_CTL_450P0_K VALUE 0x7
  R1_CTL_500P0_K VALUE 0x8
  R1_CTL_550P0_K VALUE 0x9
  R1_CTL_600P0_K VALUE 0xA
  R1_CTL_650P0_K VALUE 0xB
  R1_CTL_700P0_K VALUE 0xC
  R1_CTL_750P0_K VALUE 0xD
  R1_CTL_800P0_K VALUE 0xE
  R1_CTL_850P0_K VALUE 0xF
 R2_CTL BIT[3:1]

BUCK_SNS_CTL ADDRESS 0x0054 RW
BUCK_SNS_CTL RESET_VALUE 0x00
 SNS_SEL BIT[0]
  SNS_SEL_0_VREG_SX VALUE 0x0
  SNS_SEL_1_VIN_LDO VALUE 0x1

RAMP_AMPLITUDE_CTL ADDRESS 0x0056 RW
RAMP_AMPLITUDE_CTL RESET_VALUE 0x2B
 FOLLOW_FREQ_CTL_LOGIC BIT[5]
  FOLLOW_FREQ_CTL_LOGIC_0_RAMP_AMPLITUDE VALUE 0x0
  FOLLOW_FREQ_CTL_LOGIC_1_FREQ_CTL VALUE 0x1
 PWM_RAMPAMPLITUDE BIT[4:0]
  PWM_RAMPAMPLITUDE_FS_6P4MHZ_REPEATED1 VALUE 0x00
  PWM_RAMPAMPLITUDE_FS_6P4MHZ_REPEATED2 VALUE 0x01
  PWM_RAMPAMPLITUDE_FS_6P4MHZ_REPEATED3 VALUE 0x02
  PWM_RAMPAMPLITUDE_FS_4P8MHZ VALUE 0x03
  PWM_RAMPAMPLITUDE_FS_3P84MHZ VALUE 0x04
  PWM_RAMPAMPLITUDE_FS_3P2MHZ VALUE 0x05
  PWM_RAMPAMPLITUDE_FS_2P74MHZ VALUE 0x06
  PWM_RAMPAMPLITUDE_FS_2P4MHZ VALUE 0x07
  PWM_RAMPAMPLITUDE_FS_2P13MHZ VALUE 0x08
  PWM_RAMPAMPLITUDE_FS_1P92MHZ VALUE 0x09
  PWM_RAMPAMPLITUDE_FS_1P74MHZ VALUE 0x0A
  PWM_RAMPAMPLITUDE_FS_1P6MHZ VALUE 0x0B
  PWM_RAMPAMPLITUDE_FS_1P28MHZ VALUE 0x0C
  PWM_RAMPAMPLITUDE_FS_0P8MHZ VALUE 0x0D
  PWM_RAMPAMPLITUDE_FS_0P48MHZ VALUE 0x0E
  PWM_RAMPAMPLITUDE_FS_0P16MHZ VALUE 0x0F

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x81
 DMAX_EN BIT[7]
  DMAX_EN_FALSE VALUE 0x0
  DMAX_EN_TRUE VALUE 0x1
 DMAX_TIME_SEL BIT[0]
  DMAX_TIME_SEL_20NS VALUE 0x0
  DMAX_TIME_SEL_10NS VALUE 0x1

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x86
 PS_EN BIT[7]
  PS_EN_FALSE VALUE 0x0
  PS_EN_TRUE VALUE 0x1
 PS_TIME_HYST BIT[3:2]
  PS_TIME_HYST_4CYCLE VALUE 0x0
  PS_TIME_HYST_8CYCLE VALUE 0x1
  PS_TIME_HYST_16CYCLE VALUE 0x2
  PS_TIME_HYST_32CYLE VALUE 0x3
 PS_METHOD BIT[1]
  PS_METHOD_ILOAD VALUE 0x0
  PS_METHOD_ERR_AMP VALUE 0x1

PS_THRES_ERRAMP ADDRESS 0x005A RW
PS_THRES_ERRAMP RESET_VALUE 0x04
 PS_VRST_ERRAMP BIT[7:4]
  PS_VRST_ERRAMP_0MVLR_0MVHR VALUE 0x0
  PS_VRST_ERRAMP_8MVLR_16MVHR VALUE 0x1
  PS_VRST_ERRAMP_16MVLR_32MVHR VALUE 0x2
  PS_VRST_ERRAMP_24MVLR_48MVHR VALUE 0x3
  PS_VRST_ERRAMP_32MVLR_64MVHR VALUE 0x4
  PS_VRST_ERRAMP_40MVLR_80MVHR VALUE 0x5
  PS_VRST_ERRAMP_48MVLR_96MVHR VALUE 0x6
  PS_VRST_ERRAMP_56MVLR_112MVHR VALUE 0x7
  PS_VRST_ERRAMP_64MVLR_128MVHR VALUE 0x8
  PS_VRST_ERRAMP_72MVLR_144MVHR VALUE 0x9
  PS_VRST_ERRAMP_80MVLR_160MVHR VALUE 0xA
  PS_VRST_ERRAMP_88MVLR_172MVHR VALUE 0xB
  PS_VRST_ERRAMP_96MVLR_192MVHR VALUE 0xC
  PS_VRST_ERRAMP_104MVLR_208MVHR VALUE 0xD
  PS_VRST_ERRAMP_112MVLR_224MVHR VALUE 0xE
  PS_VRST_ERRAMP_120MVLR_240MVHR VALUE 0xF
 PS_VRST_RANGE BIT[3]
  PS_VRST_RANGE_LOW VALUE 0x0
  PS_VRST_RANGE_HIGH VALUE 0x1
 PS_VRST BIT[2:0]
  PS_VRST_0MV VALUE 0x0
  PS_VRST_VOUTDIV30 VALUE 0x1
  PS_VRST_VOUTDIV20 VALUE 0x2
  PS_VRST_VOUTDIV15 VALUE 0x3
  PS_VRST_VOUTDIV12 VALUE 0x4
  PS_VRST_VOUTDIV10 VALUE 0x5
  PS_VRST_VOUTDIV9 VALUE 0x6
  PS_VRST_VOUTDIV8 VALUE 0x7

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0E
 PWM_PFM_SEL BIT[4]
  PWM_PFM_SEL_PS_COMP VALUE 0x0
  PWM_PFM_SEL_INZERO VALUE 0x1
 PFM_PWM_SEL BIT[3:2]
  PFM_PWM_SEL_RESERVED VALUE 0x0
  PFM_PWM_SEL_VDIP_COMP VALUE 0x1
  PFM_PWM_SEL_IPLIM_CNTR VALUE 0x2
  PFM_PWM_SEL_VDIP_COMP_OR_IPLIM_CNTR VALUE 0x3
 MODE_SEL_DLY BIT[1:0]
  MODE_SEL_DLY_4CYCLES VALUE 0x0
  MODE_SEL_DLY_8CYCLES VALUE 0x1
  MODE_SEL_DLY_16CYCLES VALUE 0x2
  MODE_SEL_DLY_32CYCLES VALUE 0x3

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0x08
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PS_THRES_ILOAD ADDRESS 0x005E RW
PS_THRES_ILOAD RESET_VALUE 0x18
 PS_VRST_ILOAD BIT[7:4]
  PS_VRST_ILOAD_0MVLR_0MVHR VALUE 0x0
  PS_VRST_ILOAD_8MVLR_16MVHR VALUE 0x1
  PS_VRST_ILOAD_16MVLR_32MVHR VALUE 0x2
  PS_VRST_ILOAD_24MVLR_48MVHR VALUE 0x3
  PS_VRST_ILOAD_32MVLR_64MVHR VALUE 0x4
  PS_VRST_ILOAD_40MVLR_80MVHR VALUE 0x5
  PS_VRST_ILOAD_48MVLR_96MVHR VALUE 0x6
  PS_VRST_ILOAD_56MVLR_112MVHR VALUE 0x7
  PS_VRST_ILOAD_64MVLR_128MVHR VALUE 0x8
  PS_VRST_ILOAD_72MVLR_144MVHR VALUE 0x9
  PS_VRST_ILOAD_80MVLR_160MVHR VALUE 0xA
  PS_VRST_ILOAD_88MVLR_172MVHR VALUE 0xB
  PS_VRST_ILOAD_96MVLR_192MVHR VALUE 0xC
  PS_VRST_ILOAD_104MVLR_208MVHR VALUE 0xD
  PS_VRST_ILOAD_112MVLR_224MVHR VALUE 0xE
 PS_METHOD_STEPPER BIT[3]
  PS_METHOD_STEPPER_ILOAD VALUE 0x0
  PS_METHOD_STEPPER_WINDOW VALUE 0x1

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x82
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x82
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

QM_PS_EXIT ADDRESS 0x0063 RW
QM_PS_EXIT RESET_VALUE 0x14
 QM_MODE BIT[6]
  QM_MODE_FORCE_PFM_DITHER_ENABLED VALUE 0x0
  QM_MODE_FORCED_PWM VALUE 0x1
 QM_FOLLOW BIT[5]
  FOLLOW_QM_FALSE VALUE 0x0
  FOLLOW_QM_TRUE VALUE 0x1
 QM_PS_METHOD BIT[4]
  QMODE_PS_METHOD_ILOAD VALUE 0x0
  QMODE_PS_METHOD_ERRAMP VALUE 0x1
 QM_PS_VRST_RANGE BIT[3]
  QM_PS_VRST_RANGE_LOW VALUE 0x0
  QM_PS_VRST_RANGE_HIGH VALUE 0x1
 QM_PS_VRST BIT[2:0]
  QM_PS_VRST_0MV VALUE 0x0
  QM_PS_VRST_VOUTDIV30 VALUE 0x1
  QM_PS_VRST_VOUTDIV20 VALUE 0x2
  QM_PS_VRST_VOUTDIV15 VALUE 0x3
  QM_PS_VRST_VOUTDIV12 VALUE 0x4
  QM_PS_VRST_VOUTDIV10 VALUE 0x5
  QM_PS_VRST_VOUTDIV9 VALUE 0x6
  QM_PS_VRST_VOUTDIV8 VALUE 0x7

OCP ADDRESS 0x0066 RW
OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 VREG_FOLDBACK_EN BIT[5]
  FORCE_FOLDBACK_FALSE VALUE 0x0
  FORCE_FOLDBACK_TRUE VALUE 0x1
 INZERO_WAIT_OCP_TIMER BIT[4:3]
  INZERO_WAIT_40US_OCP_TIMER_320US VALUE 0x0
  INZERO_WAIT_80US_OCP_TIMER_640US VALUE 0x1
  INZERO_WAIT_160US_OCP_TIMER_1280_US VALUE 0x2
  INZERO_WAIT_160US_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xF8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x07
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

CAL_TIMER_CTL ADDRESS 0x0071 RW
CAL_TIMER_CTL RESET_VALUE 0x48
 CAL_TIMER BIT[7:0]
  CAL_TIMER_0P0_US VALUE 0x00
  CAL_TIMER_0P4166_US VALUE 0x01
  CAL_TIMER_0P8332_US VALUE 0x02
  CAL_TIMER_1P2498_US VALUE 0x03
  CAL_TIMER_1P6664_US VALUE 0x04
  CAL_TIMER_2P083_US VALUE 0x05
  CAL_TIMER_2P4996_US VALUE 0x06
  CAL_TIMER_2P9162_US VALUE 0x07
  CAL_TIMER_3P3328_US VALUE 0x08
  CAL_TIMER_3P7494_US VALUE 0x09
  CAL_TIMER_4P166_US VALUE 0x0A
  CAL_TIMER_4P5826_US VALUE 0x0B
  CAL_TIMER_4P9992_US VALUE 0x0C
  CAL_TIMER_5P4158_US VALUE 0x0D
  CAL_TIMER_5P8324_US VALUE 0x0E
  CAL_TIMER_6P249_US VALUE 0x0F
  CAL_TIMER_6P6656_US VALUE 0x10
  CAL_TIMER_7P0822_US VALUE 0x11
  CAL_TIMER_7P4988_US VALUE 0x12
  CAL_TIMER_7P9154_US VALUE 0x13
  CAL_TIMER_8P332_US VALUE 0x14
  CAL_TIMER_8P7486_US VALUE 0x15
  CAL_TIMER_9P1652_US VALUE 0x16
  CAL_TIMER_9P5818_US VALUE 0x17
  CAL_TIMER_9P9984_US VALUE 0x18
  CAL_TIMER_10P415_US VALUE 0x19
  CAL_TIMER_10P8316_US VALUE 0x1A
  CAL_TIMER_11P2482_US VALUE 0x1B
  CAL_TIMER_11P6648_US VALUE 0x1C
  CAL_TIMER_12P0814_US VALUE 0x1D
  CAL_TIMER_12P498_US VALUE 0x1E
  CAL_TIMER_12P9146_US VALUE 0x1F
  CAL_TIMER_13P3312_US VALUE 0x20
  CAL_TIMER_13P7478_US VALUE 0x21
  CAL_TIMER_14P1644_US VALUE 0x22
  CAL_TIMER_14P581_US VALUE 0x23
  CAL_TIMER_14P9976_US VALUE 0x24
  CAL_TIMER_15P4142_US VALUE 0x25
  CAL_TIMER_15P8308_US VALUE 0x26
  CAL_TIMER_16P2474_US VALUE 0x27
  CAL_TIMER_16P664_US VALUE 0x28
  CAL_TIMER_17P0806_US VALUE 0x29
  CAL_TIMER_17P4972_US VALUE 0x2A
  CAL_TIMER_17P9138_US VALUE 0x2B
  CAL_TIMER_18P3304_US VALUE 0x2C
  CAL_TIMER_18P747_US VALUE 0x2D
  CAL_TIMER_19P1636_US VALUE 0x2E
  CAL_TIMER_19P5802_US VALUE 0x2F
  CAL_TIMER_19P9968_US VALUE 0x30
  CAL_TIMER_20P4134_US VALUE 0x31
  CAL_TIMER_20P83_US VALUE 0x32
  CAL_TIMER_21P2466_US VALUE 0x33
  CAL_TIMER_21P6632_US VALUE 0x34
  CAL_TIMER_22P0798_US VALUE 0x35
  CAL_TIMER_22P4964_US VALUE 0x36
  CAL_TIMER_22P913_US VALUE 0x37
  CAL_TIMER_23P3296_US VALUE 0x38
  CAL_TIMER_23P7462_US VALUE 0x39
  CAL_TIMER_24P1628_US VALUE 0x3A
  CAL_TIMER_24P5794_US VALUE 0x3B
  CAL_TIMER_24P996_US VALUE 0x3C
  CAL_TIMER_25P4126_US VALUE 0x3D
  CAL_TIMER_25P8292_US VALUE 0x3E
  CAL_TIMER_26P2458_US VALUE 0x3F
  CAL_TIMER_26P6624_US VALUE 0x40
  CAL_TIMER_27P079_US VALUE 0x41
  CAL_TIMER_27P4956_US VALUE 0x42
  CAL_TIMER_27P9122_US VALUE 0x43
  CAL_TIMER_28P3288_US VALUE 0x44
  CAL_TIMER_28P7454_US VALUE 0x45
  CAL_TIMER_29P162_US VALUE 0x46
  CAL_TIMER_29P5786_US VALUE 0x47
  CAL_TIMER_29P9952_US VALUE 0x48
  CAL_TIMER_30P4118_US VALUE 0x49
  CAL_TIMER_30P8284_US VALUE 0x4A
  CAL_TIMER_31P245_US VALUE 0x4B
  CAL_TIMER_31P6616_US VALUE 0x4C
  CAL_TIMER_32P0782_US VALUE 0x4D
  CAL_TIMER_32P4948_US VALUE 0x4E
  CAL_TIMER_32P9114_US VALUE 0x4F
  CAL_TIMER_33P328_US VALUE 0x50
  CAL_TIMER_33P7446_US VALUE 0x51
  CAL_TIMER_34P1612_US VALUE 0x52
  CAL_TIMER_34P5778_US VALUE 0x53
  CAL_TIMER_34P9944_US VALUE 0x54
  CAL_TIMER_35P411_US VALUE 0x55
  CAL_TIMER_35P8276_US VALUE 0x56
  CAL_TIMER_36P2442_US VALUE 0x57
  CAL_TIMER_36P6608_US VALUE 0x58
  CAL_TIMER_37P0774_US VALUE 0x59
  CAL_TIMER_37P494_US VALUE 0x5A
  CAL_TIMER_37P9106_US VALUE 0x5B
  CAL_TIMER_38P3272_US VALUE 0x5C
  CAL_TIMER_38P7438_US VALUE 0x5D
  CAL_TIMER_39P1604_US VALUE 0x5E
  CAL_TIMER_39P577_US VALUE 0x5F
  CAL_TIMER_39P9936_US VALUE 0x60
  CAL_TIMER_40P4102_US VALUE 0x61
  CAL_TIMER_40P8268_US VALUE 0x62
  CAL_TIMER_41P2434_US VALUE 0x63
  CAL_TIMER_41P66_US VALUE 0x64
  CAL_TIMER_42P0766_US VALUE 0x65
  CAL_TIMER_42P4932_US VALUE 0x66
  CAL_TIMER_42P9098_US VALUE 0x67
  CAL_TIMER_43P3264_US VALUE 0x68
  CAL_TIMER_43P743_US VALUE 0x69
  CAL_TIMER_44P1596_US VALUE 0x6A
  CAL_TIMER_44P5762_US VALUE 0x6B
  CAL_TIMER_44P9928_US VALUE 0x6C
  CAL_TIMER_45P4094_US VALUE 0x6D
  CAL_TIMER_45P826_US VALUE 0x6E
  CAL_TIMER_46P2426_US VALUE 0x6F
  CAL_TIMER_46P6592_US VALUE 0x70
  CAL_TIMER_47P0758_US VALUE 0x71
  CAL_TIMER_47P4924_US VALUE 0x72
  CAL_TIMER_47P909_US VALUE 0x73
  CAL_TIMER_48P3256_US VALUE 0x74
  CAL_TIMER_48P7422_US VALUE 0x75
  CAL_TIMER_49P1588_US VALUE 0x76
  CAL_TIMER_49P5754_US VALUE 0x77
  CAL_TIMER_49P992_US VALUE 0x78
  CAL_TIMER_50P4086_US VALUE 0x79
  CAL_TIMER_50P8252_US VALUE 0x7A
  CAL_TIMER_51P2418_US VALUE 0x7B
  CAL_TIMER_51P6584_US VALUE 0x7C
  CAL_TIMER_52P075_US VALUE 0x7D
  CAL_TIMER_52P4916_US VALUE 0x7E
  CAL_TIMER_52P9082_US VALUE 0x7F
  CAL_TIMER_53P3248_US VALUE 0x80
  CAL_TIMER_53P7414_US VALUE 0x81
  CAL_TIMER_54P158_US VALUE 0x82
  CAL_TIMER_54P5746_US VALUE 0x83
  CAL_TIMER_54P9912_US VALUE 0x84
  CAL_TIMER_55P4078_US VALUE 0x85
  CAL_TIMER_55P8244_US VALUE 0x86
  CAL_TIMER_56P241_US VALUE 0x87
  CAL_TIMER_56P6576_US VALUE 0x88
  CAL_TIMER_57P0742_US VALUE 0x89
  CAL_TIMER_57P4908_US VALUE 0x8A
  CAL_TIMER_57P9074_US VALUE 0x8B
  CAL_TIMER_58P324_US VALUE 0x8C
  CAL_TIMER_58P7406_US VALUE 0x8D
  CAL_TIMER_59P1572_US VALUE 0x8E
  CAL_TIMER_59P5738_US VALUE 0x8F
  CAL_TIMER_59P9904_US VALUE 0x90
  CAL_TIMER_60P407_US VALUE 0x91
  CAL_TIMER_60P8236_US VALUE 0x92
  CAL_TIMER_61P2402_US VALUE 0x93
  CAL_TIMER_61P6568_US VALUE 0x94
  CAL_TIMER_62P0734_US VALUE 0x95
  CAL_TIMER_62P49_US VALUE 0x96
  CAL_TIMER_62P9066_US VALUE 0x97
  CAL_TIMER_63P3232_US VALUE 0x98
  CAL_TIMER_63P7398_US VALUE 0x99
  CAL_TIMER_64P1564_US VALUE 0x9A
  CAL_TIMER_64P573_US VALUE 0x9B
  CAL_TIMER_64P9896_US VALUE 0x9C
  CAL_TIMER_65P4062_US VALUE 0x9D
  CAL_TIMER_65P8228_US VALUE 0x9E
  CAL_TIMER_66P2394_US VALUE 0x9F
  CAL_TIMER_66P656_US VALUE 0xA0
  CAL_TIMER_67P0726_US VALUE 0xA1
  CAL_TIMER_67P4892_US VALUE 0xA2
  CAL_TIMER_67P9058_US VALUE 0xA3
  CAL_TIMER_68P3224_US VALUE 0xA4
  CAL_TIMER_68P739_US VALUE 0xA5
  CAL_TIMER_69P1556_US VALUE 0xA6
  CAL_TIMER_69P5722_US VALUE 0xA7
  CAL_TIMER_69P9888_US VALUE 0xA8
  CAL_TIMER_70P4054_US VALUE 0xA9
  CAL_TIMER_70P822_US VALUE 0xAA
  CAL_TIMER_71P2386_US VALUE 0xAB
  CAL_TIMER_71P6552_US VALUE 0xAC
  CAL_TIMER_72P0718_US VALUE 0xAD
  CAL_TIMER_72P4884_US VALUE 0xAE
  CAL_TIMER_72P905_US VALUE 0xAF
  CAL_TIMER_73P3216_US VALUE 0xB0
  CAL_TIMER_73P7382_US VALUE 0xB1
  CAL_TIMER_74P1548_US VALUE 0xB2
  CAL_TIMER_74P5714_US VALUE 0xB3
  CAL_TIMER_74P988_US VALUE 0xB4
  CAL_TIMER_75P4046_US VALUE 0xB5
  CAL_TIMER_75P8212_US VALUE 0xB6
  CAL_TIMER_76P2378_US VALUE 0xB7
  CAL_TIMER_76P6544_US VALUE 0xB8
  CAL_TIMER_77P071_US VALUE 0xB9
  CAL_TIMER_77P4876_US VALUE 0xBA
  CAL_TIMER_77P9042_US VALUE 0xBB
  CAL_TIMER_78P3208_US VALUE 0xBC
  CAL_TIMER_78P7374_US VALUE 0xBD
  CAL_TIMER_79P154_US VALUE 0xBE
  CAL_TIMER_79P5706_US VALUE 0xBF
  CAL_TIMER_79P9872_US VALUE 0xC0
  CAL_TIMER_80P4038_US VALUE 0xC1
  CAL_TIMER_80P8204_US VALUE 0xC2
  CAL_TIMER_81P237_US VALUE 0xC3
  CAL_TIMER_81P6536_US VALUE 0xC4
  CAL_TIMER_82P0702_US VALUE 0xC5
  CAL_TIMER_82P4868_US VALUE 0xC6
  CAL_TIMER_82P9034_US VALUE 0xC7
  CAL_TIMER_83P32_US VALUE 0xC8
  CAL_TIMER_83P7366_US VALUE 0xC9
  CAL_TIMER_84P1532_US VALUE 0xCA
  CAL_TIMER_84P5698_US VALUE 0xCB
  CAL_TIMER_84P9864_US VALUE 0xCC
  CAL_TIMER_85P403_US VALUE 0xCD
  CAL_TIMER_85P8196_US VALUE 0xCE
  CAL_TIMER_86P2362_US VALUE 0xCF
  CAL_TIMER_86P6528_US VALUE 0xD0
  CAL_TIMER_87P0694_US VALUE 0xD1
  CAL_TIMER_87P486_US VALUE 0xD2
  CAL_TIMER_87P9026_US VALUE 0xD3
  CAL_TIMER_88P3192_US VALUE 0xD4
  CAL_TIMER_88P7358_US VALUE 0xD5
  CAL_TIMER_89P1524_US VALUE 0xD6
  CAL_TIMER_89P569_US VALUE 0xD7
  CAL_TIMER_89P9856_US VALUE 0xD8
  CAL_TIMER_90P4022_US VALUE 0xD9
  CAL_TIMER_90P8188_US VALUE 0xDA
  CAL_TIMER_91P2354_US VALUE 0xDB
  CAL_TIMER_91P652_US VALUE 0xDC
  CAL_TIMER_92P0686_US VALUE 0xDD
  CAL_TIMER_92P4852_US VALUE 0xDE
  CAL_TIMER_92P9018_US VALUE 0xDF
  CAL_TIMER_93P3184_US VALUE 0xE0
  CAL_TIMER_93P735_US VALUE 0xE1
  CAL_TIMER_94P1516_US VALUE 0xE2
  CAL_TIMER_94P5682_US VALUE 0xE3
  CAL_TIMER_94P9848_US VALUE 0xE4
  CAL_TIMER_95P4014_US VALUE 0xE5
  CAL_TIMER_95P818_US VALUE 0xE6
  CAL_TIMER_96P2346_US VALUE 0xE7
  CAL_TIMER_96P6512_US VALUE 0xE8
  CAL_TIMER_97P0678_US VALUE 0xE9
  CAL_TIMER_97P4844_US VALUE 0xEA
  CAL_TIMER_97P901_US VALUE 0xEB
  CAL_TIMER_98P3176_US VALUE 0xEC
  CAL_TIMER_98P7342_US VALUE 0xED
  CAL_TIMER_99P1508_US VALUE 0xEE
  CAL_TIMER_99P5674_US VALUE 0xEF
  CAL_TIMER_99P984_US VALUE 0xF0
  CAL_TIMER_100P4006_US VALUE 0xF1
  CAL_TIMER_100P8172_US VALUE 0xF2
  CAL_TIMER_101P2338_US VALUE 0xF3
  CAL_TIMER_101P6504_US VALUE 0xF4
  CAL_TIMER_102P067_US VALUE 0xF5
  CAL_TIMER_102P4836_US VALUE 0xF6
  CAL_TIMER_102P9002_US VALUE 0xF7
  CAL_TIMER_103P3168_US VALUE 0xF8
  CAL_TIMER_103P7334_US VALUE 0xF9
  CAL_TIMER_104P15_US VALUE 0xFA
  CAL_TIMER_104P5666_US VALUE 0xFB
  CAL_TIMER_104P9832_US VALUE 0xFC
  CAL_TIMER_105P3998_US VALUE 0xFD
  CAL_TIMER_105P8164_US VALUE 0xFE
  CAL_TIMER_106P233_US VALUE 0xFF

CAL_START ADDRESS 0x0072 W
CAL_START RESET_VALUE 0x00
 CAL_REQ_WR_PULSE BIT[7]
  CAL_REQ_WR_PULSE_FALSE VALUE 0x0
  CAL_REQ_WR_PULSE_TRUE VALUE 0x1

CAL_TRIM1 ADDRESS 0x0073 R
CAL_TRIM1 RESET_VALUE 0x08
 ERR_AMP_TRIM_AUTO BIT[3:0]

CAL_TRIM2 ADDRESS 0x0074 R
CAL_TRIM2 RESET_VALUE 0x08
 PWM_THRES_TRIM_AUTO BIT[3:0]

CAL_TRIM3 ADDRESS 0x0075 R
CAL_TRIM3 RESET_VALUE 0x08
 PFM_COMP_TRIM_AUTO BIT[3:0]

CAL_TRIM4 ADDRESS 0x0076 R
CAL_TRIM4 RESET_VALUE 0x10
 VDIP_COMP_TRIM_AUTO BIT[4:0]

CAL_TRIM5 ADDRESS 0x0077 R
CAL_TRIM5 RESET_VALUE 0x10
 PWM_RAMP_PEAK_TRIM_AUTO BIT[4:0]

CAL_TRIM_EN_CTL ADDRESS 0x0078 RW
CAL_TRIM_EN_CTL RESET_VALUE 0x40
 ERR_AMP_TRIM_CAL_EN BIT[7:6]
  ERR_AMP_TRIM_CAL_EN_MAN VALUE 0x1
  ERR_AMP_TRIM_CAL_EN_AUTO VALUE 0x3
 PWM_THRES_TRIM_CAL_EN BIT[5]
  PWM_THRES_TRIM_CAL_EN_MAN VALUE 0x0
  PWM_THRES_TRIM_CAL_EN_DIR VALUE 0x1
 PFM_COMP_TRIM_CAL_EN BIT[4]
  PFM_COMP_TRIM_CAL_EN_MAN VALUE 0x0
  PFM_COMP_TRIM_CAL_EN_DIR VALUE 0x1
 VDIP_COMP_TRIM_CAL_EN BIT[3]
  VDIP_COMP_TRIM_CAL_EN_MAN VALUE 0x0
  VDIP_COMP_TRIM_CAL_EN_DIR VALUE 0x1
 PWM_RAMP_PEAK_TRIM_CAL_EN BIT[2]
  PWM_RAMP_PEAK_TRIM_CAL_EN_MAN VALUE 0x0
  PWM_RAMP_PEAK_TRIM_CAL_EN_DIR VALUE 0x1
 TRIM_CAL_ENG_EN BIT[0]
  TRIM_CAL_ENG_EN_FALSE VALUE 0x0
  TRIM_CAL_ENG_EN_TRUE VALUE 0x1

CTLR_MISC ADDRESS 0x007E RW
CTLR_MISC RESET_VALUE 0x00
 DIS_PFM_DIR_SAMPLE BIT[7]
  DIS_PFM_DIR_SAMPLE_FALSE VALUE 0x0
  DIS_PFM_DIR_SAMPLE_TRUE VALUE 0x1
 SPARE_6 BIT[6]
  DIS_RETENTION_MODE_DLY_FALSE VALUE 0x0
  DIS_RETENTION_MODE_DLY_TRUE VALUE 0x1
 DIS_VDIP_HCPFM_GATE BIT[5]
  DIS_VDIP_HCPFM_GATE_FALSE VALUE 0x0
  DIS_VDIP_HCPFM_GATE_TRUE VALUE 0x1
 DIS_PRECH_EXTEND BIT[4]
  DIS_PRECH_EXTEND_FALSE VALUE 0x0
  DIS_PRECH_EXTEND_TRUE VALUE 0x1
 DIS_FORCE_PWM BIT[3]
  DIS_FORCE_PWM_FALSE VALUE 0x0
  DIS_FORCE_PWM_TRUE VALUE 0x1
 DIS_CLAMP BIT[2]
  DIS_CLAMP_FALSE VALUE 0x0
  DIS_CLAMP_TRUE VALUE 0x1
 DIS_PS_TIMEOUT BIT[1]
  DIS_PS_TIMEOUT_FALSE VALUE 0x0
  DIS_PS_TIMEOUT_TRUE VALUE 0x1
 DIS_ERRAMP_TRIM_BUF BIT[0]
  DIS_ERRAMP_TRIM_BUF_FALSE VALUE 0x0
  DIS_ERRAMP_TRIM_BUF_TRUE VALUE 0x1

SCRATCH_REG ADDRESS 0x007F RW
SCRATCH_REG RESET_VALUE 0x00
 SCRATCH_7 BIT[7]
 SCRATCH_6 BIT[6]
 SCRATCH_5 BIT[5]
 SCRATCH_4 BIT[4]
 SCRATCH_3 BIT[3]
 SCRATCH_2 BIT[2]
 SCRATCH_1 BIT[1]
 SCRATCH_0 BIT[0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_ACTIVE_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_ACTIVE_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CTLR_TEST1 ADDRESS 0x00E2 RW
CTLR_TEST1 RESET_VALUE 0x00
 ATEST1_SEL BIT[7:5]
  ATEST1_SEL_NORMAL_OPERATION VALUE 0x0
  ATEST1_SEL_ERR_AMP_OUT VALUE 0x1
  ATEST1_SEL_VREF_DAC VALUE 0x2
  ATEST1_SEL_VRAMP_PK VALUE 0x3
  ATEST1_SEL_VREF_RESET VALUE 0x4
  ATEST1_SEL_VRAMP VALUE 0x5
  ATEST1_SEL_VFB_DIV_PFM VALUE 0x6
  ATEST1_SEL_ERR_AMP_IN_MNS VALUE 0x7
 DTEST1_SEL BIT[4:2]
  DTEST1_SEL_NORMAL_OPERATION VALUE 0x0
  DTEST1_SEL_BUCK_CLK VALUE 0x1
  DTEST1_SEL_PERPH_EN VALUE 0x2
  DTEST1_SEL_PULSE_SKIP_FSM VALUE 0x3
  DTEST1_SEL_PWM_COMP VALUE 0x4
  DTEST1_SEL_LO_COMP_FSM VALUE 0x5
  DTEST1_SEL_PFM_COMP_FSM VALUE 0x6
  DTEST1_SEL_MODE_FSM VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

CTLR_TEST2 ADDRESS 0x00E3 RW
CTLR_TEST2 RESET_VALUE 0x00
 ATEST2_SEL BIT[7:5]
  ATEST2_SEL_NORMAL_OPERATION VALUE 0x0
  ATEST2_SEL_VREF_DAC_EA VALUE 0x1
  ATEST2_SEL_A_REG_GNDC VALUE 0x2
  ATEST2_SEL_VRAMP_BOT VALUE 0x3
  ATEST2_SEL_ERRAMP_OUT VALUE 0x4
  ATEST2_SEL_AVDD VALUE 0x5
  ATEST2_SEL_VFB_DIV_PSKIP VALUE 0x6
  ATEST2_SEL_VOUT_SNS VALUE 0x7
 DTEST2_SEL BIT[4:2]
  DTEST2_SEL_NORMAL_OPERATION VALUE 0x0
  DTEST2_SEL_CLK_LFRC VALUE 0x1
  DTEST2_SEL_PERPH_EN_DLY VALUE 0x2
  DTEST2_SEL_PDRV_EXTEND VALUE 0x3
  DTEST2_SEL_PS_EXIT VALUE 0x4
  DTEST2_SEL_PS_ENTER_WIN VALUE 0x5
  DTEST2_SEL_IPLIM_INT_MODE VALUE 0x6
  DTEST2_SEL_FORCE_PS_FOLDBACK VALUE 0x7

CTLR_TEST3 ADDRESS 0x00E4 RW
CTLR_TEST3 RESET_VALUE 0x00
 DTEST3_SEL BIT[4:2]
  DTEST3_SEL_NORMAL_OPERATION VALUE 0x0
  DTEST3_SEL_ERRAMP_DIG VALUE 0x1
  DTEST3_SEL_VRAMP_COMP_DIG VALUE 0x2
  DTEST3_SEL_PFM_COMP_CNTR VALUE 0x3
  DTEST3_SEL_VDIP_COMP VALUE 0x4
  DTEST3_SEL_TRIM_MUX_OUT VALUE 0x5
  DTEST3_SEL_CLAMP_ON VALUE 0x6
  DTEST3_SEL_RAMP_RST VALUE 0x7

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 TRIM_NUM BIT[7:0]

CAL_MANUAL ADDRESS 0x00F1 RW
CAL_MANUAL RESET_VALUE 0x08
 MAN_CAL BIT[4:0]

CTL_TRIM1 ADDRESS 0x00F2 RW
CTL_TRIM1 RESET_VALUE 0x08
 PWM_THRES_TRIM BIT[3:0]

CTL_TRIM2 ADDRESS 0x00F3 RW
CTL_TRIM2 RESET_VALUE 0x08
 PFM_COMP_TRIM BIT[3:0]

CTL_TRIM3 ADDRESS 0x00F4 RW
CTL_TRIM3 RESET_VALUE 0x10
 VDIP_COMP_TRIM BIT[4:0]

CTL_TRIM4 ADDRESS 0x00F5 RW
CTL_TRIM4 RESET_VALUE 0x10
 PWM_RAMP_PEAK_TRIM BIT[4:0]

S5_PS_BASE BASE 0x00012100 s5_psaddr 31:0

 s5_ps MODULE OFFSET=S5_PS_BASE+0x00000000 MAX=S5_PS_BASE+0x000000FF APRE=S5_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S5_PS_BASE.S5_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x14
 SUBTYPE BIT[7:0]
  PSLV_1P5A VALUE 0x12
  PSLV_2A VALUE 0x13
  PSLV_2P5A VALUE 0x14
  PSLV_3P5A VALUE 0x16
  PSHV_1A VALUE 0x21
  PSHV_1P5A VALUE 0x22
  PSHV_3A VALUE 0x25

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
 CAL_COMP_STATE BIT[7]
  CAL_COMP_STATE_FALSE VALUE 0x0
  CAL_COMP_STATE_TRUE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_PRESENT_FALSE VALUE 0x0
  ECM_PRESENT_TRUE VALUE 0x1

PFM_FREQ_CTL ADDRESS 0x0044 RW
PFM_FREQ_CTL RESET_VALUE 0x00
 PFM_FREQ_DITH_EN BIT[7]
  PFM_DITHERING_EN_FALSE VALUE 0x0
  PFM_DITHERING_EN_TRUE VALUE 0x1

PFM_FREQ_CFG ADDRESS 0x0045 RW
PFM_FREQ_CFG RESET_VALUE 0x00
 FREQ_DITH_NUMBIT_SEL BIT[3]
  NUMBIT_SEL_2B VALUE 0x0
  NUMBIT_SEL_3B VALUE 0x1
 DITH_TIMING_CTL BIT[2:0]
  DITH_CTL_PFM_COMP_CLK VALUE 0x0
  DITH_CTL_PFM_COMP_DIV4_CLK VALUE 0x1
  DITH_CTL_PFM_COMP_DIV32_CLK VALUE 0x2
  DITH_CTL_PFM_COMP_DIV128_CLK VALUE 0x3
  DITH_CTL_LFRC_CLK VALUE 0x4
  DITH_CTL_LFRC_DIV4_CLK VALUE 0x5
  DITH_CTL_LFRC_DIV32_CLK VALUE 0x6
  DITH_CTL_LFRC_DIV128_CLK VALUE 0x7

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0x57
 CURRENT_LIM_AUTOINT_SEL BIT[7:4]
 CURRENT_LIM_PWM_SEL BIT[3:0]

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x87
 PFM_PWM_CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_PFM_SEL BIT[3:0]

ILIM_SS_CTL ADDRESS 0x004C RW
ILIM_SS_CTL RESET_VALUE 0x05
 ILIM_SS_SEL BIT[3:0]

ISNS_THRES ADDRESS 0x005A RW
ISNS_THRES RESET_VALUE 0x55
 PFM_ENTRY_AUTO BIT[7:4]
 PS_ENTRY_PWM BIT[3:0]

QM_PS_ENTRY ADDRESS 0x0063 RW
QM_PS_ENTRY RESET_VALUE 0x05
 QMODE_PS_ENTRY BIT[3:0]
  QMODE_PS_ENTRY_0 VALUE 0x0
  QMODE_PS_ENTRY_1 VALUE 0x1
  QMODE_PS_ENTRY_2 VALUE 0x2
  QMODE_PS_ENTRY_3 VALUE 0x3
  QMODE_PS_ENTRY_4 VALUE 0x4
  QMODE_PS_ENTRY_5 VALUE 0x5
  QMODE_PS_ENTRY_6 VALUE 0x6
  QMODE_PS_ENTRY_7 VALUE 0x7
  QMODE_PS_ENTRY_8 VALUE 0x8
  QMODE_PS_ENTRY_9 VALUE 0x9
  QMODE_PS_ENTRY_10 VALUE 0xA
  QMODE_PS_ENTRY_11 VALUE 0xB
  QMODE_PS_ENTRY_12 VALUE 0xC
  QMODE_PS_ENTRY_13 VALUE 0xD
  QMODE_PS_ENTRY_14 VALUE 0xE
  QMODE_PS_ENTRY_15 VALUE 0xF

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
 P_SWITCH_SIZE BIT[7:6]
  P_SWITCH_SIZE_1_MIN VALUE 0x0
  P_SWITCH_SIZE_1_DIV_4 VALUE 0x1
  P_SWITCH_SIZE_1_DIV_2 VALUE 0x2
  P_SWITCH_SIZE_1_DIV_1 VALUE 0x3
 N_SWITCH_SIZE BIT[5:4]
  N_SWITCH_SIZE_1_MIN VALUE 0x0
  N_SWITCH_SIZE_1_DIV_4 VALUE 0x1
  N_SWITCH_SIZE_1_DIV_2 VALUE 0x2
  N_SWITCH_SIZE_1_DIV_1 VALUE 0x3
 P_OFF_DRIVER_SIZE BIT[3]
  P_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 P_ON_DRIVER_SIZE BIT[2]
  P_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_ON_DRIVER_SIZE BIT[1]
  N_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_OFF_DRIVER_SIZE BIT[0]
  N_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1

DEAD_TIME_CTRL ADDRESS 0x0072 RW
DEAD_TIME_CTRL RESET_VALUE 0x0A
 NSW_DEAD_TIME BIT[3:2]
  NSW_DEAD_TIME_1P5_NS VALUE 0x0
  NSW_DEAD_TIME_2P4_NS VALUE 0x1
  NSW_DEAD_TIME_3P3_NS VALUE 0x2
  NSW_DEAD_TIME_4P4_NS VALUE 0x3
 PSW_DEAD_TIME BIT[1:0]
  PSW_DEAD_TIME_2P0_NS VALUE 0x0
  PSW_DEAD_TIME_2P4_NS VALUE 0x1
  PSW_DEAD_TIME_3P2_NS VALUE 0x2
  PSW_DEAD_TIME_4P4_NS VALUE 0x3

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
 MIN_PON BIT[2:1]
  MIN_PON_DISABLED VALUE 0x0
  MIN_PON_15NS_OR_25NS VALUE 0x1
  MIN_PON_40NS_OR_50NS VALUE 0x2
  MIN_PON_60NS_OR_70NS VALUE 0x3
 ISNS_BLNK_TIME BIT[0]
  ISNS_BLNK_TIME_25NS VALUE 0x0
  ISNS_BLNK_TIME_15NS VALUE 0x1

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
 INZERO_EN BIT[7]
  INZERO_EN_FALSE VALUE 0x0
  INZERO_EN_TRUE VALUE 0x1
 INZERO_OFFSET BIT[3:2]
  INZERO_OFFSET_NO_OFFSET VALUE 0x0
  INZERO_OFFSET_NEG_3MV VALUE 0x1
  INZERO_OFFSET_POS_1P5MV VALUE 0x2
  INZERO_OFFSET_POS_3MV VALUE 0x3
 INZERO_FORCE BIT[1]
  INZERO_FORCE_DISABLE VALUE 0x0
  INZERO_FORCE_ENABLE VALUE 0x1

DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x00
 FSM_LAT_DIS BIT[0]
  FSM_DISABLE_LATCH_FALSE VALUE 0x0
  FSM_DISABLE_LATCH_TRUE VALUE 0x1

CAL_EN_CTL1 ADDRESS 0x0078 RW
CAL_EN_CTL1 RESET_VALUE 0x00
 IPLIM_TRIM_CAL_EN BIT[7]
  IPLIM_TRIM_CAL_EN_FALSE VALUE 0x0
  IPLIM_TRIM_CAL_EN_TRUE VALUE 0x1
 AUTO_THRES_TRIM_CAL_EN BIT[6]
  AUTO_THRES_TRIM_CAL_EN_FALSE VALUE 0x0
  AUTO_THRES_TRIM_CAL_EN_TRUE VALUE 0x1
 INZERO_TRIM_CAL_EN BIT[5]
  INZERO_TRIM_CAL_EN_FALSE VALUE 0x0
  INZERO_TRIM_CAL_EN_TRUE VALUE 0x1

PWR_STG_MISC ADDRESS 0x007E RW
PWR_STG_MISC RESET_VALUE 0x00
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
  PWM_CURRENT_LIMIT_THRESH_NORMAL VALUE 0x0
  PWM_CURRENT_LIMIT_THRESH_EXTEND VALUE 0x1
 SPARE_5 BIT[5]
  DUTY_EST_CLK_SEL_BIT1_FALSE VALUE 0x0
  DUTY_EST_CLK_SEL_BIT1_TRUE VALUE 0x1
 SPARE_4 BIT[4]
  DUTY_EST_CLK_SEL_BIT0_FALSE VALUE 0x0
  DUTY_EST_CLK_SEL_BIT0_TRUE VALUE 0x1
 SPARE_3 BIT[3]
  AUTO_BLOCK_THRESH_NORMAL VALUE 0x0
  AUTO_BLOCK_THRESH_HALF VALUE 0x1
 SPARE_2 BIT[2]
  PFM_CURRENT_LIMIT_THRESH_NORMAL VALUE 0x0
  PFM_CURRENT_LIMIT_THRESH_HALF VALUE 0x1
 SPARE_1 BIT[1]
  AUTO_MODE_BW_SEL_NORMAL VALUE 0x0
  AUTO_MODE_BW_SEL_QUARTER VALUE 0x1
 SPARE_0 BIT[0]
  UNUSED_FALSE VALUE 0x0
  UNUSED_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
 KELVIN_SENSING_TEST_EN BIT[2]
  KELVIN_SENSING_TEST_NMOS_RON VALUE 0x0
  KELVIN_SENSING_TEST_PMOS_RON VALUE 0x1
 FORCE_PFET_NFET BIT[1:0]
  FORCE_PFET_NFET_NORMAL VALUE 0x0
  FORCE_PFET_NFET_NMOS_ON_PMOS_OFF VALUE 0x1
  FORCE_PFET_NFET_PMOS_ON_NMOS_OFF VALUE 0x2
  FORCE_BOTH_PMOS_NMOS_OFF VALUE 0x3

PWR_STG_TEST1 ADDRESS 0x00E4 RW
PWR_STG_TEST1 RESET_VALUE 0x00
 ATEST1_SEL BIT[7:5]
  ATEST1_NORMAL VALUE 0x0
  ATEST1_FET_KSP1 VALUE 0x1
  ATEST1_REF_KSP1 VALUE 0x2
  ATEST1_UNUSED1 VALUE 0x3
  ATEST1_UNUSED2 VALUE 0x4
  ATEST1_VREF_FILT VALUE 0x5
  ATEST1_VREF_SNS VALUE 0x6
  ATEST1_FLOATING VALUE 0x7
 DTEST1_SEL BIT[4:2]
  DTEST1_MISSION_MODE VALUE 0x0
  DTEST1_D_AUTO_PS_THRES_COMP VALUE 0x1
  DTEST1_D_DC_VOUT_CLK_1 VALUE 0x2
  DTEST1_D_PSW_DRV_SEL VALUE 0x3
  DTEST1_D_INZ_COMP_LOC VALUE 0x4
  DTEST1_D_IPLIM_COMP_LOC VALUE 0x5
  DTEST1_UNUSED VALUE 0x6
  DTEST1_D_NSW_DRV_SEL VALUE 0x7
 OPEN_LOOP_TEST_EN BIT[1]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

PWR_STG_TEST2 ADDRESS 0x00E5 RW
PWR_STG_TEST2 RESET_VALUE 0x00
 ATEST2_SEL BIT[7:5]
  ATEST2_MISSION_MODE VALUE 0x0
  ATEST2_FET_KSP2 VALUE 0x1
  ATEST2_REF_KSP2 VALUE 0x2
  ATEST2_UNUSED1 VALUE 0x3
  ATEST2_UNUSED2 VALUE 0x4
  ATEST2_VSW_FILT VALUE 0x5
  ATEST2_VSW_SNS VALUE 0x6
  ATEST2_SPARE VALUE 0x7
 DTEST2_SEL BIT[4:2]
  DTEST2_MISSION_MODE VALUE 0x0
  DTEST2_D_END_MIN_PON VALUE 0x1
  DTEST2_D_DC_COMP_OUT VALUE 0x2
  DTEST2_D_PFM_ENTRY_BUF VALUE 0x3
  DTEST2_D_INZ_COMP_EXTEND VALUE 0x4
  DTEST2_D_PGATE_BLNK VALUE 0x5
  DTEST2_UNUSED VALUE 0x6
  DTEST2_D_PSK_ENTRY_BUF VALUE 0x7
 IPLIM_TEST_CTRL BIT[1:0]
  IPLIM_TEST_MODE_CTRL_RESERVED_0 VALUE 0x0
  IPLIM_TEST_MODE_CTRL_RESERVED_1 VALUE 0x1
  IPLIM_TEST_MODE_CTRL_RESERVED_2 VALUE 0x2
  IPLIM_TEST_MODE_CTRL_RESERVED_3 VALUE 0x3

PWR_STG_TEST3 ADDRESS 0x00E6 RW
PWR_STG_TEST3 RESET_VALUE 0x00
 DTEST3_SEL BIT[7:5]
  DTEST3_MISSION_MODE VALUE 0x0
  DTEST3_UNUSED1 VALUE 0x1
  DTEST3_UNUSED2 VALUE 0x2
  DTEST3_UNUSED3 VALUE 0x3
  DTEST3_UNUSED4 VALUE 0x4
  DTEST3_CAL_MUX_FILT_OUT VALUE 0x5
  DTEST3_UNUSED5 VALUE 0x6
  DTEST3_UNUSED6 VALUE 0x7

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 TRIM_NUM BIT[7:0]

PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x08
 IPLIM_TRIM BIT[3:0]

PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x08
 INZERO_TRIM BIT[3:0]

PS_TRIM3 ADDRESS 0x00F3 RW
PS_TRIM3 RESET_VALUE 0x08
 AUTO_THRS_TRIM BIT[3:0]

S5_FREQ_BASE BASE 0x00012200 s5_freqaddr 31:0

 s5_freq MODULE OFFSET=S5_FREQ_BASE+0x00000000 MAX=S5_FREQ_BASE+0x000000FF APRE=S5_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S5_FREQ_BASE.S5_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x08
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x05
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

S6_CTRL_BASE BASE 0x00012300 s6_ctrladdr 31:0

 s6_ctrl MODULE OFFSET=S6_CTRL_BASE+0x00000000 MAX=S6_CTRL_BASE+0x000000FF APRE=S6_CTRL_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S6_CTRL_BASE.S6_CTRL
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
 SUBTYPE BIT[7:0]
  VOLTAGE_MODE_PWM_CONTROLLER VALUE 0x0A

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
 VREG_READY BIT[7]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_ERROR BIT[6]
  VREG_ERR_FALSE VALUE 0x0
  VREG_ERR_TRUE VALUE 0x1
 VREG_OCP BIT[5]
  NO_FAULT VALUE 0x0
  FAULT VALUE 0x1
 NPM_TRUE BIT[4]
  NPM_FALSE VALUE 0x0
  NPM_TRUE VALUE 0x1
 PS_TRUE BIT[3]
  PS_TRUE_FALSE VALUE 0x0
  PS_TRUE_TRUE VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_DONE_FALSE VALUE 0x0
  STEPPER_DONE_TRUE VALUE 0x1
 TIME_SPEND_PWM_READY BIT[1]
  TIME_SPEND_PWM_READY_FALSE VALUE 0x0
  TIME_SPEND_PWM_READY_TRUE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
 TIME_SPEND_PWM BIT[7:0]

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
 CAL_COMP_STATE BIT[7]
  CAL_COMP_STATE_FALSE VALUE 0x0
  CAL_COMP_STATE_TRUE VALUE 0x1
 CAL_REQUEST BIT[6]
  CAL_REQUEST_FALSE VALUE 0x0
  CAL_REQUEST_TRUE VALUE 0x1
 CAL_FAULT BIT[5:1]
 CAL_DONE_FLAG BIT[0]
  CTL_CAL_DONE_FLAG_FALSE VALUE 0x0
  CTL_CAL_DONE_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  VREG_READY_FALSE VALUE 0x0
  VREG_READY_TRUE VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  VREG_FAULT_FALSE VALUE 0x0
  VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_FALSE VALUE 0x0
  INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_FALSE VALUE 0x0
  INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x66
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x05
 PFM_VOLT_CTL BIT[7]
  RET_IBOOST_EN_FALSE VALUE 0x0
  RET_IBOOST_EN_TRUE VALUE 0x1
 PFM_IBOOST BIT[6]
  PFM_IBOOST_FALSE VALUE 0x0
  PFM_IBOOST_TRUE VALUE 0x1
 PFM_COMP_HYST BIT[4]
  PFM_HYST_3MV VALUE 0x0
  PFM_HYST_6MV VALUE 0x1
 PFM_COMP_PLS_FLTR BIT[3]
  PFM_COMP_PLS_FLTR_100NS VALUE 0x0
  PFM_COMP_PLS_FLTR_250NS VALUE 0x1
 PFM_IPLIM_CTRL BIT[2]
  PFM_IPLIM_CTRL_FALSE VALUE 0x0
  PFM_IPLIM_CTRL_TRUE VALUE 0x1
 PFM_IPLIM_DLY BIT[1:0]
  PFM_IPLIM_CTRL_75NS VALUE 0x0
  PFM_IPLIMI_CTRL_150NS VALUE 0x1
  PFM_IPLIM_CTRL_300NS VALUE 0x2
  PFM_IPLIM_CTRL_600NS VALUE 0x3

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  FORCED_NPM_0 VALUE 0x0
  FORCED_NPM_1 VALUE 0x1
  FORCED_NPM_2 VALUE 0x2
  FORCED_NPM_3 VALUE 0x3
  FORCED_RETENTION VALUE 0x4
  FORCED_LPM VALUE 0x5
  AUTO_MODE VALUE 0x6
  FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 PERPH_EN BIT[7]
  BUCK_ENABLE_FALSE VALUE 0x0
  BUCK_ENABLE_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 FOLLOW_AWAKE_CFG BIT[7]
  FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
  FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN2_CFG BIT[6]
  FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN1_CFG BIT[5]
  FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
 FOLLOW_HWEN0_CFG BIT[4]
  FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
  FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HWEN2 BIT[2]
  EN_FOLLOW_HWEN2_FALSE VALUE 0x0
  EN_FOLLOW_HWEN2_TRUE VALUE 0x1
 EN_FOLLOW_HWEN1 BIT[1]
  EN_FOLLOW_HWEN1_FALSE VALUE 0x0
  EN_FOLLOW_HWEN1_TRUE VALUE 0x1
 EN_FOLLOW_HWEN0 BIT[0]
  EN_FOLLOW_HWEN0_FALSE VALUE 0x0
  EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ENABLE_FALSE VALUE 0x0
  STRONG_PD_ENABLE_TRUE VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_ENABLE_FALSE VALUE 0x0
  WEAK_PD_ENABLE_TRUE VALUE 0x1
 WEAK_PD_PFM BIT[5]
  WEAK_PD_PFM_FALSE VALUE 0x0
  WEAK_PD_PFM_TRUE VALUE 0x1
 WEAK_PD_PWM BIT[4]
  WEAK_PD_PWM_FALSE VALUE 0x0
  WEAK_PD_PWM_TRUE VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAK_PD_EN_FALSE VALUE 0x0
  LEAK_PD_EN_TRUE VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  FORCED_NPM_0 VALUE 0x0
  FORCED_NPM_1 VALUE 0x1
  FORCED_NPM_2 VALUE 0x2
  FORCED_NPM_3 VALUE 0x3
  FORCED_RETENTION VALUE 0x4
  FORCED_LPM VALUE 0x5
  AUTO_MODE VALUE 0x6
  FORCED_NPM_7 VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x54
 SLP_CYCLES_P1 BIT[7:4]
  SLP_CYCLES_P1_0 VALUE 0x0
  SLP_CYCLES_P1_1 VALUE 0x1
  SLP_CYCLES_P1_2 VALUE 0x2
  SLP_CYCLES_P1_3 VALUE 0x3
  SLP_CYCLES_P1_4 VALUE 0x4
  SLP_CYCLES_P1_5 VALUE 0x5
  SLP_CYCLES_P1_6 VALUE 0x6
  SLP_CYCLES_P1_7 VALUE 0x7
  SLP_CYCLES_P1_8 VALUE 0x8
  SLP_CYCLES_P1_9 VALUE 0x9
  SLP_CYCLES_P1_10 VALUE 0xA
  SLP_CYCLES_P1_11 VALUE 0xB
  SLP_CYCLES_P1_12 VALUE 0xC
  SLP_CYCLES_P1_13 VALUE 0xD
  SLP_CYCLES_P1_14 VALUE 0xE
  SLP_CYCLES_P1_15 VALUE 0xF
 SLP_CYCLES_M1 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_CTL2 ADDRESS 0x004B RW
RETENTION_CTL2 RESET_VALUE 0x82
 SLP_CYCLES_X2 BIT[7:4]
  SLP_CYCLES_X2_0 VALUE 0x0
  SLP_CYCLES_X2_1 VALUE 0x1
  SLP_CYCLES_X2_2 VALUE 0x2
  SLP_CYCLES_X2_3 VALUE 0x3
  SLP_CYCLES_X2_4 VALUE 0x4
  SLP_CYCLES_X2_5 VALUE 0x5
  SLP_CYCLES_X2_6 VALUE 0x6
  SLP_CYCLES_X2_7 VALUE 0x7
  SLP_CYCLES_X2_8 VALUE 0x8
  SLP_CYCLES_X2_9 VALUE 0x9
  SLP_CYCLES_X2_10 VALUE 0xA
  SLP_CYCLES_X2_11 VALUE 0xB
  SLP_CYCLES_X2_12 VALUE 0xC
  SLP_CYCLES_X2_13 VALUE 0xD
  SLP_CYCLES_X2_14 VALUE 0xE
  SLP_CYCLES_X2_15 VALUE 0xF
 SLP_CYCLES_DIV2 BIT[3:0]
  SLP_CYCLES_DIV2_0 VALUE 0x0
  SLP_CYCLES_DIV2_1 VALUE 0x1
  SLP_CYCLES_DIV2_2 VALUE 0x2
  SLP_CYCLES_DIV2_3 VALUE 0x3
  SLP_CYCLES_DIV2_4 VALUE 0x4
  SLP_CYCLES_DIV2_5 VALUE 0x5
  SLP_CYCLES_DIV2_6 VALUE 0x6
  SLP_CYCLES_DIV2_7 VALUE 0x7
  SLP_CYCLES_DIV2_8 VALUE 0x8
  SLP_CYCLES_DIV2_9 VALUE 0x9
  SLP_CYCLES_DIV2_10 VALUE 0xA
  SLP_CYCLES_DIV2_11 VALUE 0xB
  SLP_CYCLES_DIV2_12 VALUE 0xC
  SLP_CYCLES_DIV2_13 VALUE 0xD
  SLP_CYCLES_DIV2_14 VALUE 0xE
  SLP_CYCLES_DIV2_15 VALUE 0xF

RETENTION_STS1 ADDRESS 0x004C R
RETENTION_STS1 RESET_VALUE 0x01
 SLP_PERIOD BIT[7:0]

RETENTION_STS2 ADDRESS 0x004D R
RETENTION_STS2 RESET_VALUE 0x00
 SLP_COUNT BIT[7:0]

RETENTION_STS3 ADDRESS 0x004E R
RETENTION_STS3 RESET_VALUE 0x00
 SLP_CYCLES BIT[3:0]

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x08
 FREQ_CTL BIT[3:0]
  FS_6P4MHZ VALUE 0x2
  FS_4P8MHZ VALUE 0x3
  FS_3P84MHZ VALUE 0x4
  FS_3P2MHZ VALUE 0x5
  FS_2P74MHZ VALUE 0x6
  FS_2P4MHZ VALUE 0x7
  FS_2P13MHZ VALUE 0x8
  FS_1P92MHZ VALUE 0x9
  FS_1P74MHZ VALUE 0xA
  FS_1P6MHZ VALUE 0xB

COMP_CAP_C1_C2_CTL ADDRESS 0x0051 RW
COMP_CAP_C1_C2_CTL RESET_VALUE 0xEC
 C1_CTRL BIT[7:4]
  C1_CAP_3P5_PF VALUE 0x0
  C1_CAP_4P0_PF VALUE 0x1
  C1_CAP_4P5_PF VALUE 0x2
  C1_CAP_5P0_PF VALUE 0x3
  C1_CAP_5P5_PF VALUE 0x4
  C1_CAP_6P0_PF VALUE 0x5
  C1_CAP_6P5_PF VALUE 0x6
  C1_CAP_7P0_PF VALUE 0x7
  C1_CAP_7P5_PF VALUE 0x8
  C1_CAP_8P0_PF VALUE 0x9
  C1_CAP_8P5_PF VALUE 0xA
  C1_CAP_9P0_PF VALUE 0xB
  C1_CAP_9P5_PF VALUE 0xC
  C1_CAP_10P0_PF VALUE 0xD
  C1_CAP_10P5_PF VALUE 0xE
  C1_CAP_11P0_PF VALUE 0xF
 C2_CTRL BIT[3:2]
  C2_CAP_0P0_PF VALUE 0x0
  C2_CAP_0P2_PF VALUE 0x1
  C2_CAP_0P4_PF VALUE 0x2
  C2_CAP_0P6_PF VALUE 0x3

COMP_CAP_C3_CTL ADDRESS 0x0052 RW
COMP_CAP_C3_CTL RESET_VALUE 0x15
 C3_CTRL BIT[5:0]
  C3_CAP_2P0_PF VALUE 0x00
  C3_CAP_2P5_PF VALUE 0x01
  C3_CAP_3P0_PF VALUE 0x02
  C3_CAP_3P5_PF VALUE 0x03
  C3_CAP_4P0_PF VALUE 0x04
  C3_CAP_4P5_PF VALUE 0x05
  C3_CAP_5P0_PF VALUE 0x06
  C3_CAP_5P5_PF VALUE 0x07
  C3_CAP_6P0_PF VALUE 0x08
  C3_CAP_6P5_PF VALUE 0x09
  C3_CAP_7P0_PF VALUE 0x0A
  C3_CAP_7P5_PF VALUE 0x0B
  C3_CAP_8P0_PF VALUE 0x0C
  C3_CAP_8P5_PF VALUE 0x0D
  C3_CAP_9P0_PF VALUE 0x0E
  C3_CAP_9P5_PF VALUE 0x0F
  C3_CAP_10P0_PF VALUE 0x10
  C3_CAP_10P5_PF VALUE 0x11
  C3_CAP_11P0_PF VALUE 0x12
  C3_CAP_11P5_PF VALUE 0x13
  C3_CAP_12P0_PF VALUE 0x14
  C3_CAP_12P5_PF VALUE 0x15
  C3_CAP_13P0_PF VALUE 0x16
  C3_CAP_13P5_PF VALUE 0x17
  C3_CAP_14P0_PF VALUE 0x18
  C3_CAP_14P5_PF VALUE 0x19
  C3_CAP_15P0_PF VALUE 0x1A
  C3_CAP_15P5_PF VALUE 0x1B
  C3_CAP_16P0_PF VALUE 0x1C
  C3_CAP_16P5_PF VALUE 0x1D
  C3_CAP_17P0_PF VALUE 0x1E
  C3_CAP_17P5_PF VALUE 0x1F
  C3_CAP_18P0_PF VALUE 0x20
  C3_CAP_18P5_PF VALUE 0x21
  C3_CAP_19P0_PF VALUE 0x22
  C3_CAP_19P5_PF VALUE 0x23
  C3_CAP_20P0_PF VALUE 0x24
  C3_CAP_20P5_PF VALUE 0x25
  C3_CAP_21P0_PF VALUE 0x26
  C3_CAP_21P5_PF VALUE 0x27
  C3_CAP_22P0_PF VALUE 0x28
  C3_CAP_22P5_PF VALUE 0x29
  C3_CAP_23P0_PF VALUE 0x2A
  C3_CAP_23P5_PF VALUE 0x2B
  C3_CAP_24P0_PF VALUE 0x2C
  C3_CAP_24P5_PF VALUE 0x2D
  C3_CAP_25P0_PF VALUE 0x2E
  C3_CAP_25P5_PF VALUE 0x2F
  C3_CAP_26P0_PF VALUE 0x30
  C3_CAP_26P5_PF VALUE 0x31
  C3_CAP_27P0_PF VALUE 0x32
  C3_CAP_27P5_PF VALUE 0x33
  C3_CAP_28P0_PF VALUE 0x34
  C3_CAP_28P5_PF VALUE 0x35
  C3_CAP_29P0_PF VALUE 0x36
  C3_CAP_29P5_PF VALUE 0x37
  C3_CAP_30P0_PF VALUE 0x38
  C3_CAP_30P5_PF VALUE 0x39
  C3_CAP_31P0_PF VALUE 0x3A
  C3_CAP_31P5_PF VALUE 0x3B
  C3_CAP_32P0_PF VALUE 0x3C
  C3_CAP_32P5_PF VALUE 0x3D
  C3_CAP_33P0_PF VALUE 0x3E
  C3_CAP_33P5_PF VALUE 0x3F

R1_R2_CTL ADDRESS 0x0053 RW
R1_R2_CTL RESET_VALUE 0x20
 R1_CTL BIT[7:4]
  R1_CTL_100P0_K VALUE 0x0
  R1_CTL_150P0_K VALUE 0x1
  R1_CTL_200P0_K VALUE 0x2
  R1_CTL_250P0_K VALUE 0x3
  R1_CTL_300P0_K VALUE 0x4
  R1_CTL_350P0_K VALUE 0x5
  R1_CTL_400P0_K VALUE 0x6
  R1_CTL_450P0_K VALUE 0x7
  R1_CTL_500P0_K VALUE 0x8
  R1_CTL_550P0_K VALUE 0x9
  R1_CTL_600P0_K VALUE 0xA
  R1_CTL_650P0_K VALUE 0xB
  R1_CTL_700P0_K VALUE 0xC
  R1_CTL_750P0_K VALUE 0xD
  R1_CTL_800P0_K VALUE 0xE
  R1_CTL_850P0_K VALUE 0xF
 R2_CTL BIT[3:1]

BUCK_SNS_CTL ADDRESS 0x0054 RW
BUCK_SNS_CTL RESET_VALUE 0x00
 SNS_SEL BIT[0]
  SNS_SEL_0_VREG_SX VALUE 0x0
  SNS_SEL_1_VIN_LDO VALUE 0x1

RAMP_AMPLITUDE_CTL ADDRESS 0x0056 RW
RAMP_AMPLITUDE_CTL RESET_VALUE 0x2B
 FOLLOW_FREQ_CTL_LOGIC BIT[5]
  FOLLOW_FREQ_CTL_LOGIC_0_RAMP_AMPLITUDE VALUE 0x0
  FOLLOW_FREQ_CTL_LOGIC_1_FREQ_CTL VALUE 0x1
 PWM_RAMPAMPLITUDE BIT[4:0]
  PWM_RAMPAMPLITUDE_FS_6P4MHZ_REPEATED1 VALUE 0x00
  PWM_RAMPAMPLITUDE_FS_6P4MHZ_REPEATED2 VALUE 0x01
  PWM_RAMPAMPLITUDE_FS_6P4MHZ_REPEATED3 VALUE 0x02
  PWM_RAMPAMPLITUDE_FS_4P8MHZ VALUE 0x03
  PWM_RAMPAMPLITUDE_FS_3P84MHZ VALUE 0x04
  PWM_RAMPAMPLITUDE_FS_3P2MHZ VALUE 0x05
  PWM_RAMPAMPLITUDE_FS_2P74MHZ VALUE 0x06
  PWM_RAMPAMPLITUDE_FS_2P4MHZ VALUE 0x07
  PWM_RAMPAMPLITUDE_FS_2P13MHZ VALUE 0x08
  PWM_RAMPAMPLITUDE_FS_1P92MHZ VALUE 0x09
  PWM_RAMPAMPLITUDE_FS_1P74MHZ VALUE 0x0A
  PWM_RAMPAMPLITUDE_FS_1P6MHZ VALUE 0x0B
  PWM_RAMPAMPLITUDE_FS_1P28MHZ VALUE 0x0C
  PWM_RAMPAMPLITUDE_FS_0P8MHZ VALUE 0x0D
  PWM_RAMPAMPLITUDE_FS_0P48MHZ VALUE 0x0E
  PWM_RAMPAMPLITUDE_FS_0P16MHZ VALUE 0x0F

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x81
 DMAX_EN BIT[7]
  DMAX_EN_FALSE VALUE 0x0
  DMAX_EN_TRUE VALUE 0x1
 DMAX_TIME_SEL BIT[0]
  DMAX_TIME_SEL_20NS VALUE 0x0
  DMAX_TIME_SEL_10NS VALUE 0x1

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x86
 PS_EN BIT[7]
  PS_EN_FALSE VALUE 0x0
  PS_EN_TRUE VALUE 0x1
 PS_TIME_HYST BIT[3:2]
  PS_TIME_HYST_4CYCLE VALUE 0x0
  PS_TIME_HYST_8CYCLE VALUE 0x1
  PS_TIME_HYST_16CYCLE VALUE 0x2
  PS_TIME_HYST_32CYLE VALUE 0x3
 PS_METHOD BIT[1]
  PS_METHOD_ILOAD VALUE 0x0
  PS_METHOD_ERR_AMP VALUE 0x1

PS_THRES_ERRAMP ADDRESS 0x005A RW
PS_THRES_ERRAMP RESET_VALUE 0x04
 PS_VRST_ERRAMP BIT[7:4]
  PS_VRST_ERRAMP_0MVLR_0MVHR VALUE 0x0
  PS_VRST_ERRAMP_8MVLR_16MVHR VALUE 0x1
  PS_VRST_ERRAMP_16MVLR_32MVHR VALUE 0x2
  PS_VRST_ERRAMP_24MVLR_48MVHR VALUE 0x3
  PS_VRST_ERRAMP_32MVLR_64MVHR VALUE 0x4
  PS_VRST_ERRAMP_40MVLR_80MVHR VALUE 0x5
  PS_VRST_ERRAMP_48MVLR_96MVHR VALUE 0x6
  PS_VRST_ERRAMP_56MVLR_112MVHR VALUE 0x7
  PS_VRST_ERRAMP_64MVLR_128MVHR VALUE 0x8
  PS_VRST_ERRAMP_72MVLR_144MVHR VALUE 0x9
  PS_VRST_ERRAMP_80MVLR_160MVHR VALUE 0xA
  PS_VRST_ERRAMP_88MVLR_172MVHR VALUE 0xB
  PS_VRST_ERRAMP_96MVLR_192MVHR VALUE 0xC
  PS_VRST_ERRAMP_104MVLR_208MVHR VALUE 0xD
  PS_VRST_ERRAMP_112MVLR_224MVHR VALUE 0xE
  PS_VRST_ERRAMP_120MVLR_240MVHR VALUE 0xF
 PS_VRST_RANGE BIT[3]
  PS_VRST_RANGE_LOW VALUE 0x0
  PS_VRST_RANGE_HIGH VALUE 0x1
 PS_VRST BIT[2:0]
  PS_VRST_0MV VALUE 0x0
  PS_VRST_VOUTDIV30 VALUE 0x1
  PS_VRST_VOUTDIV20 VALUE 0x2
  PS_VRST_VOUTDIV15 VALUE 0x3
  PS_VRST_VOUTDIV12 VALUE 0x4
  PS_VRST_VOUTDIV10 VALUE 0x5
  PS_VRST_VOUTDIV9 VALUE 0x6
  PS_VRST_VOUTDIV8 VALUE 0x7

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0E
 PWM_PFM_SEL BIT[4]
  PWM_PFM_SEL_PS_COMP VALUE 0x0
  PWM_PFM_SEL_INZERO VALUE 0x1
 PFM_PWM_SEL BIT[3:2]
  PFM_PWM_SEL_RESERVED VALUE 0x0
  PFM_PWM_SEL_VDIP_COMP VALUE 0x1
  PFM_PWM_SEL_IPLIM_CNTR VALUE 0x2
  PFM_PWM_SEL_VDIP_COMP_OR_IPLIM_CNTR VALUE 0x3
 MODE_SEL_DLY BIT[1:0]
  MODE_SEL_DLY_4CYCLES VALUE 0x0
  MODE_SEL_DLY_8CYCLES VALUE 0x1
  MODE_SEL_DLY_16CYCLES VALUE 0x2
  MODE_SEL_DLY_32CYCLES VALUE 0x3

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
 WINDOW_WIDTH BIT[7:5]
  WINDOW_WIDTH_1_COUNT VALUE 0x0
  WINDOW_WIDTH_2_COUNT VALUE 0x1
  WINDOW_WIDTH_4_COUNT VALUE 0x2
  WINDOW_WIDTH_8_COUNT VALUE 0x3
  WINDOW_WIDTH_16_COUNT VALUE 0x4
  WINDOW_WIDTH_32_COUNT VALUE 0x5
  WINDOW_WIDTH_64_COUNT VALUE 0x6
  WINDOW_WIDTH_128_COUNT VALUE 0x7
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0x08
 THRESHOLD BIT[4:0]
  THRESHOLD_1_COUNT VALUE 0x00
  THRESHOLD_2_COUNT VALUE 0x01
  THRESHOLD_3_COUNT VALUE 0x02
  THRESHOLD_4_COUNT VALUE 0x03
  THRESHOLD_5_COUNT VALUE 0x04
  THRESHOLD_6_COUNT VALUE 0x05
  THRESHOLD_7_COUNT VALUE 0x06
  THRESHOLD_8_COUNT VALUE 0x07
  THRESHOLD_9_COUNT VALUE 0x08
  THRESHOLD_10_COUNT VALUE 0x09
  THRESHOLD_11_COUNT VALUE 0x0A
  THRESHOLD_12_COUNT VALUE 0x0B
  THRESHOLD_13_COUNT VALUE 0x0C
  THRESHOLD_14_COUNT VALUE 0x0D
  THRESHOLD_15_COUNT VALUE 0x0E
  THRESHOLD_16_COUNT VALUE 0x0F
  THRESHOLD_17_COUNT VALUE 0x10
  THRESHOLD_18_COUNT VALUE 0x11
  THRESHOLD_19_COUNT VALUE 0x12
  THRESHOLD_20_COUNT VALUE 0x13
  THRESHOLD_21_COUNT VALUE 0x14
  THRESHOLD_22_COUNT VALUE 0x15
  THRESHOLD_23_COUNT VALUE 0x16
  THRESHOLD_24_COUNT VALUE 0x17
  THRESHOLD_25_COUNT VALUE 0x18
  THRESHOLD_26_COUNT VALUE 0x19
  THRESHOLD_27_COUNT VALUE 0x1A
  THRESHOLD_28_COUNT VALUE 0x1B
  THRESHOLD_29_COUNT VALUE 0x1C
  THRESHOLD_30_COUNT VALUE 0x1D
  THRESHOLD_31_COUNT VALUE 0x1E
  THRESHOLD_32_COUNT VALUE 0x1F

PS_THRES_ILOAD ADDRESS 0x005E RW
PS_THRES_ILOAD RESET_VALUE 0x18
 PS_VRST_ILOAD BIT[7:4]
  PS_VRST_ILOAD_0MVLR_0MVHR VALUE 0x0
  PS_VRST_ILOAD_8MVLR_16MVHR VALUE 0x1
  PS_VRST_ILOAD_16MVLR_32MVHR VALUE 0x2
  PS_VRST_ILOAD_24MVLR_48MVHR VALUE 0x3
  PS_VRST_ILOAD_32MVLR_64MVHR VALUE 0x4
  PS_VRST_ILOAD_40MVLR_80MVHR VALUE 0x5
  PS_VRST_ILOAD_48MVLR_96MVHR VALUE 0x6
  PS_VRST_ILOAD_56MVLR_112MVHR VALUE 0x7
  PS_VRST_ILOAD_64MVLR_128MVHR VALUE 0x8
  PS_VRST_ILOAD_72MVLR_144MVHR VALUE 0x9
  PS_VRST_ILOAD_80MVLR_160MVHR VALUE 0xA
  PS_VRST_ILOAD_88MVLR_172MVHR VALUE 0xB
  PS_VRST_ILOAD_96MVLR_192MVHR VALUE 0xC
  PS_VRST_ILOAD_104MVLR_208MVHR VALUE 0xD
  PS_VRST_ILOAD_112MVLR_224MVHR VALUE 0xE
 PS_METHOD_STEPPER BIT[3]
  PS_METHOD_STEPPER_ILOAD VALUE 0x0
  PS_METHOD_STEPPER_WINDOW VALUE 0x1

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x82
 SS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 SS_STEPPER_DELAY BIT[1:0]
  STEPPER_SS_2_CLK_CYCLES VALUE 0x0
  STEPPER_SS_4_CLK_CYCLES VALUE 0x1
  STEPPER_SS_8_CLK_CYCLES VALUE 0x2
  STEPPER_SS_16_CLK_CYCLES VALUE 0x3

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x82
 VS_STEPPER_EN BIT[7]
  STEPPER_EN_FALSE VALUE 0x0
  STEPPER_EN_TRUE VALUE 0x1
 VS_STEPPER_DELAY BIT[1:0]
  STEPPER_VS_2_CLK_CYCLES VALUE 0x0
  STEPPER_VS_4_CLK_CYCLES VALUE 0x1
  STEPPER_VS_8_CLK_CYCLES VALUE 0x2
  STEPPER_VS_16_CLK_CYCLES VALUE 0x3

QM_PS_EXIT ADDRESS 0x0063 RW
QM_PS_EXIT RESET_VALUE 0x14
 QM_MODE BIT[6]
  QM_MODE_FORCE_PFM_DITHER_ENABLED VALUE 0x0
  QM_MODE_FORCED_PWM VALUE 0x1
 QM_FOLLOW BIT[5]
  FOLLOW_QM_FALSE VALUE 0x0
  FOLLOW_QM_TRUE VALUE 0x1
 QM_PS_METHOD BIT[4]
  QMODE_PS_METHOD_ILOAD VALUE 0x0
  QMODE_PS_METHOD_ERRAMP VALUE 0x1
 QM_PS_VRST_RANGE BIT[3]
  QM_PS_VRST_RANGE_LOW VALUE 0x0
  QM_PS_VRST_RANGE_HIGH VALUE 0x1
 QM_PS_VRST BIT[2:0]
  QM_PS_VRST_0MV VALUE 0x0
  QM_PS_VRST_VOUTDIV30 VALUE 0x1
  QM_PS_VRST_VOUTDIV20 VALUE 0x2
  QM_PS_VRST_VOUTDIV15 VALUE 0x3
  QM_PS_VRST_VOUTDIV12 VALUE 0x4
  QM_PS_VRST_VOUTDIV10 VALUE 0x5
  QM_PS_VRST_VOUTDIV9 VALUE 0x6
  QM_PS_VRST_VOUTDIV8 VALUE 0x7

OCP ADDRESS 0x0066 RW
OCP RESET_VALUE 0x48
 OCP_LATCH_EN BIT[6]
  OCP_LATCH_EN_FALSE VALUE 0x0
  OCP_LATCH_EN_TRUE VALUE 0x1
 VREG_FOLDBACK_EN BIT[5]
  FORCE_FOLDBACK_FALSE VALUE 0x0
  FORCE_FOLDBACK_TRUE VALUE 0x1
 INZERO_WAIT_OCP_TIMER BIT[4:3]
  INZERO_WAIT_40US_OCP_TIMER_320US VALUE 0x0
  INZERO_WAIT_80US_OCP_TIMER_640US VALUE 0x1
  INZERO_WAIT_160US_OCP_TIMER_1280_US VALUE 0x2
  INZERO_WAIT_160US_OCP_TIMER_1280US VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_EN_FALSE VALUE 0x0
  OCP_GLOBAL_BROADCAST_EN_TRUE VALUE 0x1
 OCP_STATUS_CLEAR BIT[1]
  OCP_STATUS_CLEAR_FALSE VALUE 0x0
  OCP_STATUS_CLEAR_TRUE VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xF8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x07
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_0_LFRC_DIV2 VALUE 0x0
  READY_DEB_1_LFRC_DIV4 VALUE 0x1
  READY_DEB_2_LFRC_DIV8 VALUE 0x2
  READY_DEB_3_LFRC_DIV16 VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
  ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
  ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
  ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

CAL_TIMER_CTL ADDRESS 0x0071 RW
CAL_TIMER_CTL RESET_VALUE 0x48
 CAL_TIMER BIT[7:0]
  CAL_TIMER_0P0_US VALUE 0x00
  CAL_TIMER_0P4166_US VALUE 0x01
  CAL_TIMER_0P8332_US VALUE 0x02
  CAL_TIMER_1P2498_US VALUE 0x03
  CAL_TIMER_1P6664_US VALUE 0x04
  CAL_TIMER_2P083_US VALUE 0x05
  CAL_TIMER_2P4996_US VALUE 0x06
  CAL_TIMER_2P9162_US VALUE 0x07
  CAL_TIMER_3P3328_US VALUE 0x08
  CAL_TIMER_3P7494_US VALUE 0x09
  CAL_TIMER_4P166_US VALUE 0x0A
  CAL_TIMER_4P5826_US VALUE 0x0B
  CAL_TIMER_4P9992_US VALUE 0x0C
  CAL_TIMER_5P4158_US VALUE 0x0D
  CAL_TIMER_5P8324_US VALUE 0x0E
  CAL_TIMER_6P249_US VALUE 0x0F
  CAL_TIMER_6P6656_US VALUE 0x10
  CAL_TIMER_7P0822_US VALUE 0x11
  CAL_TIMER_7P4988_US VALUE 0x12
  CAL_TIMER_7P9154_US VALUE 0x13
  CAL_TIMER_8P332_US VALUE 0x14
  CAL_TIMER_8P7486_US VALUE 0x15
  CAL_TIMER_9P1652_US VALUE 0x16
  CAL_TIMER_9P5818_US VALUE 0x17
  CAL_TIMER_9P9984_US VALUE 0x18
  CAL_TIMER_10P415_US VALUE 0x19
  CAL_TIMER_10P8316_US VALUE 0x1A
  CAL_TIMER_11P2482_US VALUE 0x1B
  CAL_TIMER_11P6648_US VALUE 0x1C
  CAL_TIMER_12P0814_US VALUE 0x1D
  CAL_TIMER_12P498_US VALUE 0x1E
  CAL_TIMER_12P9146_US VALUE 0x1F
  CAL_TIMER_13P3312_US VALUE 0x20
  CAL_TIMER_13P7478_US VALUE 0x21
  CAL_TIMER_14P1644_US VALUE 0x22
  CAL_TIMER_14P581_US VALUE 0x23
  CAL_TIMER_14P9976_US VALUE 0x24
  CAL_TIMER_15P4142_US VALUE 0x25
  CAL_TIMER_15P8308_US VALUE 0x26
  CAL_TIMER_16P2474_US VALUE 0x27
  CAL_TIMER_16P664_US VALUE 0x28
  CAL_TIMER_17P0806_US VALUE 0x29
  CAL_TIMER_17P4972_US VALUE 0x2A
  CAL_TIMER_17P9138_US VALUE 0x2B
  CAL_TIMER_18P3304_US VALUE 0x2C
  CAL_TIMER_18P747_US VALUE 0x2D
  CAL_TIMER_19P1636_US VALUE 0x2E
  CAL_TIMER_19P5802_US VALUE 0x2F
  CAL_TIMER_19P9968_US VALUE 0x30
  CAL_TIMER_20P4134_US VALUE 0x31
  CAL_TIMER_20P83_US VALUE 0x32
  CAL_TIMER_21P2466_US VALUE 0x33
  CAL_TIMER_21P6632_US VALUE 0x34
  CAL_TIMER_22P0798_US VALUE 0x35
  CAL_TIMER_22P4964_US VALUE 0x36
  CAL_TIMER_22P913_US VALUE 0x37
  CAL_TIMER_23P3296_US VALUE 0x38
  CAL_TIMER_23P7462_US VALUE 0x39
  CAL_TIMER_24P1628_US VALUE 0x3A
  CAL_TIMER_24P5794_US VALUE 0x3B
  CAL_TIMER_24P996_US VALUE 0x3C
  CAL_TIMER_25P4126_US VALUE 0x3D
  CAL_TIMER_25P8292_US VALUE 0x3E
  CAL_TIMER_26P2458_US VALUE 0x3F
  CAL_TIMER_26P6624_US VALUE 0x40
  CAL_TIMER_27P079_US VALUE 0x41
  CAL_TIMER_27P4956_US VALUE 0x42
  CAL_TIMER_27P9122_US VALUE 0x43
  CAL_TIMER_28P3288_US VALUE 0x44
  CAL_TIMER_28P7454_US VALUE 0x45
  CAL_TIMER_29P162_US VALUE 0x46
  CAL_TIMER_29P5786_US VALUE 0x47
  CAL_TIMER_29P9952_US VALUE 0x48
  CAL_TIMER_30P4118_US VALUE 0x49
  CAL_TIMER_30P8284_US VALUE 0x4A
  CAL_TIMER_31P245_US VALUE 0x4B
  CAL_TIMER_31P6616_US VALUE 0x4C
  CAL_TIMER_32P0782_US VALUE 0x4D
  CAL_TIMER_32P4948_US VALUE 0x4E
  CAL_TIMER_32P9114_US VALUE 0x4F
  CAL_TIMER_33P328_US VALUE 0x50
  CAL_TIMER_33P7446_US VALUE 0x51
  CAL_TIMER_34P1612_US VALUE 0x52
  CAL_TIMER_34P5778_US VALUE 0x53
  CAL_TIMER_34P9944_US VALUE 0x54
  CAL_TIMER_35P411_US VALUE 0x55
  CAL_TIMER_35P8276_US VALUE 0x56
  CAL_TIMER_36P2442_US VALUE 0x57
  CAL_TIMER_36P6608_US VALUE 0x58
  CAL_TIMER_37P0774_US VALUE 0x59
  CAL_TIMER_37P494_US VALUE 0x5A
  CAL_TIMER_37P9106_US VALUE 0x5B
  CAL_TIMER_38P3272_US VALUE 0x5C
  CAL_TIMER_38P7438_US VALUE 0x5D
  CAL_TIMER_39P1604_US VALUE 0x5E
  CAL_TIMER_39P577_US VALUE 0x5F
  CAL_TIMER_39P9936_US VALUE 0x60
  CAL_TIMER_40P4102_US VALUE 0x61
  CAL_TIMER_40P8268_US VALUE 0x62
  CAL_TIMER_41P2434_US VALUE 0x63
  CAL_TIMER_41P66_US VALUE 0x64
  CAL_TIMER_42P0766_US VALUE 0x65
  CAL_TIMER_42P4932_US VALUE 0x66
  CAL_TIMER_42P9098_US VALUE 0x67
  CAL_TIMER_43P3264_US VALUE 0x68
  CAL_TIMER_43P743_US VALUE 0x69
  CAL_TIMER_44P1596_US VALUE 0x6A
  CAL_TIMER_44P5762_US VALUE 0x6B
  CAL_TIMER_44P9928_US VALUE 0x6C
  CAL_TIMER_45P4094_US VALUE 0x6D
  CAL_TIMER_45P826_US VALUE 0x6E
  CAL_TIMER_46P2426_US VALUE 0x6F
  CAL_TIMER_46P6592_US VALUE 0x70
  CAL_TIMER_47P0758_US VALUE 0x71
  CAL_TIMER_47P4924_US VALUE 0x72
  CAL_TIMER_47P909_US VALUE 0x73
  CAL_TIMER_48P3256_US VALUE 0x74
  CAL_TIMER_48P7422_US VALUE 0x75
  CAL_TIMER_49P1588_US VALUE 0x76
  CAL_TIMER_49P5754_US VALUE 0x77
  CAL_TIMER_49P992_US VALUE 0x78
  CAL_TIMER_50P4086_US VALUE 0x79
  CAL_TIMER_50P8252_US VALUE 0x7A
  CAL_TIMER_51P2418_US VALUE 0x7B
  CAL_TIMER_51P6584_US VALUE 0x7C
  CAL_TIMER_52P075_US VALUE 0x7D
  CAL_TIMER_52P4916_US VALUE 0x7E
  CAL_TIMER_52P9082_US VALUE 0x7F
  CAL_TIMER_53P3248_US VALUE 0x80
  CAL_TIMER_53P7414_US VALUE 0x81
  CAL_TIMER_54P158_US VALUE 0x82
  CAL_TIMER_54P5746_US VALUE 0x83
  CAL_TIMER_54P9912_US VALUE 0x84
  CAL_TIMER_55P4078_US VALUE 0x85
  CAL_TIMER_55P8244_US VALUE 0x86
  CAL_TIMER_56P241_US VALUE 0x87
  CAL_TIMER_56P6576_US VALUE 0x88
  CAL_TIMER_57P0742_US VALUE 0x89
  CAL_TIMER_57P4908_US VALUE 0x8A
  CAL_TIMER_57P9074_US VALUE 0x8B
  CAL_TIMER_58P324_US VALUE 0x8C
  CAL_TIMER_58P7406_US VALUE 0x8D
  CAL_TIMER_59P1572_US VALUE 0x8E
  CAL_TIMER_59P5738_US VALUE 0x8F
  CAL_TIMER_59P9904_US VALUE 0x90
  CAL_TIMER_60P407_US VALUE 0x91
  CAL_TIMER_60P8236_US VALUE 0x92
  CAL_TIMER_61P2402_US VALUE 0x93
  CAL_TIMER_61P6568_US VALUE 0x94
  CAL_TIMER_62P0734_US VALUE 0x95
  CAL_TIMER_62P49_US VALUE 0x96
  CAL_TIMER_62P9066_US VALUE 0x97
  CAL_TIMER_63P3232_US VALUE 0x98
  CAL_TIMER_63P7398_US VALUE 0x99
  CAL_TIMER_64P1564_US VALUE 0x9A
  CAL_TIMER_64P573_US VALUE 0x9B
  CAL_TIMER_64P9896_US VALUE 0x9C
  CAL_TIMER_65P4062_US VALUE 0x9D
  CAL_TIMER_65P8228_US VALUE 0x9E
  CAL_TIMER_66P2394_US VALUE 0x9F
  CAL_TIMER_66P656_US VALUE 0xA0
  CAL_TIMER_67P0726_US VALUE 0xA1
  CAL_TIMER_67P4892_US VALUE 0xA2
  CAL_TIMER_67P9058_US VALUE 0xA3
  CAL_TIMER_68P3224_US VALUE 0xA4
  CAL_TIMER_68P739_US VALUE 0xA5
  CAL_TIMER_69P1556_US VALUE 0xA6
  CAL_TIMER_69P5722_US VALUE 0xA7
  CAL_TIMER_69P9888_US VALUE 0xA8
  CAL_TIMER_70P4054_US VALUE 0xA9
  CAL_TIMER_70P822_US VALUE 0xAA
  CAL_TIMER_71P2386_US VALUE 0xAB
  CAL_TIMER_71P6552_US VALUE 0xAC
  CAL_TIMER_72P0718_US VALUE 0xAD
  CAL_TIMER_72P4884_US VALUE 0xAE
  CAL_TIMER_72P905_US VALUE 0xAF
  CAL_TIMER_73P3216_US VALUE 0xB0
  CAL_TIMER_73P7382_US VALUE 0xB1
  CAL_TIMER_74P1548_US VALUE 0xB2
  CAL_TIMER_74P5714_US VALUE 0xB3
  CAL_TIMER_74P988_US VALUE 0xB4
  CAL_TIMER_75P4046_US VALUE 0xB5
  CAL_TIMER_75P8212_US VALUE 0xB6
  CAL_TIMER_76P2378_US VALUE 0xB7
  CAL_TIMER_76P6544_US VALUE 0xB8
  CAL_TIMER_77P071_US VALUE 0xB9
  CAL_TIMER_77P4876_US VALUE 0xBA
  CAL_TIMER_77P9042_US VALUE 0xBB
  CAL_TIMER_78P3208_US VALUE 0xBC
  CAL_TIMER_78P7374_US VALUE 0xBD
  CAL_TIMER_79P154_US VALUE 0xBE
  CAL_TIMER_79P5706_US VALUE 0xBF
  CAL_TIMER_79P9872_US VALUE 0xC0
  CAL_TIMER_80P4038_US VALUE 0xC1
  CAL_TIMER_80P8204_US VALUE 0xC2
  CAL_TIMER_81P237_US VALUE 0xC3
  CAL_TIMER_81P6536_US VALUE 0xC4
  CAL_TIMER_82P0702_US VALUE 0xC5
  CAL_TIMER_82P4868_US VALUE 0xC6
  CAL_TIMER_82P9034_US VALUE 0xC7
  CAL_TIMER_83P32_US VALUE 0xC8
  CAL_TIMER_83P7366_US VALUE 0xC9
  CAL_TIMER_84P1532_US VALUE 0xCA
  CAL_TIMER_84P5698_US VALUE 0xCB
  CAL_TIMER_84P9864_US VALUE 0xCC
  CAL_TIMER_85P403_US VALUE 0xCD
  CAL_TIMER_85P8196_US VALUE 0xCE
  CAL_TIMER_86P2362_US VALUE 0xCF
  CAL_TIMER_86P6528_US VALUE 0xD0
  CAL_TIMER_87P0694_US VALUE 0xD1
  CAL_TIMER_87P486_US VALUE 0xD2
  CAL_TIMER_87P9026_US VALUE 0xD3
  CAL_TIMER_88P3192_US VALUE 0xD4
  CAL_TIMER_88P7358_US VALUE 0xD5
  CAL_TIMER_89P1524_US VALUE 0xD6
  CAL_TIMER_89P569_US VALUE 0xD7
  CAL_TIMER_89P9856_US VALUE 0xD8
  CAL_TIMER_90P4022_US VALUE 0xD9
  CAL_TIMER_90P8188_US VALUE 0xDA
  CAL_TIMER_91P2354_US VALUE 0xDB
  CAL_TIMER_91P652_US VALUE 0xDC
  CAL_TIMER_92P0686_US VALUE 0xDD
  CAL_TIMER_92P4852_US VALUE 0xDE
  CAL_TIMER_92P9018_US VALUE 0xDF
  CAL_TIMER_93P3184_US VALUE 0xE0
  CAL_TIMER_93P735_US VALUE 0xE1
  CAL_TIMER_94P1516_US VALUE 0xE2
  CAL_TIMER_94P5682_US VALUE 0xE3
  CAL_TIMER_94P9848_US VALUE 0xE4
  CAL_TIMER_95P4014_US VALUE 0xE5
  CAL_TIMER_95P818_US VALUE 0xE6
  CAL_TIMER_96P2346_US VALUE 0xE7
  CAL_TIMER_96P6512_US VALUE 0xE8
  CAL_TIMER_97P0678_US VALUE 0xE9
  CAL_TIMER_97P4844_US VALUE 0xEA
  CAL_TIMER_97P901_US VALUE 0xEB
  CAL_TIMER_98P3176_US VALUE 0xEC
  CAL_TIMER_98P7342_US VALUE 0xED
  CAL_TIMER_99P1508_US VALUE 0xEE
  CAL_TIMER_99P5674_US VALUE 0xEF
  CAL_TIMER_99P984_US VALUE 0xF0
  CAL_TIMER_100P4006_US VALUE 0xF1
  CAL_TIMER_100P8172_US VALUE 0xF2
  CAL_TIMER_101P2338_US VALUE 0xF3
  CAL_TIMER_101P6504_US VALUE 0xF4
  CAL_TIMER_102P067_US VALUE 0xF5
  CAL_TIMER_102P4836_US VALUE 0xF6
  CAL_TIMER_102P9002_US VALUE 0xF7
  CAL_TIMER_103P3168_US VALUE 0xF8
  CAL_TIMER_103P7334_US VALUE 0xF9
  CAL_TIMER_104P15_US VALUE 0xFA
  CAL_TIMER_104P5666_US VALUE 0xFB
  CAL_TIMER_104P9832_US VALUE 0xFC
  CAL_TIMER_105P3998_US VALUE 0xFD
  CAL_TIMER_105P8164_US VALUE 0xFE
  CAL_TIMER_106P233_US VALUE 0xFF

CAL_START ADDRESS 0x0072 W
CAL_START RESET_VALUE 0x00
 CAL_REQ_WR_PULSE BIT[7]
  CAL_REQ_WR_PULSE_FALSE VALUE 0x0
  CAL_REQ_WR_PULSE_TRUE VALUE 0x1

CAL_TRIM1 ADDRESS 0x0073 R
CAL_TRIM1 RESET_VALUE 0x08
 ERR_AMP_TRIM_AUTO BIT[3:0]

CAL_TRIM2 ADDRESS 0x0074 R
CAL_TRIM2 RESET_VALUE 0x08
 PWM_THRES_TRIM_AUTO BIT[3:0]

CAL_TRIM3 ADDRESS 0x0075 R
CAL_TRIM3 RESET_VALUE 0x08
 PFM_COMP_TRIM_AUTO BIT[3:0]

CAL_TRIM4 ADDRESS 0x0076 R
CAL_TRIM4 RESET_VALUE 0x10
 VDIP_COMP_TRIM_AUTO BIT[4:0]

CAL_TRIM5 ADDRESS 0x0077 R
CAL_TRIM5 RESET_VALUE 0x10
 PWM_RAMP_PEAK_TRIM_AUTO BIT[4:0]

CAL_TRIM_EN_CTL ADDRESS 0x0078 RW
CAL_TRIM_EN_CTL RESET_VALUE 0x40
 ERR_AMP_TRIM_CAL_EN BIT[7:6]
  ERR_AMP_TRIM_CAL_EN_MAN VALUE 0x1
  ERR_AMP_TRIM_CAL_EN_AUTO VALUE 0x3
 PWM_THRES_TRIM_CAL_EN BIT[5]
  PWM_THRES_TRIM_CAL_EN_MAN VALUE 0x0
  PWM_THRES_TRIM_CAL_EN_DIR VALUE 0x1
 PFM_COMP_TRIM_CAL_EN BIT[4]
  PFM_COMP_TRIM_CAL_EN_MAN VALUE 0x0
  PFM_COMP_TRIM_CAL_EN_DIR VALUE 0x1
 VDIP_COMP_TRIM_CAL_EN BIT[3]
  VDIP_COMP_TRIM_CAL_EN_MAN VALUE 0x0
  VDIP_COMP_TRIM_CAL_EN_DIR VALUE 0x1
 PWM_RAMP_PEAK_TRIM_CAL_EN BIT[2]
  PWM_RAMP_PEAK_TRIM_CAL_EN_MAN VALUE 0x0
  PWM_RAMP_PEAK_TRIM_CAL_EN_DIR VALUE 0x1
 TRIM_CAL_ENG_EN BIT[0]
  TRIM_CAL_ENG_EN_FALSE VALUE 0x0
  TRIM_CAL_ENG_EN_TRUE VALUE 0x1

CTLR_MISC ADDRESS 0x007E RW
CTLR_MISC RESET_VALUE 0x00
 DIS_PFM_DIR_SAMPLE BIT[7]
  DIS_PFM_DIR_SAMPLE_FALSE VALUE 0x0
  DIS_PFM_DIR_SAMPLE_TRUE VALUE 0x1
 SPARE_6 BIT[6]
  DIS_RETENTION_MODE_DLY_FALSE VALUE 0x0
  DIS_RETENTION_MODE_DLY_TRUE VALUE 0x1
 DIS_VDIP_HCPFM_GATE BIT[5]
  DIS_VDIP_HCPFM_GATE_FALSE VALUE 0x0
  DIS_VDIP_HCPFM_GATE_TRUE VALUE 0x1
 DIS_PRECH_EXTEND BIT[4]
  DIS_PRECH_EXTEND_FALSE VALUE 0x0
  DIS_PRECH_EXTEND_TRUE VALUE 0x1
 DIS_FORCE_PWM BIT[3]
  DIS_FORCE_PWM_FALSE VALUE 0x0
  DIS_FORCE_PWM_TRUE VALUE 0x1
 DIS_CLAMP BIT[2]
  DIS_CLAMP_FALSE VALUE 0x0
  DIS_CLAMP_TRUE VALUE 0x1
 DIS_PS_TIMEOUT BIT[1]
  DIS_PS_TIMEOUT_FALSE VALUE 0x0
  DIS_PS_TIMEOUT_TRUE VALUE 0x1
 DIS_ERRAMP_TRIM_BUF BIT[0]
  DIS_ERRAMP_TRIM_BUF_FALSE VALUE 0x0
  DIS_ERRAMP_TRIM_BUF_TRUE VALUE 0x1

SCRATCH_REG ADDRESS 0x007F RW
SCRATCH_REG RESET_VALUE 0x00
 SCRATCH_7 BIT[7]
 SCRATCH_6 BIT[6]
 SCRATCH_5 BIT[5]
 SCRATCH_4 BIT[4]
 SCRATCH_3 BIT[3]
 SCRATCH_2 BIT[2]
 SCRATCH_1 BIT[1]
 SCRATCH_0 BIT[0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
 GANG_EN BIT[7]
  GANG_EN_FALSE VALUE 0x0
  GANG_EN_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
 FOLLOW_WARM_RB BIT[2]
 FOLLOW_SHUTDOWN1_RB BIT[1]
 FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_ACTIVE_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_ACTIVE_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_EN_FALSE VALUE 0x0
  INT_TEST_MODE_EN_TRUE VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_INT_TEST_VAL BIT[1]
  VREG_READY_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_READY_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1
 VREG_FAULT_INT_TEST_VAL BIT[0]
  VREG_FAULT_INT_TEST_VAL_ACTIVE_FALSE VALUE 0x0
  VREG_FAULT_INT_TEST_VAL_ACTIVE_TRUE VALUE 0x1

CTLR_TEST1 ADDRESS 0x00E2 RW
CTLR_TEST1 RESET_VALUE 0x00
 ATEST1_SEL BIT[7:5]
  ATEST1_SEL_NORMAL_OPERATION VALUE 0x0
  ATEST1_SEL_ERR_AMP_OUT VALUE 0x1
  ATEST1_SEL_VREF_DAC VALUE 0x2
  ATEST1_SEL_VRAMP_PK VALUE 0x3
  ATEST1_SEL_VREF_RESET VALUE 0x4
  ATEST1_SEL_VRAMP VALUE 0x5
  ATEST1_SEL_VFB_DIV_PFM VALUE 0x6
  ATEST1_SEL_ERR_AMP_IN_MNS VALUE 0x7
 DTEST1_SEL BIT[4:2]
  DTEST1_SEL_NORMAL_OPERATION VALUE 0x0
  DTEST1_SEL_BUCK_CLK VALUE 0x1
  DTEST1_SEL_PERPH_EN VALUE 0x2
  DTEST1_SEL_PULSE_SKIP_FSM VALUE 0x3
  DTEST1_SEL_PWM_COMP VALUE 0x4
  DTEST1_SEL_LO_COMP_FSM VALUE 0x5
  DTEST1_SEL_PFM_COMP_FSM VALUE 0x6
  DTEST1_SEL_MODE_FSM VALUE 0x7
 TRIM_CALIB_EN BIT[1]
  TRIM_CALIB_EN_FALSE VALUE 0x0
  TRIM_CALIB_EN_TRUE VALUE 0x1
 OPEN_LOOP_TEST_EN BIT[0]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

CTLR_TEST2 ADDRESS 0x00E3 RW
CTLR_TEST2 RESET_VALUE 0x00
 ATEST2_SEL BIT[7:5]
  ATEST2_SEL_NORMAL_OPERATION VALUE 0x0
  ATEST2_SEL_VREF_DAC_EA VALUE 0x1
  ATEST2_SEL_A_REG_GNDC VALUE 0x2
  ATEST2_SEL_VRAMP_BOT VALUE 0x3
  ATEST2_SEL_ERRAMP_OUT VALUE 0x4
  ATEST2_SEL_AVDD VALUE 0x5
  ATEST2_SEL_VFB_DIV_PSKIP VALUE 0x6
  ATEST2_SEL_VOUT_SNS VALUE 0x7
 DTEST2_SEL BIT[4:2]
  DTEST2_SEL_NORMAL_OPERATION VALUE 0x0
  DTEST2_SEL_CLK_LFRC VALUE 0x1
  DTEST2_SEL_PERPH_EN_DLY VALUE 0x2
  DTEST2_SEL_PDRV_EXTEND VALUE 0x3
  DTEST2_SEL_PS_EXIT VALUE 0x4
  DTEST2_SEL_PS_ENTER_WIN VALUE 0x5
  DTEST2_SEL_IPLIM_INT_MODE VALUE 0x6
  DTEST2_SEL_FORCE_PS_FOLDBACK VALUE 0x7

CTLR_TEST3 ADDRESS 0x00E4 RW
CTLR_TEST3 RESET_VALUE 0x00
 DTEST3_SEL BIT[4:2]
  DTEST3_SEL_NORMAL_OPERATION VALUE 0x0
  DTEST3_SEL_ERRAMP_DIG VALUE 0x1
  DTEST3_SEL_VRAMP_COMP_DIG VALUE 0x2
  DTEST3_SEL_PFM_COMP_CNTR VALUE 0x3
  DTEST3_SEL_VDIP_COMP VALUE 0x4
  DTEST3_SEL_TRIM_MUX_OUT VALUE 0x5
  DTEST3_SEL_CLAMP_ON VALUE 0x6
  DTEST3_SEL_RAMP_RST VALUE 0x7

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x05
 TRIM_NUM BIT[7:0]

CAL_MANUAL ADDRESS 0x00F1 RW
CAL_MANUAL RESET_VALUE 0x08
 MAN_CAL BIT[4:0]

CTL_TRIM1 ADDRESS 0x00F2 RW
CTL_TRIM1 RESET_VALUE 0x08
 PWM_THRES_TRIM BIT[3:0]

CTL_TRIM2 ADDRESS 0x00F3 RW
CTL_TRIM2 RESET_VALUE 0x08
 PFM_COMP_TRIM BIT[3:0]

CTL_TRIM3 ADDRESS 0x00F4 RW
CTL_TRIM3 RESET_VALUE 0x10
 VDIP_COMP_TRIM BIT[4:0]

CTL_TRIM4 ADDRESS 0x00F5 RW
CTL_TRIM4 RESET_VALUE 0x10
 PWM_RAMP_PEAK_TRIM BIT[4:0]

S6_PS_BASE BASE 0x00012400 s6_psaddr 31:0

 s6_ps MODULE OFFSET=S6_PS_BASE+0x00000000 MAX=S6_PS_BASE+0x000000FF APRE=S6_PS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S6_PS_BASE.S6_PS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
 TYPE BIT[7:0]
  HFS_BUCK VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x12
 SUBTYPE BIT[7:0]
  PSLV_1P5A VALUE 0x12
  PSLV_2A VALUE 0x13
  PSLV_2P5A VALUE 0x14
  PSLV_3P5A VALUE 0x16
  PSHV_1A VALUE 0x21
  PSHV_1P5A VALUE 0x22
  PSHV_3A VALUE 0x25

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0x00
 CAL_COMP_STATE BIT[7]
  CAL_COMP_STATE_FALSE VALUE 0x0
  CAL_COMP_STATE_TRUE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_PRESENT_FALSE VALUE 0x0
  ECM_PRESENT_TRUE VALUE 0x1

PFM_FREQ_CTL ADDRESS 0x0044 RW
PFM_FREQ_CTL RESET_VALUE 0x00
 PFM_FREQ_DITH_EN BIT[7]
  PFM_DITHERING_EN_FALSE VALUE 0x0
  PFM_DITHERING_EN_TRUE VALUE 0x1

PFM_FREQ_CFG ADDRESS 0x0045 RW
PFM_FREQ_CFG RESET_VALUE 0x00
 FREQ_DITH_NUMBIT_SEL BIT[3]
  NUMBIT_SEL_2B VALUE 0x0
  NUMBIT_SEL_3B VALUE 0x1
 DITH_TIMING_CTL BIT[2:0]
  DITH_CTL_PFM_COMP_CLK VALUE 0x0
  DITH_CTL_PFM_COMP_DIV4_CLK VALUE 0x1
  DITH_CTL_PFM_COMP_DIV32_CLK VALUE 0x2
  DITH_CTL_PFM_COMP_DIV128_CLK VALUE 0x3
  DITH_CTL_LFRC_CLK VALUE 0x4
  DITH_CTL_LFRC_DIV4_CLK VALUE 0x5
  DITH_CTL_LFRC_DIV32_CLK VALUE 0x6
  DITH_CTL_LFRC_DIV128_CLK VALUE 0x7

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0x57
 CURRENT_LIM_AUTOINT_SEL BIT[7:4]
 CURRENT_LIM_PWM_SEL BIT[3:0]

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x87
 PFM_PWM_CURRENT_LIM_EN BIT[7]
  CURRENT_LIM_EN_FALSE VALUE 0x0
  CURRENT_LIM_EN_TRUE VALUE 0x1
 CURRENT_LIM_PFM_SEL BIT[3:0]

ILIM_SS_CTL ADDRESS 0x004C RW
ILIM_SS_CTL RESET_VALUE 0x09
 ILIM_SS_SEL BIT[3:0]

ISNS_THRES ADDRESS 0x005A RW
ISNS_THRES RESET_VALUE 0x55
 PFM_ENTRY_AUTO BIT[7:4]
 PS_ENTRY_PWM BIT[3:0]

QM_PS_ENTRY ADDRESS 0x0063 RW
QM_PS_ENTRY RESET_VALUE 0x05
 QMODE_PS_ENTRY BIT[3:0]
  QMODE_PS_ENTRY_0 VALUE 0x0
  QMODE_PS_ENTRY_1 VALUE 0x1
  QMODE_PS_ENTRY_2 VALUE 0x2
  QMODE_PS_ENTRY_3 VALUE 0x3
  QMODE_PS_ENTRY_4 VALUE 0x4
  QMODE_PS_ENTRY_5 VALUE 0x5
  QMODE_PS_ENTRY_6 VALUE 0x6
  QMODE_PS_ENTRY_7 VALUE 0x7
  QMODE_PS_ENTRY_8 VALUE 0x8
  QMODE_PS_ENTRY_9 VALUE 0x9
  QMODE_PS_ENTRY_10 VALUE 0xA
  QMODE_PS_ENTRY_11 VALUE 0xB
  QMODE_PS_ENTRY_12 VALUE 0xC
  QMODE_PS_ENTRY_13 VALUE 0xD
  QMODE_PS_ENTRY_14 VALUE 0xE
  QMODE_PS_ENTRY_15 VALUE 0xF

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
 P_SWITCH_SIZE BIT[7:6]
  P_SWITCH_SIZE_1_MIN VALUE 0x0
  P_SWITCH_SIZE_1_DIV_4 VALUE 0x1
  P_SWITCH_SIZE_1_DIV_2 VALUE 0x2
  P_SWITCH_SIZE_1_DIV_1 VALUE 0x3
 N_SWITCH_SIZE BIT[5:4]
  N_SWITCH_SIZE_1_MIN VALUE 0x0
  N_SWITCH_SIZE_1_DIV_4 VALUE 0x1
  N_SWITCH_SIZE_1_DIV_2 VALUE 0x2
  N_SWITCH_SIZE_1_DIV_1 VALUE 0x3
 P_OFF_DRIVER_SIZE BIT[3]
  P_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 P_ON_DRIVER_SIZE BIT[2]
  P_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  P_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_ON_DRIVER_SIZE BIT[1]
  N_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
 N_OFF_DRIVER_SIZE BIT[0]
  N_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
  N_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1

DEAD_TIME_CTRL ADDRESS 0x0072 RW
DEAD_TIME_CTRL RESET_VALUE 0x0A
 NSW_DEAD_TIME BIT[3:2]
  NSW_DEAD_TIME_1P5_NS VALUE 0x0
  NSW_DEAD_TIME_2P4_NS VALUE 0x1
  NSW_DEAD_TIME_3P3_NS VALUE 0x2
  NSW_DEAD_TIME_4P4_NS VALUE 0x3
 PSW_DEAD_TIME BIT[1:0]
  PSW_DEAD_TIME_2P0_NS VALUE 0x0
  PSW_DEAD_TIME_2P4_NS VALUE 0x1
  PSW_DEAD_TIME_3P2_NS VALUE 0x2
  PSW_DEAD_TIME_4P4_NS VALUE 0x3

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
 MIN_PON BIT[2:1]
  MIN_PON_DISABLED VALUE 0x0
  MIN_PON_15NS_OR_25NS VALUE 0x1
  MIN_PON_40NS_OR_50NS VALUE 0x2
  MIN_PON_60NS_OR_70NS VALUE 0x3
 ISNS_BLNK_TIME BIT[0]
  ISNS_BLNK_TIME_25NS VALUE 0x0
  ISNS_BLNK_TIME_15NS VALUE 0x1

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
 INZERO_EN BIT[7]
  INZERO_EN_FALSE VALUE 0x0
  INZERO_EN_TRUE VALUE 0x1
 INZERO_OFFSET BIT[3:2]
  INZERO_OFFSET_NO_OFFSET VALUE 0x0
  INZERO_OFFSET_NEG_3MV VALUE 0x1
  INZERO_OFFSET_POS_1P5MV VALUE 0x2
  INZERO_OFFSET_POS_3MV VALUE 0x3
 INZERO_FORCE BIT[1]
  INZERO_FORCE_DISABLE VALUE 0x0
  INZERO_FORCE_ENABLE VALUE 0x1

DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x00
 FSM_LAT_DIS BIT[0]
  FSM_DISABLE_LATCH_FALSE VALUE 0x0
  FSM_DISABLE_LATCH_TRUE VALUE 0x1

CAL_EN_CTL1 ADDRESS 0x0078 RW
CAL_EN_CTL1 RESET_VALUE 0x00
 IPLIM_TRIM_CAL_EN BIT[7]
  IPLIM_TRIM_CAL_EN_FALSE VALUE 0x0
  IPLIM_TRIM_CAL_EN_TRUE VALUE 0x1
 AUTO_THRES_TRIM_CAL_EN BIT[6]
  AUTO_THRES_TRIM_CAL_EN_FALSE VALUE 0x0
  AUTO_THRES_TRIM_CAL_EN_TRUE VALUE 0x1
 INZERO_TRIM_CAL_EN BIT[5]
  INZERO_TRIM_CAL_EN_FALSE VALUE 0x0
  INZERO_TRIM_CAL_EN_TRUE VALUE 0x1

PWR_STG_MISC ADDRESS 0x007E RW
PWR_STG_MISC RESET_VALUE 0x00
 SPARE_7 BIT[7]
 SPARE_6 BIT[6]
  PWM_CURRENT_LIMIT_THRESH_NORMAL VALUE 0x0
  PWM_CURRENT_LIMIT_THRESH_EXTEND VALUE 0x1
 SPARE_5 BIT[5]
  DUTY_EST_CLK_SEL_BIT1_FALSE VALUE 0x0
  DUTY_EST_CLK_SEL_BIT1_TRUE VALUE 0x1
 SPARE_4 BIT[4]
  DUTY_EST_CLK_SEL_BIT0_FALSE VALUE 0x0
  DUTY_EST_CLK_SEL_BIT0_TRUE VALUE 0x1
 SPARE_3 BIT[3]
  AUTO_BLOCK_THRESH_NORMAL VALUE 0x0
  AUTO_BLOCK_THRESH_HALF VALUE 0x1
 SPARE_2 BIT[2]
  PFM_CURRENT_LIMIT_THRESH_NORMAL VALUE 0x0
  PFM_CURRENT_LIMIT_THRESH_HALF VALUE 0x1
 SPARE_1 BIT[1]
  AUTO_MODE_BW_SEL_NORMAL VALUE 0x0
  AUTO_MODE_BW_SEL_QUARTER VALUE 0x1
 SPARE_0 BIT[0]
  UNUSED_FALSE VALUE 0x0
  UNUSED_TRUE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 W
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

FORCE_FET_TEST ADDRESS 0x00E3 RW
FORCE_FET_TEST RESET_VALUE 0x00
 KELVIN_SENSING_TEST_EN BIT[2]
  KELVIN_SENSING_TEST_NMOS_RON VALUE 0x0
  KELVIN_SENSING_TEST_PMOS_RON VALUE 0x1
 FORCE_PFET_NFET BIT[1:0]
  FORCE_PFET_NFET_NORMAL VALUE 0x0
  FORCE_PFET_NFET_NMOS_ON_PMOS_OFF VALUE 0x1
  FORCE_PFET_NFET_PMOS_ON_NMOS_OFF VALUE 0x2
  FORCE_BOTH_PMOS_NMOS_OFF VALUE 0x3

PWR_STG_TEST1 ADDRESS 0x00E4 RW
PWR_STG_TEST1 RESET_VALUE 0x00
 ATEST1_SEL BIT[7:5]
  ATEST1_NORMAL VALUE 0x0
  ATEST1_FET_KSP1 VALUE 0x1
  ATEST1_REF_KSP1 VALUE 0x2
  ATEST1_UNUSED1 VALUE 0x3
  ATEST1_UNUSED2 VALUE 0x4
  ATEST1_VREF_FILT VALUE 0x5
  ATEST1_VREF_SNS VALUE 0x6
  ATEST1_FLOATING VALUE 0x7
 DTEST1_SEL BIT[4:2]
  DTEST1_MISSION_MODE VALUE 0x0
  DTEST1_D_AUTO_PS_THRES_COMP VALUE 0x1
  DTEST1_D_DC_VOUT_CLK_1 VALUE 0x2
  DTEST1_D_PSW_DRV_SEL VALUE 0x3
  DTEST1_D_INZ_COMP_LOC VALUE 0x4
  DTEST1_D_IPLIM_COMP_LOC VALUE 0x5
  DTEST1_UNUSED VALUE 0x6
  DTEST1_D_NSW_DRV_SEL VALUE 0x7
 OPEN_LOOP_TEST_EN BIT[1]
  OPEN_LOOP_TEST_EN_FALSE VALUE 0x0
  OPEN_LOOP_TEST_EN_TRUE VALUE 0x1

PWR_STG_TEST2 ADDRESS 0x00E5 RW
PWR_STG_TEST2 RESET_VALUE 0x00
 ATEST2_SEL BIT[7:5]
  ATEST2_MISSION_MODE VALUE 0x0
  ATEST2_FET_KSP2 VALUE 0x1
  ATEST2_REF_KSP2 VALUE 0x2
  ATEST2_UNUSED1 VALUE 0x3
  ATEST2_UNUSED2 VALUE 0x4
  ATEST2_VSW_FILT VALUE 0x5
  ATEST2_VSW_SNS VALUE 0x6
  ATEST2_SPARE VALUE 0x7
 DTEST2_SEL BIT[4:2]
  DTEST2_MISSION_MODE VALUE 0x0
  DTEST2_D_END_MIN_PON VALUE 0x1
  DTEST2_D_DC_COMP_OUT VALUE 0x2
  DTEST2_D_PFM_ENTRY_BUF VALUE 0x3
  DTEST2_D_INZ_COMP_EXTEND VALUE 0x4
  DTEST2_D_PGATE_BLNK VALUE 0x5
  DTEST2_UNUSED VALUE 0x6
  DTEST2_D_PSK_ENTRY_BUF VALUE 0x7
 IPLIM_TEST_CTRL BIT[1:0]
  IPLIM_TEST_MODE_CTRL_RESERVED_0 VALUE 0x0
  IPLIM_TEST_MODE_CTRL_RESERVED_1 VALUE 0x1
  IPLIM_TEST_MODE_CTRL_RESERVED_2 VALUE 0x2
  IPLIM_TEST_MODE_CTRL_RESERVED_3 VALUE 0x3

PWR_STG_TEST3 ADDRESS 0x00E6 RW
PWR_STG_TEST3 RESET_VALUE 0x00
 DTEST3_SEL BIT[7:5]
  DTEST3_MISSION_MODE VALUE 0x0
  DTEST3_UNUSED1 VALUE 0x1
  DTEST3_UNUSED2 VALUE 0x2
  DTEST3_UNUSED3 VALUE 0x3
  DTEST3_UNUSED4 VALUE 0x4
  DTEST3_CAL_MUX_FILT_OUT VALUE 0x5
  DTEST3_UNUSED5 VALUE 0x6
  DTEST3_UNUSED6 VALUE 0x7

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x03
 TRIM_NUM BIT[7:0]

PS_TRIM1 ADDRESS 0x00F1 RW
PS_TRIM1 RESET_VALUE 0x08
 IPLIM_TRIM BIT[3:0]

PS_TRIM2 ADDRESS 0x00F2 RW
PS_TRIM2 RESET_VALUE 0x08
 INZERO_TRIM BIT[3:0]

PS_TRIM3 ADDRESS 0x00F3 RW
PS_TRIM3 RESET_VALUE 0x08
 AUTO_THRS_TRIM BIT[3:0]

S6_FREQ_BASE BASE 0x00012500 s6_freqaddr 31:0

 s6_freq MODULE OFFSET=S6_FREQ_BASE+0x00000000 MAX=S6_FREQ_BASE+0x000000FF APRE=S6_FREQ_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.S6_FREQ_BASE.S6_FREQ
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
 SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
 EN_CLK_INT BIT[7]
  FORCE_EN_DISABLED VALUE 0x0
  FORCE_EN_ENABLED VALUE 0x1
 FOLLOW_CLK_SX_REQ BIT[0]
  FALLOW_CLK_REQ_DISABLED VALUE 0x0
  FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x08
 CLK_DIV BIT[3:0]
  FREQ_9M6HZ_0 VALUE 0x0
  FREQ_9M6HZ VALUE 0x1
  FREQ_6M4HZ VALUE 0x2
  FREQ_4M8HZ VALUE 0x3
  FREQ_3M8HZ VALUE 0x4
  FREQ_3M2HZ VALUE 0x5
  FREQ_2M7HZ VALUE 0x6
  FREQ_2M4HZ VALUE 0x7
  FREQ_2M1HZ VALUE 0x8
  FREQ_1M9HZ VALUE 0x9
  FREQ_1M7HZ VALUE 0xA
  FREQ_1M6HZ VALUE 0xB
  FREQ_1M5HZ VALUE 0xC
  FREQ_1M4HZ VALUE 0xD
  FREQ_1M3HZ VALUE 0xE
  FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0A
 CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x23
 GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
 GANG_EN BIT[7]
  GANGING_DISABLED VALUE 0x0
  GANGING_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  RESET_IGNORED VALUE 0x0
  RESET_ARMED VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NORMAL_OPERATION VALUE 0x0
  SOFT_RESET_ASSERTED VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 EN_DTEST BIT[7]
  DTEST_DISABLED VALUE 0x0
  DTEST_ENABLED VALUE 0x1
 DTEST_SEL BIT[6:5]
  DRIVE_DTEST1 VALUE 0x0
  DRIVE_DTEST2 VALUE 0x1
  DRIVE_DTEST3 VALUE 0x2
  DRIVE_DTEST4 VALUE 0x3
 SIG_SEL BIT[4:3]
  DFT_BUCK_CLK VALUE 0x0
  DFT_BUCK_CLK_REQ VALUE 0x1
  DFT_SET_EN VALUE 0x2
  DFT_RESET_EN VALUE 0x3

LDO01_BASE BASE 0x00014000 ldo01addr 31:0

 ldo01 MODULE OFFSET=LDO01_BASE+0x00000000 MAX=LDO01_BASE+0x000000FF APRE=LDO01_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO01_BASE.LDO01
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x43
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xC9
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x04
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x82
 VOLTAGE_STEPPER_EN BIT[7]
  VOLTAGE_STEPPER_DIABLED VALUE 0x0
  VOLTAGE_STEPPER_ENABLED VALUE 0x1
 STEP_DELAY BIT[1:0]
  DELAY_2_CLK VALUE 0x0
  DELAY_4_CLK VALUE 0x1
  DELAY_8_CLK VALUE 0x2
  DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x30
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_SNSFET_DRAIN VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x18
 IB_BOT_CONFIG BIT[7]
 IB_LPM_CONFIG BIT[6]
 IB_EA_CONFIG BIT[5]
 PUP_CLAMP_EN BIT[4]
 PLOW_CLAMP_EN BIT[3]
 GATE_PD1_EN BIT[2]
 GATE_PD2_EN BIT[1]
 OCP_THR_CONFIG BIT[0]

TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x00
 PUP_CLAMP_THR_CONFIG BIT[7]
 PLOW_CLAMP_THR_CONFIG BIT[6]
 STB_CONFIG BIT[5]
 STB_CONFIG2 BIT[4]
 STB_CONFIG3 BIT[3]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x10
 TRIM_CTRL BIT[4:0]

LDO02_BASE BASE 0x00014100 ldo02addr 31:0

 ldo02 MODULE OFFSET=LDO02_BASE+0x00000000 MAX=LDO02_BASE+0x000000FF APRE=LDO02_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO02_BASE.LDO02
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x32
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 DIG_ASSISTED_BYPASS_DETECTED BIT[3]
  DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
  DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xX0
 EA_OUTPUT BIT[7]
  EA_OUT_LOW VALUE 0x0
  EA_OUT_HIGH VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x90
 RET_HYST_HIGH BIT[7:6]
  VSET VALUE 0x0
  VSET_PLUS_2LSB VALUE 0x1
  VSET_PLUS_4LSB VALUE 0x2
  VSET_PLUS_6LSB VALUE 0x3
 RET_HYST_LOW BIT[5:4]
  VSET_ADD_0 VALUE 0x0
  VSET_ADD_1 VALUE 0x1
  VSET_ADD_2 VALUE 0x2
  VSET_ADD_3 VALUE 0x3
 RET_PULSE_EN BIT[3]
  RET_PULSE_DIS VALUE 0x0
  RET_PULSE_EN VALUE 0x1
 RET_PULSE_WIDTH BIT[2]
  RET_PULSE_WIDTH_10US VALUE 0x0
  RET_PULSE_WIDTH_5US VALUE 0x1
 RET_CP_CAP_SIZE BIT[1:0]
  X1 VALUE 0x0
  X1P5 VALUE 0x1
  X2P5 VALUE 0x2
  X4P5 VALUE 0x3

CONFIG_CTL1 ADDRESS 0x0052 RW
CONFIG_CTL1 RESET_VALUE 0x40
 LV_BUFFER_EN BIT[6]
  LV_BUFFER_DISABLED VALUE 0x0
  LV_BUFFER_ENABLED VALUE 0x1
 AMP_BIAS_TURBO BIT[5]
  AMP_BIAS_TURBO_DIS VALUE 0x0
  AMP_BIAS_TURBO_EN VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 DIG_ASSISTED_BYPASS_EN BIT[7]
  DIG_BYPASS_DISABLED VALUE 0x0
  DIG_BYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_EN BIT[6]
  ANA_AUTOBYPASS_DISABLED VALUE 0x0
  ANA_AUTOBYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_THR BIT[1:0]

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
 STEPPER_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 STEP_DELAY BIT[1:0]
  DELAY_2_CLK VALUE 0x0
  DELAY_4_CLK VALUE 0x1
  DELAY_8_CLK VALUE 0x2
  DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_4_5_SCLK VALUE 0x2
  READY_DEB_3_4_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_4_5_SCLK VALUE 0x2
  ERROR_DEB_3_4_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_SNSFET_DRAIN VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  GROUND VALUE 0x0
  STEPPER_DONE_D_A2D_BIAS_READY_A_DI_ENABLE_LDO VALUE 0x1
  D_D2A_BUFF_EN_DO_D_D2A_NPM_EN_DO_D_D2A_LPM_EN_DO VALUE 0x2
  OCP_DETECT_SHUTDOWN_LDO_D_LDO_ENABLED_TO_BUCK_D_A2D_VREG_OK_DI VALUE 0x3
  D_D2A_LDO_VSET_DO_2_0 VALUE 0x4
  D_A2D_RM_VREG_OK_DI_D_A2D_LOW_HR_DETECTED_DI_D_D2A_VSENSE_EN_DO VALUE 0x5
  D_D2A_RET_MODE_EN_DO_D_A2D_RM_READY_DI_D_D2A_AMP_EN_DO VALUE 0x6
  D_A2D_RM_DISCHARGE_STS_DI_D_A2D_RM_CHARGE_STS_DI_GROUND VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 SS_SELECT BIT[6]
  SOFTSTART_SELECT VALUE 0x0
 PBS_TRIM_EN BIT[3]
  PBS_TRIM_DISABLED VALUE 0x0
  PBS_TRIM_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x10
 TRIM_CTRL BIT[4:0]

RM_TRIM_CTRL ADDRESS 0x00F2 RW
RM_TRIM_CTRL RESET_VALUE 0x10
 RM_TRIM_CTRL BIT[4:0]

LDO03_BASE BASE 0x00014200 ldo03addr 31:0

 ldo03 MODULE OFFSET=LDO03_BASE+0x00000000 MAX=LDO03_BASE+0x000000FF APRE=LDO03_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO03_BASE.LDO03
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x43
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xE8
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x03
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x82
 VOLTAGE_STEPPER_EN BIT[7]
  VOLTAGE_STEPPER_DIABLED VALUE 0x0
  VOLTAGE_STEPPER_ENABLED VALUE 0x1
 STEP_DELAY BIT[1:0]
  DELAY_2_CLK VALUE 0x0
  DELAY_4_CLK VALUE 0x1
  DELAY_8_CLK VALUE 0x2
  DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x30
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_SNSFET_DRAIN VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x18
 IB_BOT_CONFIG BIT[7]
 IB_LPM_CONFIG BIT[6]
 IB_EA_CONFIG BIT[5]
 PUP_CLAMP_EN BIT[4]
 PLOW_CLAMP_EN BIT[3]
 GATE_PD1_EN BIT[2]
 GATE_PD2_EN BIT[1]
 OCP_THR_CONFIG BIT[0]

TEST5 ADDRESS 0x00E6 RW
TEST5 RESET_VALUE 0x00
 PUP_CLAMP_THR_CONFIG BIT[7]
 PLOW_CLAMP_THR_CONFIG BIT[6]
 STB_CONFIG BIT[5]
 STB_CONFIG2 BIT[4]
 STB_CONFIG3 BIT[3]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x10
 TRIM_CTRL BIT[4:0]

LDO05_BASE BASE 0x00014400 ldo05addr 31:0

 ldo05 MODULE OFFSET=LDO05_BASE+0x00000000 MAX=LDO05_BASE+0x000000FF APRE=LDO05_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO05_BASE.LDO05
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x31
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 DIG_ASSISTED_BYPASS_DETECTED BIT[3]
  DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
  DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xX0
 EA_OUTPUT BIT[7]
  EA_OUT_LOW VALUE 0x0
  EA_OUT_HIGH VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x90
 RET_HYST_HIGH BIT[7:6]
  VSET VALUE 0x0
  VSET_PLUS_2LSB VALUE 0x1
  VSET_PLUS_4LSB VALUE 0x2
  VSET_PLUS_6LSB VALUE 0x3
 RET_HYST_LOW BIT[5:4]
  VSET_ADD_0 VALUE 0x0
  VSET_ADD_1 VALUE 0x1
  VSET_ADD_2 VALUE 0x2
  VSET_ADD_3 VALUE 0x3
 RET_PULSE_EN BIT[3]
  RET_PULSE_DIS VALUE 0x0
  RET_PULSE_EN VALUE 0x1
 RET_PULSE_WIDTH BIT[2]
  RET_PULSE_WIDTH_10US VALUE 0x0
  RET_PULSE_WIDTH_5US VALUE 0x1
 RET_CP_CAP_SIZE BIT[1:0]
  X1 VALUE 0x0
  X1P5 VALUE 0x1
  X2P5 VALUE 0x2
  X4P5 VALUE 0x3

CONFIG_CTL1 ADDRESS 0x0052 RW
CONFIG_CTL1 RESET_VALUE 0x40
 LV_BUFFER_EN BIT[6]
  LV_BUFFER_DISABLED VALUE 0x0
  LV_BUFFER_ENABLED VALUE 0x1
 AMP_BIAS_TURBO BIT[5]
  AMP_BIAS_TURBO_DIS VALUE 0x0
  AMP_BIAS_TURBO_EN VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 DIG_ASSISTED_BYPASS_EN BIT[7]
  DIG_BYPASS_DISABLED VALUE 0x0
  DIG_BYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_EN BIT[6]
  ANA_AUTOBYPASS_DISABLED VALUE 0x0
  ANA_AUTOBYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_THR BIT[1:0]

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
 STEPPER_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 STEP_DELAY BIT[1:0]
  DELAY_2_CLK VALUE 0x0
  DELAY_4_CLK VALUE 0x1
  DELAY_8_CLK VALUE 0x2
  DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_4_5_SCLK VALUE 0x2
  READY_DEB_3_4_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_4_5_SCLK VALUE 0x2
  ERROR_DEB_3_4_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_SNSFET_DRAIN VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  GROUND VALUE 0x0
  STEPPER_DONE_D_A2D_BIAS_READY_A_DI_ENABLE_LDO VALUE 0x1
  D_D2A_BUFF_EN_DO_D_D2A_NPM_EN_DO_D_D2A_LPM_EN_DO VALUE 0x2
  OCP_DETECT_SHUTDOWN_LDO_D_LDO_ENABLED_TO_BUCK_D_A2D_VREG_OK_DI VALUE 0x3
  D_D2A_LDO_VSET_DO_2_0 VALUE 0x4
  D_A2D_RM_VREG_OK_DI_D_A2D_LOW_HR_DETECTED_DI_D_D2A_VSENSE_EN_DO VALUE 0x5
  D_D2A_RET_MODE_EN_DO_D_A2D_RM_READY_DI_D_D2A_AMP_EN_DO VALUE 0x6
  D_A2D_RM_DISCHARGE_STS_DI_D_A2D_RM_CHARGE_STS_DI_GROUND VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 SS_SELECT BIT[6]
  SOFTSTART_SELECT VALUE 0x0
 PBS_TRIM_EN BIT[3]
  PBS_TRIM_DISABLED VALUE 0x0
  PBS_TRIM_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x10
 TRIM_CTRL BIT[4:0]

RM_TRIM_CTRL ADDRESS 0x00F2 RW
RM_TRIM_CTRL RESET_VALUE 0x10
 RM_TRIM_CTRL BIT[4:0]

LDO06_BASE BASE 0x00014500 ldo06addr 31:0

 ldo06 MODULE OFFSET=LDO06_BASE+0x00000000 MAX=LDO06_BASE+0x000000FF APRE=LDO06_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO06_BASE.LDO06
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x31
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 DIG_ASSISTED_BYPASS_DETECTED BIT[3]
  DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
  DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xX0
 EA_OUTPUT BIT[7]
  EA_OUT_LOW VALUE 0x0
  EA_OUT_HIGH VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x90
 RET_HYST_HIGH BIT[7:6]
  VSET VALUE 0x0
  VSET_PLUS_2LSB VALUE 0x1
  VSET_PLUS_4LSB VALUE 0x2
  VSET_PLUS_6LSB VALUE 0x3
 RET_HYST_LOW BIT[5:4]
  VSET_ADD_0 VALUE 0x0
  VSET_ADD_1 VALUE 0x1
  VSET_ADD_2 VALUE 0x2
  VSET_ADD_3 VALUE 0x3
 RET_PULSE_EN BIT[3]
  RET_PULSE_DIS VALUE 0x0
  RET_PULSE_EN VALUE 0x1
 RET_PULSE_WIDTH BIT[2]
  RET_PULSE_WIDTH_10US VALUE 0x0
  RET_PULSE_WIDTH_5US VALUE 0x1
 RET_CP_CAP_SIZE BIT[1:0]
  X1 VALUE 0x0
  X1P5 VALUE 0x1
  X2P5 VALUE 0x2
  X4P5 VALUE 0x3

CONFIG_CTL1 ADDRESS 0x0052 RW
CONFIG_CTL1 RESET_VALUE 0x40
 LV_BUFFER_EN BIT[6]
  LV_BUFFER_DISABLED VALUE 0x0
  LV_BUFFER_ENABLED VALUE 0x1
 AMP_BIAS_TURBO BIT[5]
  AMP_BIAS_TURBO_DIS VALUE 0x0
  AMP_BIAS_TURBO_EN VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 DIG_ASSISTED_BYPASS_EN BIT[7]
  DIG_BYPASS_DISABLED VALUE 0x0
  DIG_BYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_EN BIT[6]
  ANA_AUTOBYPASS_DISABLED VALUE 0x0
  ANA_AUTOBYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_THR BIT[1:0]

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
 STEPPER_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 STEP_DELAY BIT[1:0]
  DELAY_2_CLK VALUE 0x0
  DELAY_4_CLK VALUE 0x1
  DELAY_8_CLK VALUE 0x2
  DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_4_5_SCLK VALUE 0x2
  READY_DEB_3_4_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_4_5_SCLK VALUE 0x2
  ERROR_DEB_3_4_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_SNSFET_DRAIN VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  GROUND VALUE 0x0
  STEPPER_DONE_D_A2D_BIAS_READY_A_DI_ENABLE_LDO VALUE 0x1
  D_D2A_BUFF_EN_DO_D_D2A_NPM_EN_DO_D_D2A_LPM_EN_DO VALUE 0x2
  OCP_DETECT_SHUTDOWN_LDO_D_LDO_ENABLED_TO_BUCK_D_A2D_VREG_OK_DI VALUE 0x3
  D_D2A_LDO_VSET_DO_2_0 VALUE 0x4
  D_A2D_RM_VREG_OK_DI_D_A2D_LOW_HR_DETECTED_DI_D_D2A_VSENSE_EN_DO VALUE 0x5
  D_D2A_RET_MODE_EN_DO_D_A2D_RM_READY_DI_D_D2A_AMP_EN_DO VALUE 0x6
  D_A2D_RM_DISCHARGE_STS_DI_D_A2D_RM_CHARGE_STS_DI_GROUND VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 SS_SELECT BIT[6]
  SOFTSTART_SELECT VALUE 0x0
 PBS_TRIM_EN BIT[3]
  PBS_TRIM_DISABLED VALUE 0x0
  PBS_TRIM_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x10
 TRIM_CTRL BIT[4:0]

RM_TRIM_CTRL ADDRESS 0x00F2 RW
RM_TRIM_CTRL RESET_VALUE 0x10
 RM_TRIM_CTRL BIT[4:0]

LDO07_BASE BASE 0x00014600 ldo07addr 31:0

 ldo07 MODULE OFFSET=LDO07_BASE+0x00000000 MAX=LDO07_BASE+0x000000FF APRE=LDO07_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO07_BASE.LDO07
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x32
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 DIG_ASSISTED_BYPASS_DETECTED BIT[3]
  DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
  DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xX0
 EA_OUTPUT BIT[7]
  EA_OUT_LOW VALUE 0x0
  EA_OUT_HIGH VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

RETENTION_CTL1 ADDRESS 0x004A RW
RETENTION_CTL1 RESET_VALUE 0x90
 RET_HYST_HIGH BIT[7:6]
  VSET VALUE 0x0
  VSET_PLUS_2LSB VALUE 0x1
  VSET_PLUS_4LSB VALUE 0x2
  VSET_PLUS_6LSB VALUE 0x3
 RET_HYST_LOW BIT[5:4]
  VSET_ADD_0 VALUE 0x0
  VSET_ADD_1 VALUE 0x1
  VSET_ADD_2 VALUE 0x2
  VSET_ADD_3 VALUE 0x3
 RET_PULSE_EN BIT[3]
  RET_PULSE_DIS VALUE 0x0
  RET_PULSE_EN VALUE 0x1
 RET_PULSE_WIDTH BIT[2]
  RET_PULSE_WIDTH_10US VALUE 0x0
  RET_PULSE_WIDTH_5US VALUE 0x1
 RET_CP_CAP_SIZE BIT[1:0]
  X1 VALUE 0x0
  X1P5 VALUE 0x1
  X2P5 VALUE 0x2
  X4P5 VALUE 0x3

CONFIG_CTL1 ADDRESS 0x0052 RW
CONFIG_CTL1 RESET_VALUE 0x40
 LV_BUFFER_EN BIT[6]
  LV_BUFFER_DISABLED VALUE 0x0
  LV_BUFFER_ENABLED VALUE 0x1
 AMP_BIAS_TURBO BIT[5]
  AMP_BIAS_TURBO_DIS VALUE 0x0
  AMP_BIAS_TURBO_EN VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 DIG_ASSISTED_BYPASS_EN BIT[7]
  DIG_BYPASS_DISABLED VALUE 0x0
  DIG_BYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_EN BIT[6]
  ANA_AUTOBYPASS_DISABLED VALUE 0x0
  ANA_AUTOBYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_THR BIT[1:0]

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

STEPPER_CTL ADDRESS 0x0061 RW
STEPPER_CTL RESET_VALUE 0x81
 STEPPER_EN BIT[7]
  STEPPER_DIABLED VALUE 0x0
  STEPPER_ENABLED VALUE 0x1
 STEP_DELAY BIT[1:0]
  DELAY_2_CLK VALUE 0x0
  DELAY_4_CLK VALUE 0x1
  DELAY_8_CLK VALUE 0x2
  DELAY_16_CLK VALUE 0x3

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_4_5_SCLK VALUE 0x2
  READY_DEB_3_4_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_4_5_SCLK VALUE 0x2
  ERROR_DEB_3_4_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_SNSFET_DRAIN VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  GROUND VALUE 0x0
  STEPPER_DONE_D_A2D_BIAS_READY_A_DI_ENABLE_LDO VALUE 0x1
  D_D2A_BUFF_EN_DO_D_D2A_NPM_EN_DO_D_D2A_LPM_EN_DO VALUE 0x2
  OCP_DETECT_SHUTDOWN_LDO_D_LDO_ENABLED_TO_BUCK_D_A2D_VREG_OK_DI VALUE 0x3
  D_D2A_LDO_VSET_DO_2_0 VALUE 0x4
  D_A2D_RM_VREG_OK_DI_D_A2D_LOW_HR_DETECTED_DI_D_D2A_VSENSE_EN_DO VALUE 0x5
  D_D2A_RET_MODE_EN_DO_D_A2D_RM_READY_DI_D_D2A_AMP_EN_DO VALUE 0x6
  D_A2D_RM_DISCHARGE_STS_DI_D_A2D_RM_CHARGE_STS_DI_GROUND VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 SS_SELECT BIT[6]
  SOFTSTART_SELECT VALUE 0x0
 PBS_TRIM_EN BIT[3]
  PBS_TRIM_DISABLED VALUE 0x0
  PBS_TRIM_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x10
 TRIM_CTRL BIT[4:0]

RM_TRIM_CTRL ADDRESS 0x00F2 RW
RM_TRIM_CTRL RESET_VALUE 0x10
 RM_TRIM_CTRL BIT[4:0]

LDO08_BASE BASE 0x00014700 ldo08addr 31:0

 ldo08 MODULE OFFSET=LDO08_BASE+0x00000000 MAX=LDO08_BASE+0x000000FF APRE=LDO08_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO08_BASE.LDO08
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x4F
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x08
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x07
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO09_BASE BASE 0x00014800 ldo09addr 31:0

 ldo09 MODULE OFFSET=LDO09_BASE+0x00000000 MAX=LDO09_BASE+0x000000FF APRE=LDO09_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO09_BASE.LDO09
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x3B
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 DIG_ASSISTED_BYPASS_DETECTED BIT[3]
  DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
  DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xX0
 EA_OUTPUT BIT[7]
  EA_OUT_LOW VALUE 0x0
  EA_OUT_HIGH VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

CONFIG_CTL1 ADDRESS 0x0052 RW
CONFIG_CTL1 RESET_VALUE 0x80
 GATE_PULL_UP_EN BIT[7]
  GATE_PU_DIABLED VALUE 0x0
  GATE_PU_ENABLED VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 DIG_ASSISTED_BYPASS_EN BIT[7]
  DIG_BYPASS_DISABLED VALUE 0x0
  DIG_BYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_EN BIT[6]
  ANA_AUTOBYPASS_DISABLED VALUE 0x0
  ANA_AUTOBYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_THR BIT[1:0]

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_4_5_SCLK VALUE 0x2
  READY_DEB_3_4_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_4_5_SCLK VALUE 0x2
  ERROR_DEB_3_4_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_COMP_IMIRROR VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  GROUND VALUE 0x0
  GROUND_D_A2D_BIAS_READY_A_DI_ENABLE_LDO VALUE 0x1
  D_D2A_BUFF_EN_DO_D_D2A_NPM_EN_DO_D_D2A_LPM_EN_DO VALUE 0x2
  OCP_DETECT_SHUTDOWN_LDO_D_LDO_ENABLED_TO_BUCK_D_A2D_VREG_OK_DI VALUE 0x3
  GROUND_D_D2A_BYPASS_EN_DO_D_A2D_VOUTOK_DI VALUE 0x4
  GROUND_D_A2D_LOW_HR_DETECTED_DI_D_D2A_VSENSE_EN_DO VALUE 0x5
  DIG_ASSIST_AUTOBYP_EXIT_DIG_ASSIST_AUTOBYP_ENTER_D_D2A_AMP_EN_DO VALUE 0x6
  GROUND_GROUND_GROUND VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 AB_PULL_DOWN_EN BIT[7]
  AB_PD_DISABLED VALUE 0x0
  AB_PD_ENABLED VALUE 0x1
 SS_VREF_BUF_EN BIT[6]
  SOFTSTART_VREF_BUF_DIS VALUE 0x0
  SOFTSTART_VREF_BUF_EN VALUE 0x1
 PBS_TRIM_EN BIT[3]
  PBS_TRIM_DISABLED VALUE 0x0
  PBS_TRIM_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[4:0]

LDO10_BASE BASE 0x00014900 ldo10addr 31:0

 ldo10 MODULE OFFSET=LDO10_BASE+0x00000000 MAX=LDO10_BASE+0x000000FF APRE=LDO10_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO10_BASE.LDO10
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x3C
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 DIG_ASSISTED_BYPASS_DETECTED BIT[3]
  DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
  DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xX0
 EA_OUTPUT BIT[7]
  EA_OUT_LOW VALUE 0x0
  EA_OUT_HIGH VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

CONFIG_CTL1 ADDRESS 0x0052 RW
CONFIG_CTL1 RESET_VALUE 0x80
 GATE_PULL_UP_EN BIT[7]
  GATE_PU_DIABLED VALUE 0x0
  GATE_PU_ENABLED VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 DIG_ASSISTED_BYPASS_EN BIT[7]
  DIG_BYPASS_DISABLED VALUE 0x0
  DIG_BYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_EN BIT[6]
  ANA_AUTOBYPASS_DISABLED VALUE 0x0
  ANA_AUTOBYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_THR BIT[1:0]

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_4_5_SCLK VALUE 0x2
  READY_DEB_3_4_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_4_5_SCLK VALUE 0x2
  ERROR_DEB_3_4_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_COMP_IMIRROR VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  GROUND VALUE 0x0
  GROUND_D_A2D_BIAS_READY_A_DI_ENABLE_LDO VALUE 0x1
  D_D2A_BUFF_EN_DO_D_D2A_NPM_EN_DO_D_D2A_LPM_EN_DO VALUE 0x2
  OCP_DETECT_SHUTDOWN_LDO_D_LDO_ENABLED_TO_BUCK_D_A2D_VREG_OK_DI VALUE 0x3
  GROUND_D_D2A_BYPASS_EN_DO_D_A2D_VOUTOK_DI VALUE 0x4
  GROUND_D_A2D_LOW_HR_DETECTED_DI_D_D2A_VSENSE_EN_DO VALUE 0x5
  DIG_ASSIST_AUTOBYP_EXIT_DIG_ASSIST_AUTOBYP_ENTER_D_D2A_AMP_EN_DO VALUE 0x6
  GROUND_GROUND_GROUND VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 AB_PULL_DOWN_EN BIT[7]
  AB_PD_DISABLED VALUE 0x0
  AB_PD_ENABLED VALUE 0x1
 SS_VREF_BUF_EN BIT[6]
  SOFTSTART_VREF_BUF_DIS VALUE 0x0
  SOFTSTART_VREF_BUF_EN VALUE 0x1
 PBS_TRIM_EN BIT[3]
  PBS_TRIM_DISABLED VALUE 0x0
  PBS_TRIM_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[4:0]

LDO11_BASE BASE 0x00014A00 ldo11addr 31:0

 ldo11 MODULE OFFSET=LDO11_BASE+0x00000000 MAX=LDO11_BASE+0x000000FF APRE=LDO11_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO11_BASE.LDO11
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x4D
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x08
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x07
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO12_BASE BASE 0x00014B00 ldo12addr 31:0

 ldo12 MODULE OFFSET=LDO12_BASE+0x00000000 MAX=LDO12_BASE+0x000000FF APRE=LDO12_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO12_BASE.LDO12
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x3C
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 DIG_ASSISTED_BYPASS_DETECTED BIT[3]
  DIG_ASSISTED_BYPASS_NOT_DETECTED VALUE 0x0
  DIG_ASSISTED_BYPASS_DETECTED VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xX0
 EA_OUTPUT BIT[7]
  EA_OUT_LOW VALUE 0x0
  EA_OUT_HIGH VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x00
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x00
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO_INT BIT[7]
  EN_LDO_INT_FALSE VALUE 0x0
  EN_LDO_INT_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x05
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  ACTIVE_BYPASS_LPM VALUE 0x1
  ACTIVE_BYPASS_NPM VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  RETENTION VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

CONFIG_CTL1 ADDRESS 0x0052 RW
CONFIG_CTL1 RESET_VALUE 0x80
 GATE_PULL_UP_EN BIT[7]
  GATE_PU_DIABLED VALUE 0x0
  GATE_PU_ENABLED VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 DIG_ASSISTED_BYPASS_EN BIT[7]
  DIG_BYPASS_DISABLED VALUE 0x0
  DIG_BYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_EN BIT[6]
  ANA_AUTOBYPASS_DISABLED VALUE 0x0
  ANA_AUTOBYPASS_ENABLED VALUE 0x1
 ANA_AUTOBYPASS_THR BIT[1:0]

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xFF
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0F
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_4_5_SCLK VALUE 0x2
  READY_DEB_3_4_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_4_5_SCLK VALUE 0x2
  ERROR_DEB_3_4_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  FOLLOW_GLOBAL_SOFT_RB_FALSE VALUE 0x0
  FOLLOW_GLOBAL_SOFT_RB_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  FOLLOW_OTST2_RB_FALSE VALUE 0x0
  FOLLOW_OTST2_RB_TRUE VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ICOMP VALUE 0x1
  ATEST2_IILIM VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_LDO_VOUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_COMP_IMIRROR VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  GROUND VALUE 0x0
  GROUND_D_A2D_BIAS_READY_A_DI_ENABLE_LDO VALUE 0x1
  D_D2A_BUFF_EN_DO_D_D2A_NPM_EN_DO_D_D2A_LPM_EN_DO VALUE 0x2
  OCP_DETECT_SHUTDOWN_LDO_D_LDO_ENABLED_TO_BUCK_D_A2D_VREG_OK_DI VALUE 0x3
  GROUND_D_D2A_BYPASS_EN_DO_D_A2D_VOUTOK_DI VALUE 0x4
  GROUND_D_A2D_LOW_HR_DETECTED_DI_D_D2A_VSENSE_EN_DO VALUE 0x5
  DIG_ASSIST_AUTOBYP_EXIT_DIG_ASSIST_AUTOBYP_ENTER_D_D2A_AMP_EN_DO VALUE 0x6
  GROUND_GROUND_GROUND VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 AB_PULL_DOWN_EN BIT[7]
  AB_PD_DISABLED VALUE 0x0
  AB_PD_ENABLED VALUE 0x1
 SS_VREF_BUF_EN BIT[6]
  SOFTSTART_VREF_BUF_DIS VALUE 0x0
  SOFTSTART_VREF_BUF_EN VALUE 0x1
 PBS_TRIM_EN BIT[3]
  PBS_TRIM_DISABLED VALUE 0x0
  PBS_TRIM_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[7:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x0F
 TRIM_CTRL BIT[4:0]

LDO13_BASE BASE 0x00014C00 ldo13addr 31:0

 ldo13 MODULE OFFSET=LDO13_BASE+0x00000000 MAX=LDO13_BASE+0x000000FF APRE=LDO13_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO13_BASE.LDO13
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x4F
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x08
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x07
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO14_BASE BASE 0x00014D00 ldo14addr 31:0

 ldo14 MODULE OFFSET=LDO14_BASE+0x00000000 MAX=LDO14_BASE+0x000000FF APRE=LDO14_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO14_BASE.LDO14
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x4D
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x08
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x07
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO15_BASE BASE 0x00014E00 ldo15addr 31:0

 ldo15 MODULE OFFSET=LDO15_BASE+0x00000000 MAX=LDO15_BASE+0x000000FF APRE=LDO15_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO15_BASE.LDO15
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x47
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x08
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x07
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO16_BASE BASE 0x00014F00 ldo16addr 31:0

 ldo16 MODULE OFFSET=LDO16_BASE+0x00000000 MAX=LDO16_BASE+0x000000FF APRE=LDO16_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO16_BASE.LDO16
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x47
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x8C
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0A
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO17_BASE BASE 0x00015000 ldo17addr 31:0

 ldo17 MODULE OFFSET=LDO17_BASE+0x00000000 MAX=LDO17_BASE+0x000000FF APRE=LDO17_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO17_BASE.LDO17
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x47
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x08
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x07
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO18_BASE BASE 0x00015100 ldo18addr 31:0

 ldo18 MODULE OFFSET=LDO18_BASE+0x00000000 MAX=LDO18_BASE+0x000000FF APRE=LDO18_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO18_BASE.LDO18
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x46
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x22
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0B
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

LDO19_BASE BASE 0x00015200 ldo19addr 31:0

 ldo19 MODULE OFFSET=LDO19_BASE+0x00000000 MAX=LDO19_BASE+0x000000FF APRE=LDO19_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.LDO19_BASE.LDO19
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[2:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
 DIG_MAJOR BIT[2:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[2:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
 ANA_MAJOR BIT[2:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x49
 SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
 VREG_READY BIT[7]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_ERROR BIT[6]
  LDO_NO_ERR VALUE 0x0
  LDO_ERR VALUE 0x1
 VREG_OCP BIT[5]
  NO_OCP VALUE 0x0
  OCP VALUE 0x1
 NPM_TRUE BIT[4]
  NOT_LDO_ON_OR_NOT_NPM VALUE 0x0
  LDO_ON_NPM VALUE 0x1
 BYP_TRUE BIT[3]
  NOT_LDO_ON_OR_NOT_BYPASS VALUE 0x0
  LDO_ON_BYPASS VALUE 0x1
 STEPPER_DONE BIT[2]
  STEPPER_NOT_DONE VALUE 0x0
  STEPPER_DONE VALUE 0x1

STATUS4 ADDRESS 0x000B R
STATUS4 RESET_VALUE 0x00
 ECM_PRESENT BIT[4]
  ECM_NOT_PRESENT VALUE 0x0
  ECM_PRESENT VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 VREG_READY_RT_STS BIT[1]
  LDO_NOT_READY VALUE 0x0
  LDO_READY VALUE 0x1
 VREG_FAULT_RT_STS BIT[0]
  LDO_NO_FAULT VALUE 0x0
  LDO_FAULT VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 VREG_READY_TYPE BIT[1]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1
 VREG_FAULT_TYPE BIT[0]
  EDGE_TRIGGERED VALUE 0x0
  LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 VREG_READY_HIGH BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_HIGH BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 VREG_READY_LOW BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 VREG_FAULT_LOW BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 VREG_READY_LATCHED_CLR BIT[1]
 VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 VREG_READY_EN_SET BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 VREG_FAULT_EN_SET BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 VREG_READY_EN_CLR BIT[1]
 VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 VREG_READY_LATCHED_STS BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1
 VREG_FAULT_LATCHED_STS BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 VREG_READY_PENDING_STS BIT[1]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1
 VREG_FAULT_PENDING_STS BIT[0]
  NO_INT_PENDING VALUE 0x0
  INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  INT_MID_SEL_0 VALUE 0x0
  INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  INT_PRIORITY_SR VALUE 0x0
  INT_PRIORITY_A VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xE4
 VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x0C
 VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
 VSET_VALID_LB BIT[7:3]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
 VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
 MODE_PRIMARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
 EN_LDO BIT[7]
  EN_LDO_FALSE VALUE 0x0
  EN_LDO_TRUE VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
 MODE_FOLLOW_PMIC_AWAKE BIT[7]
  MODE_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  MODE_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN2 BIT[6]
  MODE_FOLLOW_HW_EN2_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN2_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN1 BIT[5]
  MODE_FOLLOW_HW_EN1_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN1_TRUE VALUE 0x1
 MODE_FOLLOW_HW_EN0 BIT[4]
  MODE_FOLLOW_HW_EN0_FALSE VALUE 0x0
  MODE_FOLLOW_HW_EN0_TRUE VALUE 0x1
 EN_FOLLOW_PMIC_AWAKE BIT[3]
  EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
  EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN2 BIT[2]
  EN_FOLLOW_HW_EN2_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN2_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN1 BIT[1]
  EN_FOLLOW_HW_EN1_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN1_TRUE VALUE 0x1
 EN_FOLLOW_HW_EN0 BIT[0]
  EN_FOLLOW_HW_EN0_FALSE VALUE 0x0
  EN_FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
 STRONG_PD_EN BIT[7]
  STRONG_PD_ALWAYS_OFF VALUE 0x0
  STRONG_PD_WHEN_LDO_IS_OFF VALUE 0x1
 WEAK_PD_EN BIT[6]
  WEAK_PD_DISABLED VALUE 0x0
  WEAK_PD_WHEN_LDO_IS_OFF VALUE 0x1
 LEAK_PD_EN BIT[3]
  LEAKAGE_PD_ALWAYS_DISABLED VALUE 0x0
  LEAKAGE_PD_ALWAYS_ENABLED VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
 MODE_SECONDARY BIT[2:0]
  UNUSED_0 VALUE 0x0
  UNUSED_1 VALUE 0x1
  UNUSED_2 VALUE 0x2
  FORCED_BYPASS VALUE 0x3
  UNUSED_4 VALUE 0x4
  LPM VALUE 0x5
  UNUSED_6 VALUE 0x6
  NPM VALUE 0x7

PBS_VOTE_CTL ADDRESS 0x004F RW
PBS_VOTE_CTL RESET_VALUE 0x00
 PBS_EN BIT[7]
  PBS_EN_FALSE VALUE 0x0
  PBS_EN_TRUE VALUE 0x1
 PBS_MODE BIT[6]
  PBS_MODE_FALSE VALUE 0x0
  PBS_MODE_TRUE VALUE 0x1

BYPASS_CTL1 ADDRESS 0x0053 RW
BYPASS_CTL1 RESET_VALUE 0x01
 SMART_BYPASS_ENTRY_EN BIT[0]
  SMART_BYPASS_DISABLED VALUE 0x0
  SMART_BYPASS_ENABLED VALUE 0x1

BYPASS_CTL2 ADDRESS 0x0054 RW
BYPASS_CTL2 RESET_VALUE 0x00
 DIG_BYPASS_ALLOWED BIT[0]
  DIG_BYPASS_NOT_ALLOWED VALUE 0x0
  DIG_BYPASS_ALLOWED VALUE 0x1

OCP_CTL1 ADDRESS 0x0066 RW
OCP_CTL1 RESET_VALUE 0xD0
 OCP_EN BIT[7]
  OCP_DISABLED VALUE 0x0
  OCP_ENABLED VALUE 0x1
 OCP_SELF_SHUTDOWN_EN BIT[6]
  OCP_SELF_SHUTDOWN_DISABLED VALUE 0x0
  OCP_SELF_SHUTDOWN_ENABLED VALUE 0x1
 OCP_DEB BIT[5:4]
  DEB_4_SCLK VALUE 0x0
  DEB_8_SCLK VALUE 0x1
  DEB_16_SCLK VALUE 0x2
  DEB_32_SCLK VALUE 0x3
 OCP_GLOBAL_BROADCAST_EN BIT[2]
  OCP_GLOBAL_BROADCAST_DISABLED VALUE 0x0
  OCP_GLOBAL_BROADCAST_ENABLED VALUE 0x1
 OCP_STATUS_CLR BIT[1]
 OCP_TESTMODE_EN BIT[0]
  OCP_TESTMODE_DISABLED VALUE 0x0
  OCP_TESTMODE_ENABLED VALUE 0x1

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0xD8
 ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x0D
 ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
 VREG_READY_DEB BIT[5:4]
  READY_DEB_1_2_SCLK VALUE 0x0
  READY_DEB_2_3_SCLK VALUE 0x1
  READY_DEB_3_4_SCLK VALUE 0x2
  READY_DEB_4_5_SCLK VALUE 0x3
 VREG_ERROR_DEB BIT[1:0]
  ERROR_DEB_1_2_SCLK VALUE 0x0
  ERROR_DEB_2_3_SCLK VALUE 0x1
  ERROR_DEB_3_4_SCLK VALUE 0x2
  ERROR_DEB_4_5_SCLK VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]
  SEC_LOCKED VALUE 0x00
  SEC_UNLOCK VALUE 0xA5

PERPH_RESET_CTL1 ADDRESS 0x00D8 RW
PERPH_RESET_CTL1 RESET_VALUE 0x00
 ENABLE_PRESET BIT[0]
  ENABLE_PRESET_FALSE VALUE 0x0
  ENABLE_PRESET_TRUE VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x07
 FOLLOW_WARM_RB BIT[2]
  FOLLOW_WARM_RB_FALSE VALUE 0x0
  FOLLOW_WARM_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  FOLLOW_SHUTDOWN1_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN1_RB_TRUE VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  FOLLOW_SHUTDOWN2_RB_FALSE VALUE 0x0
  FOLLOW_SHUTDOWN2_RB_TRUE VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  LOCAL_SOFT_RESET_FALSE VALUE 0x0
  LOCAL_SOFT_RESET_TRUE VALUE 0x1

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 VREG_READY_TEST_VAL BIT[1]
  VREG_READY_TEST_VAL_0 VALUE 0x0
  VREG_READY_TEST_VAL_1 VALUE 0x1
 VREG_FAULT_TEST_VAL BIT[0]
  VREG_FAULT_TEST_VAL_0 VALUE 0x0
  VREG_FAULT_TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST2 BIT[7:4]
  ATEST2_NONE VALUE 0x0
  ATEST2_ISENSE VALUE 0x1
  ATEST2_ILOOP_BIAS VALUE 0x2
  ATEST2_LDO_IN VALUE 0x3
  ATEST2_OCP_CTL VALUE 0x4
 ATEST1 BIT[3:0]
  ATEST1_NONE VALUE 0x0
  ATEST1_VREG_OK VALUE 0x1
  ATEST1_VLOOP_BUF_OUT VALUE 0x2
  ATEST1_VSENSE VALUE 0x3
  ATEST1_FB_NODE VALUE 0x4
  ATEST1_COMP_NODE VALUE 0x5
  ATEST1_CLAMP_ISENSE VALUE 0x6
  ATEST1_PASS_DEV_GATE VALUE 0x7

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 I_TST_EN BIT[7]
  I_TST_DISABLED VALUE 0x0
  I_TST_ENABLED VALUE 0x1
 DTEST BIT[2:0]
  DTEST0 VALUE 0x0
  DTEST1 VALUE 0x1
  DTEST2 VALUE 0x2
  DTEST3 VALUE 0x3
  DTEST4 VALUE 0x4
  DTEST5 VALUE 0x5
  DTEST6 VALUE 0x6
  DTEST7 VALUE 0x7

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x11
 CHANNEL_BUF_EN BIT[6]
  CHANNEL_BUF_DISABLED VALUE 0x0
  CHANNEL_BUF_ENABLED VALUE 0x1
 START_UP_RAMP_EN BIT[4]
  START_UP_RAMP_DISABLED VALUE 0x0
  START_UP_RAMP_ENABLED VALUE 0x1
 FORCE_PULSE_EN BIT[1]
  FORCE_PULSE_DISABLED VALUE 0x0
  FORCE_PULSE_ENABLED VALUE 0x1
 LPM_FOLLOW_PULSE_EN BIT[0]
  LPM_FOLLOW_PULSE_DISABLED VALUE 0x0
  LPM_FOLLOW_PULSE_ENABLED VALUE 0x1

TEST4 ADDRESS 0x00E5 RW
TEST4 RESET_VALUE 0x9A
 HLH_CLAMP_EN BIT[7]
  HLH_CLAMP_DISABLED VALUE 0x0
  HLH_CLAMP_ENABLED VALUE 0x1
 HLH_CLAMP_TRIM BIT[6:5]
 AUTOBYP_CLAMP_EN BIT[4]
  AUTOBYP_CLAMP_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_ENABLED VALUE 0x1
 AUTOBYP_CLAMP_CTL BIT[3:2]
  AUTOBYP_CLAMP_CTL_DISABLED VALUE 0x0
  AUTOBYP_CLAMP_CTL_ENABLED VALUE 0x1
 STRONG_CLAMP_EN BIT[1]
  STRONG_CLAMP_DISABLED VALUE 0x0
  STRONG_CLAMP_ENABLED VALUE 0x1

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x01
 TRIM_NUM BIT[1:0]

TRIM_CTRL ADDRESS 0x00F1 RW
TRIM_CTRL RESET_VALUE 0x20
 TRIM_CTRL BIT[5:0]

HAPTICS_BASE BASE 0x0001C000 hapticsaddr 31:0

 haptics MODULE OFFSET=HAPTICS_BASE+0x00000000 MAX=HAPTICS_BASE+0x000000FF APRE=HAPTICS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.HAPTICS_BASE.HAPTICS
REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
 DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
 DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
 ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
 ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x15
 TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
 SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x000A R
STATUS_1 RESET_VALUE 0x00
 EN_STS BIT[7]
  DISABLED VALUE 0x0
  ENABLED VALUE 0x1
 AUTO_RES_ERROR BIT[4]
 SC_FLAG BIT[3]
  NO_SC VALUE 0x0
  SC_DET VALUE 0x1
 OC_FLAG BIT[2]
 BUSY BIT[1]
  IDLE VALUE 0x0
  BUSY VALUE 0x1
 PLAY_STS BIT[0]

LRA_AUTO_RES_LO ADDRESS 0x000B R
LRA_AUTO_RES_LO RESET_VALUE 0x00
 PERIOD BIT[7:0]

LRA_AUTO_RES_HI ADDRESS 0x000C R
LRA_AUTO_RES_HI RESET_VALUE 0x00
 PERIOD BIT[7:4]

LRA_AUTO_RES_ERR_LO ADDRESS 0x000D R
LRA_AUTO_RES_ERR_LO RESET_VALUE 0x00
 PERIOD BIT[7:0]

LRA_AUTO_RES_ERR_HI ADDRESS 0x000E R
LRA_AUTO_RES_ERR_HI RESET_VALUE 0x00
 PERIOD BIT[7:4]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
 AUTO_RES_ERROR BIT[3]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 BUSY BIT[2]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 PLAY BIT[1]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1
 SHORT_CIRCUIT BIT[0]
  INT_RT_STATUS_LOW VALUE 0x0
  INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
 AUTO_RES_ERROR BIT[3]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 BUSY BIT[2]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 PLAY BIT[1]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1
 SHORT_CIRCUIT BIT[0]
  LEVEL VALUE 0x0
  EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
 AUTO_RES_ERROR BIT[3]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 BUSY BIT[2]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 PLAY BIT[1]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1
 SHORT_CIRCUIT BIT[0]
  HIGH_TRIGGER_DISABLED VALUE 0x0
  HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
 AUTO_RES_ERROR BIT[3]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 BUSY BIT[2]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 PLAY BIT[1]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1
 SHORT_CIRCUIT BIT[0]
  LOW_TRIGGER_DISABLED VALUE 0x0
  LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
 AUTO_RES_ERROR BIT[3]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 BUSY BIT[2]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 PLAY BIT[1]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1
 SHORT_CIRCUIT BIT[0]
  INT_DISABLED VALUE 0x0
  INT_ENABLED VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
 AUTO_RES_ERROR BIT[3]
  INT_ENABLED VALUE 0x1
 BUSY BIT[2]
  INT_ENABLED VALUE 0x1
 PLAY BIT[1]
  INT_ENABLED VALUE 0x1
 SHORT_CIRCUIT BIT[0]
  INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
 AUTO_RES_ERROR BIT[3]
  INT_DISABLED VALUE 0x1
 BUSY BIT[2]
  INT_DISABLED VALUE 0x1
 PLAY BIT[1]
  INT_DISABLED VALUE 0x1
 SHORT_CIRCUIT BIT[0]
  INT_DISABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
 AUTO_RES_ERROR BIT[3]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 BUSY BIT[2]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 PLAY BIT[1]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1
 SHORT_CIRCUIT BIT[0]
  NO_INT_LATCHED VALUE 0x0
  INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
 AUTO_RES_ERROR BIT[3]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 BUSY BIT[2]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 PLAY BIT[1]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1
 SHORT_CIRCUIT BIT[0]
  NO_INT_PENDING VALUE 0x0
  INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
 INT_MID_SEL BIT[1:0]
  MID0 VALUE 0x0
  MID1 VALUE 0x1
  MID2 VALUE 0x2
  MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
 INT_PRIORITY BIT[0]
  SR VALUE 0x0
  A VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
 HAPTICS_EN BIT[7]
  HAPTICS_DIS VALUE 0x0
  HAPTICS_EN VALUE 0x1

EN_CTL2 ADDRESS 0x0048 RW
EN_CTL2 RESET_VALUE 0x03
 DERATE_OTST2_EN BIT[4]
  DERATE_OTST2_DIS VALUE 0x0
  DERATE_OTST2_EN VALUE 0x1
 DERATE_HIGH_IBAT_EN BIT[3]
  DERATE_HIGH_IBAT_DIS VALUE 0x0
  DERATE_HIGH_IBAT_EN VALUE 0x1
 AUTO_STANDBY_EN BIT[1]
  AUTO_STANDBY_DIS VALUE 0x0
  AUTO_STANDBY_EN VALUE 0x1
 BRAKE_EN BIT[0]
  BRAKING_DIS VALUE 0x0
  BRAKING_EN VALUE 0x1

EN_CTL3 ADDRESS 0x004A RW
EN_CTL3 RESET_VALUE 0xFF
 HBRIDGE_EN BIT[7]
  HIGH_Z VALUE 0x0
  HBRIDGE_EN VALUE 0x1
 PWM_SIGNAL_EN BIT[6]
  PWM_ZERO VALUE 0x0
  PWM_SIGNAL_EN VALUE 0x1
 ILIM_EN BIT[5]
  ILIM_DIS VALUE 0x0
  ILIM_EN VALUE 0x1
 ILIM_CC_EN BIT[4]
  CC_DIS VALUE 0x0
  CC_EN VALUE 0x1
 AUTO_RES_RBIAS_EN BIT[3]
  RBIAS_DIS VALUE 0x0
  RBIAS_EN VALUE 0x1
 DAC_EN BIT[2]
  DAC_DIS VALUE 0x0
  DAC_EN VALUE 0x1
 ZX_HYST_EN BIT[1]
  ZX_HYST_DIS VALUE 0x0
  ZX_HYST_EN VALUE 0x1
 PWM_CTL_EN BIT[0]
  PWM_DIS VALUE 0x0
  PWM_CTL_EN VALUE 0x1

AUTO_RES_CTRL ADDRESS 0x004B RW
AUTO_RES_CTRL RESET_VALUE 0x04
 AUTO_RES_EN BIT[7]
  AUTO_RES_DIS VALUE 0x0
  AUTO_RES_EN VALUE 0x1
 SEL_AUTO_RES_PERIOD BIT[6]
  SEL_AUTO_RES_PERIOD_0 VALUE 0x0
  SEL_AUTO_RES_PERIOD_1 VALUE 0x1
 AUTO_RES_CNT_ERR_DELTA BIT[5:4]
  AUTO_RES_CNT_ERR_DELTA_0 VALUE 0x0
  AUTO_RES_CNT_ERR_DELTA_1 VALUE 0x1
  AUTO_RES_CNT_ERR_DELTA_2 VALUE 0x2
  AUTO_RES_CNT_ERR_DELTA_3 VALUE 0x3
 AUTO_RES_ERR_RECOVERY BIT[3]
  AUTO_RES_ERR_RECOVERY_0 VALUE 0x0
  AUTO_RES_ERR_RECOVERY_1 VALUE 0x1
 AUTO_RES_EN_DLY BIT[2:0]
  AUTO_RES_EN_DLY_0 VALUE 0x0
  AUTO_RES_EN_DLY_1 VALUE 0x1
  AUTO_RES_EN_DLY_2 VALUE 0x2
  AUTO_RES_EN_DLY_3 VALUE 0x3
  AUTO_RES_EN_DLY_4 VALUE 0x4
  AUTO_RES_EN_DLY_5 VALUE 0x5
  AUTO_RES_EN_DLY_6 VALUE 0x6
  AUTO_RES_EN_DLY_7 VALUE 0x7

CFG1 ADDRESS 0x004C RW
CFG1 RESET_VALUE 0x00
 ACTUATOR_TYPE BIT[0]
  LRA VALUE 0x0
  ERM VALUE 0x1

CFG2 ADDRESS 0x004D RW
CFG2 RESET_VALUE 0x01
 LRA_RES_TYPE BIT[0]
  SINUSOID VALUE 0x0
  SQUARE VALUE 0x1

SEL ADDRESS 0x004E RW
SEL RESET_VALUE 0x00
 WF_SOURCE BIT[5:4]
  VMAX VALUE 0x0
  BUFFER VALUE 0x1
  AUDIO VALUE 0x2
  EXT_PWM VALUE 0x3
 TRIGGER BIT[0]
  HAPTICS_PLAY VALUE 0x0
  LINE_IN VALUE 0x1

AUTO_RES_CFG ADDRESS 0x004F RW
AUTO_RES_CFG RESET_VALUE 0x0C
 AUTO_RES_MODE BIT[7]
  ZXD VALUE 0x0
  QWD VALUE 0x1
 CAL_DURATION BIT[6:5]
  CAL_DURATION_0 VALUE 0x0
  CAL_DURATION_1 VALUE 0x1
  CAL_DURATION_2 VALUE 0x2
  CAL_DURATION_3 VALUE 0x3
 QWD_DRIVE_DURATION BIT[4]
  QWD_DRIVE_DURATION_0 VALUE 0x0
  QWD_DRIVE_DURATION_1 VALUE 0x1
 CAL_EOP BIT[3]
  CAL_EOP_DISABLE VALUE 0x0
  CAL_EOP_ENABLE VALUE 0x1
 CAL_PERIOD BIT[2:0]
  CAL_PERIOD_OPT1 VALUE 0x0
  CAL_PERIOD_OPT2 VALUE 0x1
  CAL_PERIOD_OPT3 VALUE 0x2
  CAL_PERIOD_OPT4 VALUE 0x3
  CAL_PERIOD_OPT5 VALUE 0x4
  CAL_PERIOD_OPT6 VALUE 0x5
  CAL_PERIOD_OPT7 VALUE 0x6
  CAL_PERIOD_OPT8 VALUE 0x7

SLEW_CFG ADDRESS 0x0050 RW
SLEW_CFG RESET_VALUE 0x00
 SLEW_RATE BIT[0]
  SLEW_6NS VALUE 0x0
  SLEW_16NS VALUE 0x1

VMAX_CFG ADDRESS 0x0051 RW
VMAX_CFG RESET_VALUE 0x22
 SIGN BIT[7]
  FORWARD VALUE 0x0
  REVERSE VALUE 0x1
 OVD BIT[6]
  OVD_DIS VALUE 0x0
  OVD_EN VALUE 0x1
 VMAX BIT[5:1]

ILIM_CFG ADDRESS 0x0052 RW
ILIM_CFG RESET_VALUE 0x00
 ILIM_SEL BIT[0]
  ILIM_400MA VALUE 0x0
  ILIM_800MA VALUE 0x1

SC_DEB_CFG ADDRESS 0x0053 RW
SC_DEB_CFG RESET_VALUE 0x01
 SC_DEB BIT[2:0]
  NO_DEB VALUE 0x0
  DEB_8CLK VALUE 0x1
  DEB_16CLK VALUE 0x2
  DEB_32CLK VALUE 0x3

RATE_CFG1 ADDRESS 0x0054 RW
RATE_CFG1 RESET_VALUE 0x77
 RATE_7_0 BIT[7:0]

RATE_CFG2 ADDRESS 0x0055 RW
RATE_CFG2 RESET_VALUE 0x04
 RATE_11_8 BIT[3:0]

INTERNAL_PWM ADDRESS 0x0056 RW
INTERNAL_PWM RESET_VALUE 0x01
 FREQ_SEL BIT[1:0]
  PWM_INVALID VALUE 0x0
  PWM_505KHZ VALUE 0x1
  PWM_739KHZ VALUE 0x2
  PWM_1076KHZ VALUE 0x3

EXTERNAL_PWM ADDRESS 0x0057 RW
EXTERNAL_PWM RESET_VALUE 0x00
 BIPOLAR_LINE_IN_EN BIT[2]
  BIPOLAR_LINE_IN_DISABLE VALUE 0x0
  BIPOLAR_LINE_IN_ENABLE VALUE 0x1
 FREQ_SEL BIT[1:0]
  EXT_PWM_25KHZ VALUE 0x0
  EXT_PWM_50KHZ VALUE 0x1
  EXT_PWM_75KHZ VALUE 0x2
  EXT_PWM_100KHZ VALUE 0x3

PWM ADDRESS 0x0058 RW
PWM RESET_VALUE 0x01
 CAP_SEL BIT[1:0]
  PWM_CAP_INVALID VALUE 0x0
  PWM_CAP_13PF VALUE 0x1
  PWM_CAP_8P7PF VALUE 0x2
  PWM_CAP_6P5PF VALUE 0x3

SC_CLR ADDRESS 0x0059 W
SC_CLR RESET_VALUE 0x00
 SC_CLR BIT[0]
  SC_DIS VALUE 0x0
  SC_CLR VALUE 0x1

ZX_CFG ADDRESS 0x005A RW
ZX_CFG RESET_VALUE 0x00
 ZX_HYST_SEL BIT[2]
  ZX_HYST_SEL_0 VALUE 0x0
  ZX_HYST_SEL_1 VALUE 0x1
 ZX_DET_DEB BIT[1:0]
  ZX_DET_DEB_0 VALUE 0x0
  ZX_DET_DEB_1 VALUE 0x1
  ZX_DET_DEB_2 VALUE 0x2
  ZX_DET_DEB_3 VALUE 0x3

BRAKE ADDRESS 0x005C RW
BRAKE RESET_VALUE 0x1B
 PATTERN4 BIT[7:6]
  VMAX_ZERO VALUE 0x0
  VMAX_DIV2 VALUE 0x1
  VMAX VALUE 0x2
  VMAX_MULT2 VALUE 0x3
 PATTERN3 BIT[5:4]
  VMAX_ZERO VALUE 0x0
  VMAX_DIV2 VALUE 0x1
  VMAX VALUE 0x2
  VMAX_MULT2 VALUE 0x3
 PATTERN2 BIT[3:2]
  VMAX_ZERO VALUE 0x0
  VMAX_DIV2 VALUE 0x1
  VMAX VALUE 0x2
  VMAX_MULT2 VALUE 0x3
 PATTERN1 BIT[1:0]
  VMAX_ZERO VALUE 0x0
  VMAX_DIV2 VALUE 0x1
  VMAX VALUE 0x2
  VMAX_MULT2 VALUE 0x3

WF_REPEAT ADDRESS 0x005E RW
WF_REPEAT RESET_VALUE 0x00
 WF_REPEAT BIT[6:4]
  WF_REPEAT_1_TIMES VALUE 0x0
  WF_REPEAT_2_TIMES VALUE 0x1
  WF_REPEAT_4_TIMES VALUE 0x2
  WF_REPEAT_8_TIMES VALUE 0x3
  WF_REPEAT_16_TIMES VALUE 0x4
  WF_REPEAT_32_TIMES VALUE 0x5
  WF_REPEAT_64_TIMES VALUE 0x6
  WF_REPEAT_128_TIMES VALUE 0x7
 WF_REPEAT_RSVD BIT[3:2]
 WF_S_REPEAT BIT[1:0]
  WF_S_REPEAT_1_TIMES VALUE 0x0
  WF_S_REPEAT_2_TIMES VALUE 0x1
  WF_S_REPEAT_4_TIMES VALUE 0x2
  WF_S_REPEAT_8_TIMES VALUE 0x3

WF_S1 ADDRESS 0x0060 RW
WF_S1 RESET_VALUE 0x00
 SIGN BIT[7]
  FORWARD VALUE 0x0
  REVERSE VALUE 0x1
 OVD BIT[6]
  OVD_1X VALUE 0x0
  OVD_2X VALUE 0x1
 AMP BIT[5:1]

WF_S2 ADDRESS 0x0061 RW
WF_S2 RESET_VALUE 0x00
 SIGN BIT[7]
  FORWARD VALUE 0x0
  REVERSE VALUE 0x1
 OVD BIT[6]
  OVD_1X VALUE 0x0
  OVD_2X VALUE 0x1
 AMP BIT[5:1]

WF_S3 ADDRESS 0x0062 RW
WF_S3 RESET_VALUE 0x00
 SIGN BIT[7]
  FORWARD VALUE 0x0
  REVERSE VALUE 0x1
 OVD BIT[6]
  OVD_1X VALUE 0x0
  OVD_2X VALUE 0x1
 AMP BIT[5:1]

WF_S4 ADDRESS 0x0063 RW
WF_S4 RESET_VALUE 0x00
 SIGN BIT[7]
  FORWARD VALUE 0x0
  REVERSE VALUE 0x1
 OVD BIT[6]
  OVD_1X VALUE 0x0
  OVD_2X VALUE 0x1
 AMP BIT[5:1]

WF_S5 ADDRESS 0x0064 RW
WF_S5 RESET_VALUE 0x00
 SIGN BIT[7]
  FORWARD VALUE 0x0
  REVERSE VALUE 0x1
 OVD BIT[6]
  OVD_1X VALUE 0x0
  OVD_2X VALUE 0x1
 AMP BIT[5:1]

WF_S6 ADDRESS 0x0065 RW
WF_S6 RESET_VALUE 0x00
 SIGN BIT[7]
  FORWARD VALUE 0x0
  REVERSE VALUE 0x1
 OVD BIT[6]
  OVD_1X VALUE 0x0
  OVD_2X VALUE 0x1
 AMP BIT[5:1]

WF_S7 ADDRESS 0x0066 RW
WF_S7 RESET_VALUE 0x00
 SIGN BIT[7]
  FORWARD VALUE 0x0
  REVERSE VALUE 0x1
 OVD BIT[6]
  OVD_1X VALUE 0x0
  OVD_2X VALUE 0x1
 AMP BIT[5:1]

WF_S8 ADDRESS 0x0067 RW
WF_S8 RESET_VALUE 0x00
 SIGN BIT[7]
  FORWARD VALUE 0x0
  REVERSE VALUE 0x1
 OVD BIT[6]
  OVD_1X VALUE 0x0
  OVD_2X VALUE 0x1
 AMP BIT[5:1]

PLAY ADDRESS 0x0070 W
PLAY RESET_VALUE 0x00
 PLAY BIT[7]
  STOP VALUE 0x0
  PLAY VALUE 0x1
 PAUSE BIT[0]
  CONTINUE VALUE 0x0
  PAUSE VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
 SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
 FOLLOW_GLOBAL_SOFT_RB BIT[0]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
 FOLLOW_OTST2_RB BIT[3]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1
 FOLLOW_WARM_RB BIT[2]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1
 FOLLOW_SHUTDOWN1_RB BIT[1]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1
 FOLLOW_SHUTDOWN2_RB BIT[0]
  IGNORE VALUE 0x0
  FOLLOW VALUE 0x1

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
 LOCAL_SOFT_RESET BIT[0]
  NO_RESET VALUE 0x0
  LOCAL_SOFT_RESET VALUE 0x1

SPARE ADDRESS 0x00DF RW
SPARE RESET_VALUE 0xF0
 RFU BIT[7:0]

INT_TEST1 ADDRESS 0x00E0 RW
INT_TEST1 RESET_VALUE 0x00
 INT_TEST_MODE_EN BIT[7]
  INT_TEST_MODE_DISABLED VALUE 0x0
  INT_TEST_MODE_ENABLED VALUE 0x1

INT_TEST_VAL ADDRESS 0x00E1 RW
INT_TEST_VAL RESET_VALUE 0x00
 AUTO_RES_ERR_INT_VAL BIT[3]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 BUSY_INT_VAL BIT[2]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 PLAY_INT_VAL BIT[1]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1
 SC_INT_VAL BIT[0]
  TEST_VAL_0 VALUE 0x0
  TEST_VAL_1 VALUE 0x1

TEST1 ADDRESS 0x00E2 RW
TEST1 RESET_VALUE 0x00
 ATEST_SEL BIT[3:0]

TEST2 ADDRESS 0x00E3 RW
TEST2 RESET_VALUE 0x00
 EXT_PWM_DTEST_SEL BIT[6:4]
 DTEST_SEL BIT[3:0]

TEST3 ADDRESS 0x00E4 RW
TEST3 RESET_VALUE 0x00
 TM_ILIM_100MA BIT[5]
 TM_HI_Z BIT[4]
 TM_PFET_P_ON BIT[3]
 TM_NFET_P_ON BIT[2]
 TM_PFET_M_ON BIT[1]
 TM_NFET_M_ON BIT[0]

TRIM_NUM ADDRESS 0x00F0 R
TRIM_NUM RESET_VALUE 0x02
 TRIM_NUM BIT[7:0]

REF_BUFF_TRIM ADDRESS 0x00F1 RW
REF_BUFF_TRIM RESET_VALUE 0x20
 EN BIT[7]
  DIS_TRIM VALUE 0x0
  EN_TRIM VALUE 0x1
 CALIB BIT[6]
  DIS_CAL VALUE 0x0
  EN_CAL VALUE 0x1
 CODE BIT[5:0]

ERR_AMP_TRIM ADDRESS 0x00F2 RW
ERR_AMP_TRIM RESET_VALUE 0x20
 EN BIT[7]
  DIS_TRIM VALUE 0x0
  EN_TRIM VALUE 0x1
 CALIB BIT[6]
  DIS_CAL VALUE 0x0
  EN_CAL VALUE 0x1
 CODE BIT[5:0]

SPMI_OPTIONS_BASE BASE 0x00020600 spmi_optionsaddr 31:0

 spmi_options MODULE OFFSET=SPMI_OPTIONS_BASE+0x00000000 MAX=SPMI_OPTIONS_BASE+0x000000FF APRE=SPMI_OPTIONS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.SPMI_OPTIONS_BASE.SPMI_OPTIONS
PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
 SUBTYPE BIT[7:0]
  SPMI_ONLY VALUE 0x01
  SPMI_I2C VALUE 0x05

SPMI_SLAVE_ID0 ADDRESS 0x0044 RW
SPMI_SLAVE_ID0 RESET_VALUE 0x00
 SPMI_SLAVE_ID0 BIT[3:0]
  SID_0 VALUE 0x0
  SID_1 VALUE 0x1
  SID_2 VALUE 0x2
  SID_3 VALUE 0x3
  SID_4 VALUE 0x4
  SID_5 VALUE 0x5
  SID_6 VALUE 0x6
  SID_7 VALUE 0x7
  SID_8 VALUE 0x8
  SID_9 VALUE 0x9
  SID_10 VALUE 0xA
  SID_11 VALUE 0xB
  SID_12 VALUE 0xC
  SID_13 VALUE 0xD
  SID_14 VALUE 0xE
  SID_15 VALUE 0xF

SPMI_SLAVE_ID1 ADDRESS 0x0045 RW
SPMI_SLAVE_ID1 RESET_VALUE 0x01
 SPMI_SLAVE_ID1 BIT[3:0]
  SID_0 VALUE 0x0
  SID_1 VALUE 0x1
  SID_2 VALUE 0x2
  SID_3 VALUE 0x3
  SID_4 VALUE 0x4
  SID_5 VALUE 0x5
  SID_6 VALUE 0x6
  SID_7 VALUE 0x7
  SID_8 VALUE 0x8
  SID_9 VALUE 0x9
  SID_10 VALUE 0xA
  SID_11 VALUE 0xB
  SID_12 VALUE 0xC
  SID_13 VALUE 0xD
  SID_14 VALUE 0xE
  SID_15 VALUE 0xF

SPMI_GROUP_ID0 ADDRESS 0x0046 RW
SPMI_GROUP_ID0 RESET_VALUE 0x0E
 SPMI_GROUP_ID0 BIT[3:0]
  GID_0 VALUE 0x0
  GID_1 VALUE 0x1
  GID_2 VALUE 0x2
  GID_3 VALUE 0x3
  GID_4 VALUE 0x4
  GID_5 VALUE 0x5
  GID_6 VALUE 0x6
  GID_7 VALUE 0x7
  GID_8 VALUE 0x8
  GID_9 VALUE 0x9
  GID_10 VALUE 0xA
  GID_11 VALUE 0xB
  GID_12 VALUE 0xC
  GID_13 VALUE 0xD
  GID_14 VALUE 0xE
  GID_15 VALUE 0xF

SPMI_GROUP_ID1 ADDRESS 0x0047 RW
SPMI_GROUP_ID1 RESET_VALUE 0x0F
 SPMI_GROUP_ID1 BIT[3:0]
  GID_0 VALUE 0x0
  GID_1 VALUE 0x1
  GID_2 VALUE 0x2
  GID_3 VALUE 0x3
  GID_4 VALUE 0x4
  GID_5 VALUE 0x5
  GID_6 VALUE 0x6
  GID_7 VALUE 0x7
  GID_8 VALUE 0x8
  GID_9 VALUE 0x9
  GID_10 VALUE 0xA
  GID_11 VALUE 0xB
  GID_12 VALUE 0xC
  GID_13 VALUE 0xD
  GID_14 VALUE 0xE
  GID_15 VALUE 0xF

PON_OPTIONS_BASE BASE 0x00020800 pon_optionsaddr 31:0

 pon_options MODULE OFFSET=PON_OPTIONS_BASE+0x00000000 MAX=PON_OPTIONS_BASE+0x000000FF APRE=PON_OPTIONS_
-----------------------------------------------------------------
-- Address file automatically generated from Autoreg.
-- !!WARNING!! DONOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-----------------------------------------------------------------

-- PM660.PON_OPTIONS_BASE.PON_OPTIONS
SPMI_SLAVE_RB ADDRESS 0x0043 RW
SPMI_SLAVE_RB RESET_VALUE 0x01
 SPMI_SLAVE_RB BIT[0]
  SPMI_SLAVE_RESET VALUE 0x0
  SPMI_SLAVE_ACTIVE VALUE 0x1
