{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684583189157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684583189157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 19:46:29 2023 " "Processing started: Sat May 20 19:46:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684583189157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684583189157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_ECG -c FPGA_ECG " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_ECG -c FPGA_ECG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684583189157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684583189387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file data_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_gen " "Found entity 1: data_gen" {  } { { "data_gen.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/data_gen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "ipcore/pll_clk.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ziti.v 1 1 " "Found 1 design units, including 1 entities, in source file ziti.v" { { "Info" "ISGN_ENTITY_NAME" "1 ziti " "Found entity 1: ziti" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xinlv.v 1 1 " "Found 1 design units, including 1 entities, in source file xinlv.v" { { "Info" "ISGN_ENTITY_NAME" "1 xinlv " "Found entity 1: xinlv" {  } { { "xinlv.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/xinlv.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave.v 1 1 " "Found 1 design units, including 1 entities, in source file wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave " "Found entity 1: wave" {  } { { "wave.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/wave.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tft_test_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tft_test_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_test_pl " "Found entity 1: TFT_test_pl" {  } { { "TFT_test_pll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_test_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl_top " "Found entity 1: sd_ctrl_top" {  } { { "sd_test.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_test.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "sd_read.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_read.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_initial.v 1 1 " "Found 1 design units, including 1 entities, in source file sd_initial.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_init " "Found entity 1: sd_init" {  } { { "sd_initial.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_initial.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189442 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mid_filter.v(38) " "Verilog HDL information at mid_filter.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "mid_filter.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/mid_filter.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1684583189445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mid_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file mid_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mid_filter " "Found entity 1: mid_filter" {  } { { "mid_filter.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/mid_filter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189447 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "h_m_s.v(69) " "Verilog HDL information at h_m_s.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1684583189448 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "h_m_s h_m_s.v(20) " "Verilog Module Declaration warning at h_m_s.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"h_m_s\"" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 20 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583189448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h_m_s.v 1 1 " "Found 1 design units, including 1 entities, in source file h_m_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 h_m_s " "Found entity 1: h_m_s" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.v 1 1 " "Found 1 design units, including 1 entities, in source file fenpin.v" { { "Info" "ISGN_ENTITY_NAME" "1 fenpin " "Found entity 1: fenpin" {  } { { "fenpin.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/fenpin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189450 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_ctrl.v(92) " "Verilog HDL information at display_ctrl.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1684583189453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_adc_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_adc_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_ADC_SD " "Found entity 1: ctrl_ADC_SD" {  } { { "ctrl_ADC_SD.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ctrl_ADC_SD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "belldrive.v 1 1 " "Found 1 design units, including 1 entities, in source file belldrive.v" { { "Info" "ISGN_ENTITY_NAME" "1 belldrive " "Found entity 1: belldrive" {  } { { "belldrive.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/belldrive.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc128s022.v 1 1 " "Found 1 design units, including 1 entities, in source file adc128s022.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc128s022 " "Found entity 1: adc128s022" {  } { { "adc128s022.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/adc128s022.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189458 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rst_n rst_n FPGA_ECG.v(53) " "Verilog HDL Declaration information at FPGA_ECG.v(53): object \"Rst_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1684583189460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ecg.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ecg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ECG " "Found entity 1: FPGA_ECG" {  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189460 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "TFT_CTRL.v(2) " "Verilog HDL syntax warning at TFT_CTRL.v(2): extra block comment delimiter characters /* within block comment" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1684583189461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tft_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file tft_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_CTRL " "Found entity 1: TFT_CTRL" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "uart_byte_tx.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/uart_byte_tx.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file led_alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_alarm " "Found entity 1: led_alarm" {  } { { "led_alarm.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/led_alarm.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_ECG " "Elaborating entity \"FPGA_ECG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684583189520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_n FPGA_ECG.v(127) " "Verilog HDL or VHDL warning at FPGA_ECG.v(127): object \"rst_n\" assigned a value but never read" {  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1684583189521 "|FPGA_ECG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led FPGA_ECG.v(76) " "Output port \"led\" at FPGA_ECG.v(76) has no driver" {  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1684583189522 "|FPGA_ECG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_byte_tx uart_byte_tx:uart_byte_tx " "Elaborating entity \"uart_byte_tx\" for hierarchy \"uart_byte_tx:uart_byte_tx\"" {  } { { "FPGA_ECG.v" "uart_byte_tx" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "belldrive belldrive:belldrive " "Elaborating entity \"belldrive\" for hierarchy \"belldrive:belldrive\"" {  } { { "FPGA_ECG.v" "belldrive" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 belldrive.v(30) " "Verilog HDL assignment warning at belldrive.v(30): truncated value with size 32 to match size of target (7)" {  } { { "belldrive.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/belldrive.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189525 "|FPGA_ECG|belldrive:belldrive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFT_test_pl TFT_test_pl:TFT_test_pll " "Elaborating entity \"TFT_test_pl\" for hierarchy \"TFT_test_pl:TFT_test_pll\"" {  } { { "FPGA_ECG.v" "TFT_test_pll" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll TFT_test_pl:TFT_test_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"TFT_test_pl:TFT_test_pll\|altpll:altpll_component\"" {  } { { "TFT_test_pll.v" "altpll_component" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_test_pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"TFT_test_pl:TFT_test_pll\|altpll:altpll_component\"" {  } { { "TFT_test_pll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_test_pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component " "Instantiated megafunction \"TFT_test_pl:TFT_test_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10000 " "Parameter \"clk1_divide_by\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 17 " "Parameter \"clk1_multiply_by\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25000 " "Parameter \"clk2_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=TFT_test_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=TFT_test_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189557 ""}  } { { "TFT_test_pll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_test_pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684583189557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tft_test_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tft_test_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 TFT_test_pll_altpll " "Found entity 1: TFT_test_pll_altpll" {  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFT_test_pll_altpll TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated " "Elaborating entity \"TFT_test_pll_altpll\" for hierarchy \"TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:pll_clk_inst " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:pll_clk_inst\"" {  } { { "FPGA_ECG.v" "pll_clk_inst" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:pll_clk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:pll_clk_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "altpll_component" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:pll_clk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:pll_clk_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll_clk.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:pll_clk_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:pll_clk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 20000 " "Parameter \"clk1_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189626 ""}  } { { "ipcore/pll_clk.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684583189626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583189676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583189676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TFT_CTRL TFT_CTRL:TFT_CTRL " "Elaborating entity \"TFT_CTRL\" for hierarchy \"TFT_CTRL:TFT_CTRL\"" {  } { { "FPGA_ECG.v" "TFT_CTRL" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave wave:wave " "Elaborating entity \"wave\" for hierarchy \"wave:wave\"" {  } { { "FPGA_ECG.v" "wave" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189680 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 wave.v(46) " "Verilog HDL assignment warning at wave.v(46): truncated value with size 32 to match size of target (26)" {  } { { "wave.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/wave.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189695 "|FPGA_ECG|wave:wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wave.v(55) " "Verilog HDL assignment warning at wave.v(55): truncated value with size 32 to match size of target (9)" {  } { { "wave.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/wave.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189695 "|FPGA_ECG|wave:wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wave.v(69) " "Verilog HDL assignment warning at wave.v(69): truncated value with size 32 to match size of target (10)" {  } { { "wave.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/wave.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189695 "|FPGA_ECG|wave:wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wave.v(82) " "Verilog HDL assignment warning at wave.v(82): truncated value with size 32 to match size of target (10)" {  } { { "wave.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/wave.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189695 "|FPGA_ECG|wave:wave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wave.v(83) " "Verilog HDL assignment warning at wave.v(83): truncated value with size 32 to match size of target (10)" {  } { { "wave.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/wave.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189695 "|FPGA_ECG|wave:wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h_m_s h_m_s:h_m_s " "Elaborating entity \"h_m_s\" for hierarchy \"h_m_s:h_m_s\"" {  } { { "FPGA_ECG.v" "h_m_s" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 h_m_s.v(48) " "Verilog HDL assignment warning at h_m_s.v(48): truncated value with size 32 to match size of target (5)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 h_m_s.v(49) " "Verilog HDL assignment warning at h_m_s.v(49): truncated value with size 32 to match size of target (6)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 h_m_s.v(57) " "Verilog HDL assignment warning at h_m_s.v(57): truncated value with size 32 to match size of target (6)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 h_m_s.v(64) " "Verilog HDL assignment warning at h_m_s.v(64): truncated value with size 32 to match size of target (6)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 h_m_s.v(74) " "Verilog HDL assignment warning at h_m_s.v(74): truncated value with size 32 to match size of target (5)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour h_m_s.v(83) " "Verilog HDL Always Construct warning at h_m_s.v(83): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 h_m_s.v(83) " "Verilog HDL assignment warning at h_m_s.v(83): truncated value with size 32 to match size of target (4)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hour h_m_s.v(84) " "Verilog HDL Always Construct warning at h_m_s.v(84): variable \"hour\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 h_m_s.v(84) " "Verilog HDL assignment warning at h_m_s.v(84): truncated value with size 32 to match size of target (4)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minute h_m_s.v(85) " "Verilog HDL Always Construct warning at h_m_s.v(85): variable \"minute\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 h_m_s.v(85) " "Verilog HDL assignment warning at h_m_s.v(85): truncated value with size 32 to match size of target (4)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minute h_m_s.v(86) " "Verilog HDL Always Construct warning at h_m_s.v(86): variable \"minute\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 h_m_s.v(86) " "Verilog HDL assignment warning at h_m_s.v(86): truncated value with size 32 to match size of target (4)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second h_m_s.v(87) " "Verilog HDL Always Construct warning at h_m_s.v(87): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 h_m_s.v(87) " "Verilog HDL assignment warning at h_m_s.v(87): truncated value with size 32 to match size of target (4)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "second h_m_s.v(88) " "Verilog HDL Always Construct warning at h_m_s.v(88): variable \"second\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 h_m_s.v(88) " "Verilog HDL assignment warning at h_m_s.v(88): truncated value with size 32 to match size of target (4)" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189698 "|FPGA_ECG|h_m_s:h_m_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fenpin h_m_s:h_m_s\|fenpin:fenpin " "Elaborating entity \"fenpin\" for hierarchy \"h_m_s:h_m_s\|fenpin:fenpin\"" {  } { { "h_m_s.v" "fenpin" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fenpin.v(17) " "Verilog HDL assignment warning at fenpin.v(17): truncated value with size 32 to match size of target (26)" {  } { { "fenpin.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/fenpin.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189700 "|FPGA_ECG|h_m_s:h_m_s|fenpin:fenpin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_ctrl display_ctrl:display_ctrl " "Elaborating entity \"display_ctrl\" for hierarchy \"display_ctrl:display_ctrl\"" {  } { { "FPGA_ECG.v" "display_ctrl" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(114) " "Verilog HDL assignment warning at display_ctrl.v(114): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(115) " "Verilog HDL assignment warning at display_ctrl.v(115): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(126) " "Verilog HDL assignment warning at display_ctrl.v(126): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(127) " "Verilog HDL assignment warning at display_ctrl.v(127): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(138) " "Verilog HDL assignment warning at display_ctrl.v(138): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(139) " "Verilog HDL assignment warning at display_ctrl.v(139): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(153) " "Verilog HDL assignment warning at display_ctrl.v(153): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(154) " "Verilog HDL assignment warning at display_ctrl.v(154): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(163) " "Verilog HDL assignment warning at display_ctrl.v(163): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(164) " "Verilog HDL assignment warning at display_ctrl.v(164): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(173) " "Verilog HDL assignment warning at display_ctrl.v(173): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(174) " "Verilog HDL assignment warning at display_ctrl.v(174): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(183) " "Verilog HDL assignment warning at display_ctrl.v(183): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189704 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(184) " "Verilog HDL assignment warning at display_ctrl.v(184): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(195) " "Verilog HDL assignment warning at display_ctrl.v(195): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(196) " "Verilog HDL assignment warning at display_ctrl.v(196): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(207) " "Verilog HDL assignment warning at display_ctrl.v(207): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(208) " "Verilog HDL assignment warning at display_ctrl.v(208): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(219) " "Verilog HDL assignment warning at display_ctrl.v(219): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(220) " "Verilog HDL assignment warning at display_ctrl.v(220): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(231) " "Verilog HDL assignment warning at display_ctrl.v(231): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(232) " "Verilog HDL assignment warning at display_ctrl.v(232): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(244) " "Verilog HDL assignment warning at display_ctrl.v(244): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(245) " "Verilog HDL assignment warning at display_ctrl.v(245): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(254) " "Verilog HDL assignment warning at display_ctrl.v(254): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(255) " "Verilog HDL assignment warning at display_ctrl.v(255): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(264) " "Verilog HDL assignment warning at display_ctrl.v(264): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(265) " "Verilog HDL assignment warning at display_ctrl.v(265): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(274) " "Verilog HDL assignment warning at display_ctrl.v(274): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(275) " "Verilog HDL assignment warning at display_ctrl.v(275): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(286) " "Verilog HDL assignment warning at display_ctrl.v(286): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(287) " "Verilog HDL assignment warning at display_ctrl.v(287): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(298) " "Verilog HDL assignment warning at display_ctrl.v(298): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(299) " "Verilog HDL assignment warning at display_ctrl.v(299): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(310) " "Verilog HDL assignment warning at display_ctrl.v(310): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(311) " "Verilog HDL assignment warning at display_ctrl.v(311): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(322) " "Verilog HDL assignment warning at display_ctrl.v(322): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(323) " "Verilog HDL assignment warning at display_ctrl.v(323): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189705 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(336) " "Verilog HDL assignment warning at display_ctrl.v(336): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(337) " "Verilog HDL assignment warning at display_ctrl.v(337): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(346) " "Verilog HDL assignment warning at display_ctrl.v(346): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(347) " "Verilog HDL assignment warning at display_ctrl.v(347): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(356) " "Verilog HDL assignment warning at display_ctrl.v(356): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(357) " "Verilog HDL assignment warning at display_ctrl.v(357): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(366) " "Verilog HDL assignment warning at display_ctrl.v(366): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(367) " "Verilog HDL assignment warning at display_ctrl.v(367): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(378) " "Verilog HDL assignment warning at display_ctrl.v(378): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(379) " "Verilog HDL assignment warning at display_ctrl.v(379): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(393) " "Verilog HDL assignment warning at display_ctrl.v(393): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(394) " "Verilog HDL assignment warning at display_ctrl.v(394): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(413) " "Verilog HDL assignment warning at display_ctrl.v(413): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(414) " "Verilog HDL assignment warning at display_ctrl.v(414): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(425) " "Verilog HDL assignment warning at display_ctrl.v(425): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(426) " "Verilog HDL assignment warning at display_ctrl.v(426): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(439) " "Verilog HDL assignment warning at display_ctrl.v(439): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(440) " "Verilog HDL assignment warning at display_ctrl.v(440): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(449) " "Verilog HDL assignment warning at display_ctrl.v(449): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(450) " "Verilog HDL assignment warning at display_ctrl.v(450): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(459) " "Verilog HDL assignment warning at display_ctrl.v(459): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(460) " "Verilog HDL assignment warning at display_ctrl.v(460): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(469) " "Verilog HDL assignment warning at display_ctrl.v(469): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(470) " "Verilog HDL assignment warning at display_ctrl.v(470): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(481) " "Verilog HDL assignment warning at display_ctrl.v(481): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(482) " "Verilog HDL assignment warning at display_ctrl.v(482): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189706 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(496) " "Verilog HDL assignment warning at display_ctrl.v(496): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(497) " "Verilog HDL assignment warning at display_ctrl.v(497): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(516) " "Verilog HDL assignment warning at display_ctrl.v(516): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(517) " "Verilog HDL assignment warning at display_ctrl.v(517): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(528) " "Verilog HDL assignment warning at display_ctrl.v(528): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(529) " "Verilog HDL assignment warning at display_ctrl.v(529): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(552) " "Verilog HDL assignment warning at display_ctrl.v(552): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(553) " "Verilog HDL assignment warning at display_ctrl.v(553): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(562) " "Verilog HDL assignment warning at display_ctrl.v(562): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(563) " "Verilog HDL assignment warning at display_ctrl.v(563): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(572) " "Verilog HDL assignment warning at display_ctrl.v(572): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(573) " "Verilog HDL assignment warning at display_ctrl.v(573): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(582) " "Verilog HDL assignment warning at display_ctrl.v(582): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(583) " "Verilog HDL assignment warning at display_ctrl.v(583): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(592) " "Verilog HDL assignment warning at display_ctrl.v(592): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(593) " "Verilog HDL assignment warning at display_ctrl.v(593): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(615) " "Verilog HDL assignment warning at display_ctrl.v(615): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(616) " "Verilog HDL assignment warning at display_ctrl.v(616): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(638) " "Verilog HDL assignment warning at display_ctrl.v(638): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(639) " "Verilog HDL assignment warning at display_ctrl.v(639): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(661) " "Verilog HDL assignment warning at display_ctrl.v(661): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(662) " "Verilog HDL assignment warning at display_ctrl.v(662): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(685) " "Verilog HDL assignment warning at display_ctrl.v(685): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(686) " "Verilog HDL assignment warning at display_ctrl.v(686): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189707 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(695) " "Verilog HDL assignment warning at display_ctrl.v(695): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(696) " "Verilog HDL assignment warning at display_ctrl.v(696): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(705) " "Verilog HDL assignment warning at display_ctrl.v(705): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(706) " "Verilog HDL assignment warning at display_ctrl.v(706): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(718) " "Verilog HDL assignment warning at display_ctrl.v(718): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(719) " "Verilog HDL assignment warning at display_ctrl.v(719): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(728) " "Verilog HDL assignment warning at display_ctrl.v(728): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(729) " "Verilog HDL assignment warning at display_ctrl.v(729): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(752) " "Verilog HDL assignment warning at display_ctrl.v(752): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(753) " "Verilog HDL assignment warning at display_ctrl.v(753): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(762) " "Verilog HDL assignment warning at display_ctrl.v(762): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(763) " "Verilog HDL assignment warning at display_ctrl.v(763): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(772) " "Verilog HDL assignment warning at display_ctrl.v(772): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(773) " "Verilog HDL assignment warning at display_ctrl.v(773): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(782) " "Verilog HDL assignment warning at display_ctrl.v(782): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(783) " "Verilog HDL assignment warning at display_ctrl.v(783): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(792) " "Verilog HDL assignment warning at display_ctrl.v(792): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(793) " "Verilog HDL assignment warning at display_ctrl.v(793): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(802) " "Verilog HDL assignment warning at display_ctrl.v(802): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(803) " "Verilog HDL assignment warning at display_ctrl.v(803): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(812) " "Verilog HDL assignment warning at display_ctrl.v(812): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189708 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(813) " "Verilog HDL assignment warning at display_ctrl.v(813): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(822) " "Verilog HDL assignment warning at display_ctrl.v(822): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(823) " "Verilog HDL assignment warning at display_ctrl.v(823): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(832) " "Verilog HDL assignment warning at display_ctrl.v(832): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(833) " "Verilog HDL assignment warning at display_ctrl.v(833): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(848) " "Verilog HDL assignment warning at display_ctrl.v(848): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(849) " "Verilog HDL assignment warning at display_ctrl.v(849): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(858) " "Verilog HDL assignment warning at display_ctrl.v(858): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(859) " "Verilog HDL assignment warning at display_ctrl.v(859): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(868) " "Verilog HDL assignment warning at display_ctrl.v(868): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(869) " "Verilog HDL assignment warning at display_ctrl.v(869): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(878) " "Verilog HDL assignment warning at display_ctrl.v(878): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(879) " "Verilog HDL assignment warning at display_ctrl.v(879): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(888) " "Verilog HDL assignment warning at display_ctrl.v(888): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(889) " "Verilog HDL assignment warning at display_ctrl.v(889): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(898) " "Verilog HDL assignment warning at display_ctrl.v(898): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(899) " "Verilog HDL assignment warning at display_ctrl.v(899): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(908) " "Verilog HDL assignment warning at display_ctrl.v(908): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(909) " "Verilog HDL assignment warning at display_ctrl.v(909): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(918) " "Verilog HDL assignment warning at display_ctrl.v(918): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(919) " "Verilog HDL assignment warning at display_ctrl.v(919): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(928) " "Verilog HDL assignment warning at display_ctrl.v(928): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(929) " "Verilog HDL assignment warning at display_ctrl.v(929): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(938) " "Verilog HDL assignment warning at display_ctrl.v(938): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_ctrl.v(939) " "Verilog HDL assignment warning at display_ctrl.v(939): truncated value with size 32 to match size of target (4)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1684583189709 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rgb_data display_ctrl.v(92) " "Verilog HDL Always Construct warning at display_ctrl.v(92): inferring latch(es) for variable \"rgb_data\", which holds its previous value in one or more paths through the always construct" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zicode display_ctrl.v(92) " "Verilog HDL Always Construct warning at display_ctrl.v(92): inferring latch(es) for variable \"zicode\", which holds its previous value in one or more paths through the always construct" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zix display_ctrl.v(92) " "Verilog HDL Always Construct warning at display_ctrl.v(92): inferring latch(es) for variable \"zix\", which holds its previous value in one or more paths through the always construct" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ziy display_ctrl.v(92) " "Verilog HDL Always Construct warning at display_ctrl.v(92): inferring latch(es) for variable \"ziy\", which holds its previous value in one or more paths through the always construct" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ziy\[0\] display_ctrl.v(540) " "Inferred latch for \"ziy\[0\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ziy\[1\] display_ctrl.v(540) " "Inferred latch for \"ziy\[1\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ziy\[2\] display_ctrl.v(540) " "Inferred latch for \"ziy\[2\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ziy\[3\] display_ctrl.v(540) " "Inferred latch for \"ziy\[3\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zix\[0\] display_ctrl.v(540) " "Inferred latch for \"zix\[0\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zix\[1\] display_ctrl.v(540) " "Inferred latch for \"zix\[1\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zix\[2\] display_ctrl.v(540) " "Inferred latch for \"zix\[2\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zix\[3\] display_ctrl.v(540) " "Inferred latch for \"zix\[3\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zicode\[0\] display_ctrl.v(540) " "Inferred latch for \"zicode\[0\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zicode\[1\] display_ctrl.v(540) " "Inferred latch for \"zicode\[1\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zicode\[2\] display_ctrl.v(540) " "Inferred latch for \"zicode\[2\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zicode\[3\] display_ctrl.v(540) " "Inferred latch for \"zicode\[3\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zicode\[4\] display_ctrl.v(540) " "Inferred latch for \"zicode\[4\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zicode\[5\] display_ctrl.v(540) " "Inferred latch for \"zicode\[5\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zicode\[6\] display_ctrl.v(540) " "Inferred latch for \"zicode\[6\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[0\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[0\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[1\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[1\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[2\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[2\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[3\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[3\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189710 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[4\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[4\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[5\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[5\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[6\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[6\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[7\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[7\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[8\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[8\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[9\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[9\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[10\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[10\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[11\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[11\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[12\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[12\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[13\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[13\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[14\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[14\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rgb_data\[15\] display_ctrl.v(540) " "Inferred latch for \"rgb_data\[15\]\" at display_ctrl.v(540)" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189711 "|FPGA_ECG|display_ctrl:display_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc128s022 adc128s022:adc128s022 " "Elaborating entity \"adc128s022\" for hierarchy \"adc128s022:adc128s022\"" {  } { { "FPGA_ECG.v" "adc128s022" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ziti ziti:ziti " "Elaborating entity \"ziti\" for hierarchy \"ziti:ziti\"" {  } { { "FPGA_ECG.v" "ziti" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189714 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zi_y ziti.v(919) " "Verilog HDL Always Construct warning at ziti.v(919): inferring latch(es) for variable \"zi_y\", which holds its previous value in one or more paths through the always construct" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 919 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ling.data_a 0 ziti.v(26) " "Net \"ling.data_a\" at ziti.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ling.waddr_a 0 ziti.v(26) " "Net \"ling.waddr_a\" at ziti.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yi.data_a 0 ziti.v(27) " "Net \"yi.data_a\" at ziti.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yi.waddr_a 0 ziti.v(27) " "Net \"yi.waddr_a\" at ziti.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "er.data_a 0 ziti.v(28) " "Net \"er.data_a\" at ziti.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "er.waddr_a 0 ziti.v(28) " "Net \"er.waddr_a\" at ziti.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "san.data_a 0 ziti.v(29) " "Net \"san.data_a\" at ziti.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "san.waddr_a 0 ziti.v(29) " "Net \"san.waddr_a\" at ziti.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "si.data_a 0 ziti.v(30) " "Net \"si.data_a\" at ziti.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "si.waddr_a 0 ziti.v(30) " "Net \"si.waddr_a\" at ziti.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wu.data_a 0 ziti.v(31) " "Net \"wu.data_a\" at ziti.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189717 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wu.waddr_a 0 ziti.v(31) " "Net \"wu.waddr_a\" at ziti.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "liu.data_a 0 ziti.v(32) " "Net \"liu.data_a\" at ziti.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "liu.waddr_a 0 ziti.v(32) " "Net \"liu.waddr_a\" at ziti.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "qi.data_a 0 ziti.v(33) " "Net \"qi.data_a\" at ziti.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "qi.waddr_a 0 ziti.v(33) " "Net \"qi.waddr_a\" at ziti.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ba.data_a 0 ziti.v(34) " "Net \"ba.data_a\" at ziti.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ba.waddr_a 0 ziti.v(34) " "Net \"ba.waddr_a\" at ziti.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "jiu.data_a 0 ziti.v(35) " "Net \"jiu.data_a\" at ziti.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "jiu.waddr_a 0 ziti.v(35) " "Net \"jiu.waddr_a\" at ziti.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maohao.data_a 0 ziti.v(36) " "Net \"maohao.data_a\" at ziti.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maohao.waddr_a 0 ziti.v(36) " "Net \"maohao.waddr_a\" at ziti.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dian.data_a 0 ziti.v(37) " "Net \"dian.data_a\" at ziti.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dian.waddr_a 0 ziti.v(37) " "Net \"dian.waddr_a\" at ziti.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kongge.data_a 0 ziti.v(38) " "Net \"kongge.data_a\" at ziti.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kongge.waddr_a 0 ziti.v(38) " "Net \"kongge.waddr_a\" at ziti.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yiwu.data_a 0 ziti.v(39) " "Net \"yiwu.data_a\" at ziti.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yiwu.waddr_a 0 ziti.v(39) " "Net \"yiwu.waddr_a\" at ziti.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lingwu.data_a 0 ziti.v(40) " "Net \"lingwu.data_a\" at ziti.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lingwu.waddr_a 0 ziti.v(40) " "Net \"lingwu.waddr_a\" at ziti.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "erliu.data_a 0 ziti.v(41) " "Net \"erliu.data_a\" at ziti.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "erliu.waddr_a 0 ziti.v(41) " "Net \"erliu.waddr_a\" at ziti.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "linger.data_a 0 ziti.v(42) " "Net \"linger.data_a\" at ziti.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "linger.waddr_a 0 ziti.v(42) " "Net \"linger.waddr_a\" at ziti.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wujiu.data_a 0 ziti.v(43) " "Net \"wujiu.data_a\" at ziti.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wujiu.waddr_a 0 ziti.v(43) " "Net \"wujiu.waddr_a\" at ziti.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AA.data_a 0 ziti.v(45) " "Net \"AA.data_a\" at ziti.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AA.waddr_a 0 ziti.v(45) " "Net \"AA.waddr_a\" at ziti.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189718 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CC.data_a 0 ziti.v(46) " "Net \"CC.data_a\" at ziti.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CC.waddr_a 0 ziti.v(46) " "Net \"CC.waddr_a\" at ziti.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DD.data_a 0 ziti.v(47) " "Net \"DD.data_a\" at ziti.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DD.waddr_a 0 ziti.v(47) " "Net \"DD.waddr_a\" at ziti.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SS.data_a 0 ziti.v(48) " "Net \"SS.data_a\" at ziti.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SS.waddr_a 0 ziti.v(48) " "Net \"SS.waddr_a\" at ziti.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AD.data_a 0 ziti.v(49) " "Net \"AD.data_a\" at ziti.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AD.waddr_a 0 ziti.v(49) " "Net \"AD.waddr_a\" at ziti.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SD.data_a 0 ziti.v(50) " "Net \"SD.data_a\" at ziti.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SD.waddr_a 0 ziti.v(50) " "Net \"SD.waddr_a\" at ziti.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C_.data_a 0 ziti.v(51) " "Net \"C_.data_a\" at ziti.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C_.waddr_a 0 ziti.v(51) " "Net \"C_.waddr_a\" at ziti.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xin.data_a 0 ziti.v(53) " "Net \"xin.data_a\" at ziti.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xin.waddr_a 0 ziti.v(53) " "Net \"xin.waddr_a\" at ziti.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hao.data_a 0 ziti.v(54) " "Net \"hao.data_a\" at ziti.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hao.waddr_a 0 ziti.v(54) " "Net \"hao.waddr_a\" at ziti.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xinn.data_a 0 ziti.v(55) " "Net \"xinn.data_a\" at ziti.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xinn.waddr_a 0 ziti.v(55) " "Net \"xinn.waddr_a\" at ziti.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lv.data_a 0 ziti.v(56) " "Net \"lv.data_a\" at ziti.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lv.waddr_a 0 ziti.v(56) " "Net \"lv.waddr_a\" at ziti.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shun.data_a 0 ziti.v(57) " "Net \"shun.data_a\" at ziti.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shun.waddr_a 0 ziti.v(57) " "Net \"shun.waddr_a\" at ziti.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shi.data_a 0 ziti.v(58) " "Net \"shi.data_a\" at ziti.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shi.waddr_a 0 ziti.v(58) " "Net \"shi.waddr_a\" at ziti.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "jian.data_a 0 ziti.v(59) " "Net \"jian.data_a\" at ziti.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "jian.waddr_a 0 ziti.v(59) " "Net \"jian.waddr_a\" at ziti.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zhuang.data_a 0 ziti.v(60) " "Net \"zhuang.data_a\" at ziti.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189719 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zhuang.waddr_a 0 ziti.v(60) " "Net \"zhuang.waddr_a\" at ziti.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tai.data_a 0 ziti.v(61) " "Net \"tai.data_a\" at ziti.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tai.waddr_a 0 ziti.v(61) " "Net \"tai.waddr_a\" at ziti.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zheng.data_a 0 ziti.v(62) " "Net \"zheng.data_a\" at ziti.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zheng.waddr_a 0 ziti.v(62) " "Net \"zheng.waddr_a\" at ziti.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yii.data_a 0 ziti.v(63) " "Net \"yii.data_a\" at ziti.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yii.waddr_a 0 ziti.v(63) " "Net \"yii.waddr_a\" at ziti.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "chang.data_a 0 ziti.v(64) " "Net \"chang.data_a\" at ziti.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "chang.waddr_a 0 ziti.v(64) " "Net \"chang.waddr_a\" at ziti.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "elc_dian.data_a 0 ziti.v(65) " "Net \"elc_dian.data_a\" at ziti.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "elc_dian.waddr_a 0 ziti.v(65) " "Net \"elc_dian.waddr_a\" at ziti.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "srce_yuan.data_a 0 ziti.v(66) " "Net \"srce_yuan.data_a\" at ziti.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "srce_yuan.waddr_a 0 ziti.v(66) " "Net \"srce_yuan.waddr_a\" at ziti.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "card_ka.data_a 0 ziti.v(67) " "Net \"card_ka.data_a\" at ziti.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "card_ka.waddr_a 0 ziti.v(67) " "Net \"card_ka.waddr_a\" at ziti.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "read_du.data_a 0 ziti.v(68) " "Net \"read_du.data_a\" at ziti.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "read_du.waddr_a 0 ziti.v(68) " "Net \"read_du.waddr_a\" at ziti.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_xie.data_a 0 ziti.v(69) " "Net \"write_xie.data_a\" at ziti.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_xie.waddr_a 0 ziti.v(69) " "Net \"write_xie.waddr_a\" at ziti.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_kong.data_a 0 ziti.v(70) " "Net \"idle_kong.data_a\" at ziti.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_kong.waddr_a 0 ziti.v(70) " "Net \"idle_kong.waddr_a\" at ziti.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_xian.data_a 0 ziti.v(71) " "Net \"idle_xian.data_a\" at ziti.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_xian.waddr_a 0 ziti.v(71) " "Net \"idle_xian.waddr_a\" at ziti.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut0.data_a 0 ziti.v(73) " "Net \"lut0.data_a\" at ziti.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut0.waddr_a 0 ziti.v(73) " "Net \"lut0.waddr_a\" at ziti.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189720 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut1.data_a 0 ziti.v(74) " "Net \"lut1.data_a\" at ziti.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut1.waddr_a 0 ziti.v(74) " "Net \"lut1.waddr_a\" at ziti.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut2.data_a 0 ziti.v(75) " "Net \"lut2.data_a\" at ziti.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut2.waddr_a 0 ziti.v(75) " "Net \"lut2.waddr_a\" at ziti.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut3.data_a 0 ziti.v(76) " "Net \"lut3.data_a\" at ziti.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut3.waddr_a 0 ziti.v(76) " "Net \"lut3.waddr_a\" at ziti.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut4.data_a 0 ziti.v(77) " "Net \"lut4.data_a\" at ziti.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut4.waddr_a 0 ziti.v(77) " "Net \"lut4.waddr_a\" at ziti.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut5.data_a 0 ziti.v(78) " "Net \"lut5.data_a\" at ziti.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut5.waddr_a 0 ziti.v(78) " "Net \"lut5.waddr_a\" at ziti.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut6.data_a 0 ziti.v(79) " "Net \"lut6.data_a\" at ziti.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut6.waddr_a 0 ziti.v(79) " "Net \"lut6.waddr_a\" at ziti.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut7.data_a 0 ziti.v(80) " "Net \"lut7.data_a\" at ziti.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut7.waddr_a 0 ziti.v(80) " "Net \"lut7.waddr_a\" at ziti.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut8.data_a 0 ziti.v(81) " "Net \"lut8.data_a\" at ziti.v(81) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut8.waddr_a 0 ziti.v(81) " "Net \"lut8.waddr_a\" at ziti.v(81) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut9.data_a 0 ziti.v(82) " "Net \"lut9.data_a\" at ziti.v(82) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut9.waddr_a 0 ziti.v(82) " "Net \"lut9.waddr_a\" at ziti.v(82) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut10.data_a 0 ziti.v(83) " "Net \"lut10.data_a\" at ziti.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut10.waddr_a 0 ziti.v(83) " "Net \"lut10.waddr_a\" at ziti.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut11.data_a 0 ziti.v(84) " "Net \"lut11.data_a\" at ziti.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut11.waddr_a 0 ziti.v(84) " "Net \"lut11.waddr_a\" at ziti.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut12.data_a 0 ziti.v(85) " "Net \"lut12.data_a\" at ziti.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut12.waddr_a 0 ziti.v(85) " "Net \"lut12.waddr_a\" at ziti.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut13.data_a 0 ziti.v(86) " "Net \"lut13.data_a\" at ziti.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut13.waddr_a 0 ziti.v(86) " "Net \"lut13.waddr_a\" at ziti.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut14.data_a 0 ziti.v(87) " "Net \"lut14.data_a\" at ziti.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189721 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut14.waddr_a 0 ziti.v(87) " "Net \"lut14.waddr_a\" at ziti.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut15.data_a 0 ziti.v(88) " "Net \"lut15.data_a\" at ziti.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut15.waddr_a 0 ziti.v(88) " "Net \"lut15.waddr_a\" at ziti.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ling.we_a 0 ziti.v(26) " "Net \"ling.we_a\" at ziti.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yi.we_a 0 ziti.v(27) " "Net \"yi.we_a\" at ziti.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "er.we_a 0 ziti.v(28) " "Net \"er.we_a\" at ziti.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "san.we_a 0 ziti.v(29) " "Net \"san.we_a\" at ziti.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "si.we_a 0 ziti.v(30) " "Net \"si.we_a\" at ziti.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wu.we_a 0 ziti.v(31) " "Net \"wu.we_a\" at ziti.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "liu.we_a 0 ziti.v(32) " "Net \"liu.we_a\" at ziti.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "qi.we_a 0 ziti.v(33) " "Net \"qi.we_a\" at ziti.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ba.we_a 0 ziti.v(34) " "Net \"ba.we_a\" at ziti.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "jiu.we_a 0 ziti.v(35) " "Net \"jiu.we_a\" at ziti.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maohao.we_a 0 ziti.v(36) " "Net \"maohao.we_a\" at ziti.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dian.we_a 0 ziti.v(37) " "Net \"dian.we_a\" at ziti.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "kongge.we_a 0 ziti.v(38) " "Net \"kongge.we_a\" at ziti.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yiwu.we_a 0 ziti.v(39) " "Net \"yiwu.we_a\" at ziti.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189722 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lingwu.we_a 0 ziti.v(40) " "Net \"lingwu.we_a\" at ziti.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "erliu.we_a 0 ziti.v(41) " "Net \"erliu.we_a\" at ziti.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "linger.we_a 0 ziti.v(42) " "Net \"linger.we_a\" at ziti.v(42) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 42 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wujiu.we_a 0 ziti.v(43) " "Net \"wujiu.we_a\" at ziti.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AA.we_a 0 ziti.v(45) " "Net \"AA.we_a\" at ziti.v(45) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CC.we_a 0 ziti.v(46) " "Net \"CC.we_a\" at ziti.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DD.we_a 0 ziti.v(47) " "Net \"DD.we_a\" at ziti.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SS.we_a 0 ziti.v(48) " "Net \"SS.we_a\" at ziti.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AD.we_a 0 ziti.v(49) " "Net \"AD.we_a\" at ziti.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SD.we_a 0 ziti.v(50) " "Net \"SD.we_a\" at ziti.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C_.we_a 0 ziti.v(51) " "Net \"C_.we_a\" at ziti.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xin.we_a 0 ziti.v(53) " "Net \"xin.we_a\" at ziti.v(53) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hao.we_a 0 ziti.v(54) " "Net \"hao.we_a\" at ziti.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xinn.we_a 0 ziti.v(55) " "Net \"xinn.we_a\" at ziti.v(55) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 55 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lv.we_a 0 ziti.v(56) " "Net \"lv.we_a\" at ziti.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shun.we_a 0 ziti.v(57) " "Net \"shun.we_a\" at ziti.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "shi.we_a 0 ziti.v(58) " "Net \"shi.we_a\" at ziti.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "jian.we_a 0 ziti.v(59) " "Net \"jian.we_a\" at ziti.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zhuang.we_a 0 ziti.v(60) " "Net \"zhuang.we_a\" at ziti.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tai.we_a 0 ziti.v(61) " "Net \"tai.we_a\" at ziti.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189723 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zheng.we_a 0 ziti.v(62) " "Net \"zheng.we_a\" at ziti.v(62) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "yii.we_a 0 ziti.v(63) " "Net \"yii.we_a\" at ziti.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "chang.we_a 0 ziti.v(64) " "Net \"chang.we_a\" at ziti.v(64) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "elc_dian.we_a 0 ziti.v(65) " "Net \"elc_dian.we_a\" at ziti.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "srce_yuan.we_a 0 ziti.v(66) " "Net \"srce_yuan.we_a\" at ziti.v(66) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "card_ka.we_a 0 ziti.v(67) " "Net \"card_ka.we_a\" at ziti.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "read_du.we_a 0 ziti.v(68) " "Net \"read_du.we_a\" at ziti.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_xie.we_a 0 ziti.v(69) " "Net \"write_xie.we_a\" at ziti.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_kong.we_a 0 ziti.v(70) " "Net \"idle_kong.we_a\" at ziti.v(70) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idle_xian.we_a 0 ziti.v(71) " "Net \"idle_xian.we_a\" at ziti.v(71) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut0.we_a 0 ziti.v(73) " "Net \"lut0.we_a\" at ziti.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut1.we_a 0 ziti.v(74) " "Net \"lut1.we_a\" at ziti.v(74) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut2.we_a 0 ziti.v(75) " "Net \"lut2.we_a\" at ziti.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut3.we_a 0 ziti.v(76) " "Net \"lut3.we_a\" at ziti.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut4.we_a 0 ziti.v(77) " "Net \"lut4.we_a\" at ziti.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut5.we_a 0 ziti.v(78) " "Net \"lut5.we_a\" at ziti.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut6.we_a 0 ziti.v(79) " "Net \"lut6.we_a\" at ziti.v(79) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut7.we_a 0 ziti.v(80) " "Net \"lut7.we_a\" at ziti.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut8.we_a 0 ziti.v(81) " "Net \"lut8.we_a\" at ziti.v(81) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut9.we_a 0 ziti.v(82) " "Net \"lut9.we_a\" at ziti.v(82) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut10.we_a 0 ziti.v(83) " "Net \"lut10.we_a\" at ziti.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut11.we_a 0 ziti.v(84) " "Net \"lut11.we_a\" at ziti.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut12.we_a 0 ziti.v(85) " "Net \"lut12.we_a\" at ziti.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut13.we_a 0 ziti.v(86) " "Net \"lut13.we_a\" at ziti.v(86) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 86 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189724 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut14.we_a 0 ziti.v(87) " "Net \"lut14.we_a\" at ziti.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189725 "|FPGA_ECG|ziti:ziti"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut15.we_a 0 ziti.v(88) " "Net \"lut15.we_a\" at ziti.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "ziti.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1684583189725 "|FPGA_ECG|ziti:ziti"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_gen data_gen:u_data_gen " "Elaborating entity \"data_gen\" for hierarchy \"data_gen:u_data_gen\"" {  } { { "FPGA_ECG.v" "u_data_gen" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl_top sd_ctrl_top:u_sd_ctrl_top " "Elaborating entity \"sd_ctrl_top\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\"" {  } { { "FPGA_ECG.v" "u_sd_ctrl_top" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_init sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init " "Elaborating entity \"sd_init\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\"" {  } { { "sd_test.v" "u_sd_init" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_test.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_write sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write " "Elaborating entity \"sd_write\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write\"" {  } { { "sd_test.v" "u_sd_write" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_test.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189732 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sd_write.v(87) " "Verilog HDL Case Statement warning at sd_write.v(87): incomplete case statement has no default case item" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1684583189733 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_sec_addr sd_write.v(84) " "Verilog HDL Always Construct warning at sd_write.v(84): inferring latch(es) for variable \"wr_sec_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1684583189733 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[0\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[0\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[1\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[1\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[2\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[2\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[3\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[3\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[4\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[4\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[5\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[5\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[6\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[6\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[7\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[7\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[8\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[8\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[9\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[9\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[10\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[10\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[11\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[11\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189740 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[12\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[12\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189741 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[13\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[13\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189741 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[14\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[14\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189741 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[15\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[15\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189741 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[16\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[16\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189741 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[17\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[17\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189741 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[18\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[18\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189741 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[19\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[19\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189741 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[20\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[20\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[21\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[21\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[22\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[22\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[23\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[23\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[24\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[24\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[25\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[25\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[26\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[26\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[27\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[27\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[28\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[28\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[29\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[29\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[30\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[30\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_sec_addr\[31\] sd_write.v(84) " "Inferred latch for \"wr_sec_addr\[31\]\" at sd_write.v(84)" {  } { { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1684583189742 "|FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read " "Elaborating entity \"sd_read\" for hierarchy \"sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read\"" {  } { { "sd_test.v" "u_sd_read" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_test.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_ADC_SD ctrl_ADC_SD:ctrl_ADC_SD " "Elaborating entity \"ctrl_ADC_SD\" for hierarchy \"ctrl_ADC_SD:ctrl_ADC_SD\"" {  } { { "FPGA_ECG.v" "ctrl_ADC_SD" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583189760 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zix\[4\] " "Net \"zix\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "zix\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189941 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ziy\[4\] " "Net \"ziy\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "ziy\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189941 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189941 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zix\[4\] " "Net \"zix\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "zix\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189942 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ziy\[4\] " "Net \"ziy\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "ziy\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189942 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189942 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zix\[4\] " "Net \"zix\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "zix\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189942 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ziy\[4\] " "Net \"ziy\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "ziy\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189942 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189942 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zix\[4\] " "Net \"zix\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "zix\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ziy\[4\] " "Net \"ziy\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "ziy\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189943 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189943 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zix\[4\] " "Net \"zix\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "zix\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ziy\[4\] " "Net \"ziy\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "ziy\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189943 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189943 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zix\[4\] " "Net \"zix\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "zix\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ziy\[4\] " "Net \"ziy\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "ziy\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zix\[4\] " "Net \"zix\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "zix\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189944 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ziy\[4\] " "Net \"ziy\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "ziy\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189944 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189944 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA\[15\] " "Net \"DATA\[15\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "DATA\[15\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189945 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA\[14\] " "Net \"DATA\[14\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "DATA\[14\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189945 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA\[13\] " "Net \"DATA\[13\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "DATA\[13\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189945 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DATA\[12\] " "Net \"DATA\[12\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "DATA\[12\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 94 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189945 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zix\[4\] " "Net \"zix\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "zix\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 105 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189945 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ziy\[4\] " "Net \"ziy\[4\]\" is missing source, defaulting to GND" {  } { { "FPGA_ECG.v" "ziy\[4\]" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189945 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1684583189945 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "60 " "Found 60 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|ling " "RAM logic \"ziti:ziti\|ling\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "ling" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|yi " "RAM logic \"ziti:ziti\|yi\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "yi" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|er " "RAM logic \"ziti:ziti\|er\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "er" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|san " "RAM logic \"ziti:ziti\|san\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "san" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|si " "RAM logic \"ziti:ziti\|si\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "si" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 30 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|wu " "RAM logic \"ziti:ziti\|wu\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "wu" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|liu " "RAM logic \"ziti:ziti\|liu\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "liu" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|qi " "RAM logic \"ziti:ziti\|qi\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "qi" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 33 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|ba " "RAM logic \"ziti:ziti\|ba\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "ba" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 34 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|jiu " "RAM logic \"ziti:ziti\|jiu\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "jiu" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|xin " "RAM logic \"ziti:ziti\|xin\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "xin" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 53 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|hao " "RAM logic \"ziti:ziti\|hao\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "hao" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 54 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|shun " "RAM logic \"ziti:ziti\|shun\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "shun" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 57 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|shi " "RAM logic \"ziti:ziti\|shi\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "shi" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 58 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|jian " "RAM logic \"ziti:ziti\|jian\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "jian" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 59 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|zhuang " "RAM logic \"ziti:ziti\|zhuang\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "zhuang" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 60 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|tai " "RAM logic \"ziti:ziti\|tai\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "tai" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 61 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|zheng " "RAM logic \"ziti:ziti\|zheng\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "zheng" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 62 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|yii " "RAM logic \"ziti:ziti\|yii\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "yii" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 63 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|chang " "RAM logic \"ziti:ziti\|chang\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "chang" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 64 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|maohao " "RAM logic \"ziti:ziti\|maohao\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "maohao" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 36 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|xinn " "RAM logic \"ziti:ziti\|xinn\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "xinn" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lv " "RAM logic \"ziti:ziti\|lv\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lv" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 56 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|dian " "RAM logic \"ziti:ziti\|dian\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "dian" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 37 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|kongge " "RAM logic \"ziti:ziti\|kongge\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "kongge" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 38 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|elc_dian " "RAM logic \"ziti:ziti\|elc_dian\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "elc_dian" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 65 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|srce_yuan " "RAM logic \"ziti:ziti\|srce_yuan\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "srce_yuan" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 66 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut0 " "RAM logic \"ziti:ziti\|lut0\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut0" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 73 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut1 " "RAM logic \"ziti:ziti\|lut1\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut1" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 74 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut2 " "RAM logic \"ziti:ziti\|lut2\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut2" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 75 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut3 " "RAM logic \"ziti:ziti\|lut3\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut3" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 76 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut4 " "RAM logic \"ziti:ziti\|lut4\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut4" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 77 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut5 " "RAM logic \"ziti:ziti\|lut5\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut5" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 78 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut6 " "RAM logic \"ziti:ziti\|lut6\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut6" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 79 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut7 " "RAM logic \"ziti:ziti\|lut7\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut7" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 80 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut8 " "RAM logic \"ziti:ziti\|lut8\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut8" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 81 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut9 " "RAM logic \"ziti:ziti\|lut9\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut9" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 82 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut10 " "RAM logic \"ziti:ziti\|lut10\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut10" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut11 " "RAM logic \"ziti:ziti\|lut11\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut11" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 84 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut12 " "RAM logic \"ziti:ziti\|lut12\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut12" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 85 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut13 " "RAM logic \"ziti:ziti\|lut13\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut13" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 86 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut14 " "RAM logic \"ziti:ziti\|lut14\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut14" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 87 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lut15 " "RAM logic \"ziti:ziti\|lut15\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lut15" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 88 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|AA " "RAM logic \"ziti:ziti\|AA\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "AA" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 45 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|CC " "RAM logic \"ziti:ziti\|CC\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "CC" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 46 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|DD " "RAM logic \"ziti:ziti\|DD\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "DD" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 47 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|SS " "RAM logic \"ziti:ziti\|SS\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "SS" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 48 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|card_ka " "RAM logic \"ziti:ziti\|card_ka\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "card_ka" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 67 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|read_du " "RAM logic \"ziti:ziti\|read_du\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "read_du" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|write_xie " "RAM logic \"ziti:ziti\|write_xie\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "write_xie" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 69 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|idle_kong " "RAM logic \"ziti:ziti\|idle_kong\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "idle_kong" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 70 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|idle_xian " "RAM logic \"ziti:ziti\|idle_xian\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "idle_xian" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 71 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|AD " "RAM logic \"ziti:ziti\|AD\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "AD" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 49 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|SD " "RAM logic \"ziti:ziti\|SD\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "SD" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|C_ " "RAM logic \"ziti:ziti\|C_\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "C_" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 51 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|yiwu " "RAM logic \"ziti:ziti\|yiwu\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "yiwu" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 39 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|lingwu " "RAM logic \"ziti:ziti\|lingwu\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "lingwu" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|erliu " "RAM logic \"ziti:ziti\|erliu\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "erliu" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|linger " "RAM logic \"ziti:ziti\|linger\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "linger" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 42 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ziti:ziti\|wujiu " "RAM logic \"ziti:ziti\|wujiu\" is uninferred due to inappropriate RAM size" {  } { { "ziti.v" "wujiu" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1684583190811 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1684583190811 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "h_m_s:h_m_s\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"h_m_s:h_m_s\|Div0\"" {  } { { "h_m_s.v" "Div0" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583194863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "h_m_s:h_m_s\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"h_m_s:h_m_s\|Mod0\"" {  } { { "h_m_s.v" "Mod0" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583194863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "h_m_s:h_m_s\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"h_m_s:h_m_s\|Div1\"" {  } { { "h_m_s.v" "Div1" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583194863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "h_m_s:h_m_s\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"h_m_s:h_m_s\|Mod1\"" {  } { { "h_m_s.v" "Mod1" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583194863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "h_m_s:h_m_s\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"h_m_s:h_m_s\|Div2\"" {  } { { "h_m_s.v" "Div2" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583194863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "h_m_s:h_m_s\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"h_m_s:h_m_s\|Mod2\"" {  } { { "h_m_s.v" "Mod2" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583194863 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1684583194863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_m_s:h_m_s\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"h_m_s:h_m_s\|lpm_divide:Div0\"" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583194888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_m_s:h_m_s\|lpm_divide:Div0 " "Instantiated megafunction \"h_m_s:h_m_s\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583194889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583194889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583194889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583194889 ""}  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684583194889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/lpm_divide_ghm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583194932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583194932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583194941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583194941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/alt_u_div_44f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583194950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583194950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583194995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583194995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583195039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583195039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_m_s:h_m_s\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"h_m_s:h_m_s\|lpm_divide:Mod0\"" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583195046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_m_s:h_m_s\|lpm_divide:Mod0 " "Instantiated megafunction \"h_m_s:h_m_s\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195046 ""}  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684583195046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j9m " "Found entity 1: lpm_divide_j9m" {  } { { "db/lpm_divide_j9m.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/lpm_divide_j9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583195089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583195089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_m_s:h_m_s\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"h_m_s:h_m_s\|lpm_divide:Div1\"" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583195099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_m_s:h_m_s\|lpm_divide:Div1 " "Instantiated megafunction \"h_m_s:h_m_s\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195099 ""}  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684583195099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583195143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583195143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583195152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583195152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583195162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583195162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "h_m_s:h_m_s\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"h_m_s:h_m_s\|lpm_divide:Mod1\"" {  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583195171 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "h_m_s:h_m_s\|lpm_divide:Mod1 " "Instantiated megafunction \"h_m_s:h_m_s\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195171 ""}  } { { "h_m_s.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1684583195171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684583195214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684583195214 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1684583195734 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[10\] display_ctrl:display_ctrl\|rgb_data\[0\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[10\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[0\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[1\] display_ctrl:display_ctrl\|rgb_data\[0\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[1\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[0\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[9\] display_ctrl:display_ctrl\|rgb_data\[2\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[9\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[2\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[8\] display_ctrl:display_ctrl\|rgb_data\[2\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[8\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[2\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[7\] display_ctrl:display_ctrl\|rgb_data\[2\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[7\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[2\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[6\] display_ctrl:display_ctrl\|rgb_data\[2\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[6\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[2\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[5\] display_ctrl:display_ctrl\|rgb_data\[2\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[5\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[2\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[4\] display_ctrl:display_ctrl\|rgb_data\[2\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[4\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[2\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[3\] display_ctrl:display_ctrl\|rgb_data\[2\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[3\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[2\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[15\] display_ctrl:display_ctrl\|rgb_data\[12\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[15\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[12\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[14\] display_ctrl:display_ctrl\|rgb_data\[12\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[14\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[12\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "display_ctrl:display_ctrl\|rgb_data\[13\] display_ctrl:display_ctrl\|rgb_data\[12\] " "Duplicate LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[13\]\" merged with LATCH primitive \"display_ctrl:display_ctrl\|rgb_data\[12\]\"" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684583195841 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1684583195841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|rgb_data\[0\] " "Latch display_ctrl:display_ctrl\|rgb_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TFT_CTRL:TFT_CTRL\|hcount_r\[0\] " "Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL\|hcount_r\[0\]" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195845 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|rgb_data\[2\] " "Latch display_ctrl:display_ctrl\|rgb_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TFT_CTRL:TFT_CTRL\|hcount_r\[0\] " "Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL\|hcount_r\[0\]" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195845 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|rgb_data\[12\] " "Latch display_ctrl:display_ctrl\|rgb_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TFT_CTRL:TFT_CTRL\|hcount_r\[0\] " "Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL\|hcount_r\[0\]" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195845 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zix\[3\] " "Latch display_ctrl:display_ctrl\|zix\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TFT_CTRL:TFT_CTRL\|hcount_r\[0\] " "Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL\|hcount_r\[0\]" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195845 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|ziy\[3\] " "Latch display_ctrl:display_ctrl\|ziy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TFT_CTRL:TFT_CTRL\|Add1~synth " "Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL\|Add1~synth" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195845 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zix\[1\] " "Latch display_ctrl:display_ctrl\|zix\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TFT_CTRL:TFT_CTRL\|hcount_r\[0\] " "Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL\|hcount_r\[0\]" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195845 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195845 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zix\[2\] " "Latch display_ctrl:display_ctrl\|zix\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TFT_CTRL:TFT_CTRL\|hcount_r\[0\] " "Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL\|hcount_r\[0\]" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195846 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zicode\[1\] " "Latch display_ctrl:display_ctrl\|zicode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl\|LessThan0~synth" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195846 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zix\[0\] " "Latch display_ctrl:display_ctrl\|zix\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TFT_CTRL:TFT_CTRL\|hcount_r\[0\] " "Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL\|hcount_r\[0\]" {  } { { "TFT_CTRL.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195846 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zicode\[0\] " "Latch display_ctrl:display_ctrl\|zicode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl\|LessThan3~synth " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl\|LessThan3~synth" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 108 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195846 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zicode\[5\] " "Latch display_ctrl:display_ctrl\|zicode\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl\|LessThan0~synth" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195846 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zicode\[2\] " "Latch display_ctrl:display_ctrl\|zicode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl\|LessThan0~synth" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195846 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zicode\[3\] " "Latch display_ctrl:display_ctrl\|zicode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl\|LessThan0~synth" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195846 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195846 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_ctrl:display_ctrl\|zicode\[4\] " "Latch display_ctrl:display_ctrl\|zicode\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_ctrl:display_ctrl\|LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl\|LessThan0~synth" {  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 92 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1684583195846 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1684583195846 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc128s022.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/adc128s022.v" 41 -1 0 } } { "adc128s022.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/adc128s022.v" 42 -1 0 } } { "adc128s022.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/adc128s022.v" 44 -1 0 } } { "sd_initial.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_initial.v" 29 -1 0 } } { "sd_read.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_read.v" 30 -1 0 } } { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 30 -1 0 } } { "sd_initial.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_initial.v" 30 -1 0 } } { "sd_read.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_read.v" 31 -1 0 } } { "sd_write.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v" 31 -1 0 } } { "uart_byte_tx.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/uart_byte_tx.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1684583195864 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1684583195864 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TFT_RGB\[11\] GND " "Pin \"TFT_RGB\[11\]\" is stuck at GND" {  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684583199830 "|FPGA_ECG|TFT_RGB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684583199830 "|FPGA_ECG|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684583199830 "|FPGA_ECG|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684583199830 "|FPGA_ECG|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1684583199830 "|FPGA_ECG|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1684583199830 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] Clk " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583200055 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583200056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1684583200142 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] Clk " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583200800 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583200801 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1684583207758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/output_files/FPGA_ECG.map.smsg " "Generated suppressed messages file D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/output_files/FPGA_ECG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1684583207934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684583208242 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684583208242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7890 " "Implemented 7890 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684583208662 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684583208662 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7849 " "Implemented 7849 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684583208662 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1684583208662 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684583208662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 416 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 416 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684583208702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 19:46:48 2023 " "Processing ended: Sat May 20 19:46:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684583208702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684583208702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684583208702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684583208702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684583209645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684583209646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 19:46:49 2023 " "Processing started: Sat May 20 19:46:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684583209646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684583209646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_ECG -c FPGA_ECG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_ECG -c FPGA_ECG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684583209646 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1684583209701 ""}
{ "Info" "0" "" "Project  = FPGA_ECG" {  } {  } 0 0 "Project  = FPGA_ECG" 0 0 "Fitter" 0 0 1684583209702 ""}
{ "Info" "0" "" "Revision = FPGA_ECG" {  } {  } 0 0 "Revision = FPGA_ECG" 0 0 "Fitter" 0 0 1684583209702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1684583209800 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_ECG EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"FPGA_ECG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684583209849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684583209881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684583209882 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684583209882 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 9 50 0 0 " "Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4404 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583209928 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 36 21175 0 0 " "Implementing clock multiplication of 36, clock division of 21175, and phase shift of 0 degrees (0 ps) for TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4405 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583209928 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 25000 0 0 " "Implementing clock multiplication of 1, clock division of 25000, and phase shift of 0 degrees (0 ps) for TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4406 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583209928 ""}  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4404 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1684583209928 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4383 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583209929 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4384 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1684583209929 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4383 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1684583209929 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684583209990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684583210168 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684583210168 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1684583210168 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684583210168 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9597 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583210180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9599 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583210180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9601 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583210180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9603 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583210180 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9605 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1684583210180 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684583210180 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684583210181 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 " "The input ports of the PLL pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and the PLL TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 ARESET " "PLL pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 and PLL TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 92 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4383 9224 9983 0} { 0 { 0 ""} 0 4404 9224 9983 0}  }  } } { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Quartus II" 0 -1 1684583210585 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 92 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4383 9224 9983 0} { 0 { 0 ""} 0 4404 9224 9983 0}  }  } } { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1684583210585 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1684583211169 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_ECG.sdc " "Synopsys Design Constraints File file not found: 'FPGA_ECG.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684583211174 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684583211174 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684583211187 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~0  from: dataa  to: combout " "Cell: TFT_CTRL\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~207  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~207  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~43  from: datad  to: combout " "Cell: display_ctrl\|zicode\[6\]~43  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~45  from: datad  to: combout " "Cell: display_ctrl\|zicode\[6\]~45  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~46  from: datad  to: combout " "Cell: display_ctrl\|zicode\[6\]~46  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~62  from: datad  to: combout " "Cell: display_ctrl\|zicode\[6\]~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583211207 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1684583211207 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684583211228 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684583211230 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684583211231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211384 ""}  } { { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 52 0 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9581 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211384 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 92 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4383 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211384 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 92 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4383 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211384 ""}  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4404 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211385 ""}  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4404 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211385 ""}  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 77 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4404 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "Automatically promoted node sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0 " "Destination node sd_ctrl_top:u_sd_ctrl_top\|sd_clk~0" {  } { { "sd_test.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_test.v" 30 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_ctrl_top:u_sd_ctrl_top|sd_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 4633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684583211385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0 " "Destination node sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk~0" {  } { { "sd_initial.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_initial.v" 65 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 5373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684583211385 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1684583211385 ""}  } { { "sd_initial.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_initial.v" 65 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "Automatically promoted node h_m_s:h_m_s\|fenpin:fenpin\|clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "h_m_s:h_m_s\|fenpin:fenpin\|clk2~0 " "Destination node h_m_s:h_m_s\|fenpin:fenpin\|clk2~0" {  } { { "fenpin.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/fenpin.v" 9 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { h_m_s:h_m_s|fenpin:fenpin|clk2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9196 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1684583211385 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1684583211385 ""}  } { { "fenpin.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/fenpin.v" 9 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { h_m_s:h_m_s|fenpin:fenpin|clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 607 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_ctrl:display_ctrl\|zicode\[6\]~63  " "Automatically promoted node display_ctrl:display_ctrl\|zicode\[6\]~63 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211385 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_ctrl:display_ctrl|zicode[6]~63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 5473 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_ctrl:display_ctrl\|rgb_data\[15\]~26  " "Automatically promoted node display_ctrl:display_ctrl\|rgb_data\[15\]~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1684583211385 ""}  } { { "display_ctrl.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v" 540 -1 0 } } { "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display_ctrl:display_ctrl|rgb_data[15]~26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 0 { 0 ""} 0 9459 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684583211385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684583212096 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684583212102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684583212102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684583212108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684583212118 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684583212124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684583212124 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684583212130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684583212915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1684583212922 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684583212922 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1 clk\[0\] TFT_CLK~output " "PLL \"TFT_test_pl:TFT_test_pll\|altpll:altpll_component\|TFT_test_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"TFT_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/tft_test_pll_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "TFT_test_pll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_test_pll.v" 98 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 181 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 84 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1684583212959 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 0 " "PLL \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 driven by Clk~inputclkctrl which is OUTCLK output port of Clock control block type node Clk~inputclkctrl " "Input port INCLK\[0\] of node \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" is driven by Clk~inputclkctrl which is OUTCLK output port of Clock control block type node Clk~inputclkctrl" {  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v" 107 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 189 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 52 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1684583212963 ""}  } { { "db/pll_clk_altpll.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v" 107 0 0 } } { "FPGA_ECG.v" "" { Text "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v" 189 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1684583212963 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583213005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684583213819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583215075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684583215108 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684583223291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583223291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684583224190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 4.9% " "1e+03 ns of routing delay (approximately 4.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1684583227904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1684583229021 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684583229021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583245234 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1684583245236 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684583245236 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.31 " "Total time spent on timing analysis during the Fitter is 7.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1684583245393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684583245446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684583246001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684583246051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684583246804 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684583247865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/output_files/FPGA_ECG.fit.smsg " "Generated suppressed messages file D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/output_files/FPGA_ECG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684583248757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5531 " "Peak virtual memory: 5531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684583249901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 19:47:29 2023 " "Processing ended: Sat May 20 19:47:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684583249901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684583249901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684583249901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684583249901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684583250751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684583250751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 19:47:30 2023 " "Processing started: Sat May 20 19:47:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684583250751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684583250751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_ECG -c FPGA_ECG " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_ECG -c FPGA_ECG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684583250751 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684583251455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684583251475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684583251702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 19:47:31 2023 " "Processing ended: Sat May 20 19:47:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684583251702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684583251702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684583251702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684583251702 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684583252303 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684583252647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684583252648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 19:47:32 2023 " "Processing started: Sat May 20 19:47:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684583252648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684583252648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_ECG -c FPGA_ECG " "Command: quartus_sta FPGA_ECG -c FPGA_ECG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684583252648 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1684583252708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1684583252912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1684583252912 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1684583252948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1684583252949 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1684583253351 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_ECG.sdc " "Synopsys Design Constraints File file not found: 'FPGA_ECG.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1684583253451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1684583253452 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk Clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clk Clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 21175 -multiply_by 36 -duty_cycle 50.00 -name \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 21175 -multiply_by 36 -duty_cycle 50.00 -name \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25000 -duty_cycle 50.00 -name \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25000 -duty_cycle 50.00 -name \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253467 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253467 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1684583253467 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name h_m_s:h_m_s\|fenpin:fenpin\|clk2 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " "create_clock -period 1.000 -name h_m_s:h_m_s\|fenpin:fenpin\|clk2 h_m_s:h_m_s\|fenpin:fenpin\|clk2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253470 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " "create_clock -period 1.000 -name sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253470 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TFT_CTRL:TFT_CTRL\|hcount_r\[1\] TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " "create_clock -period 1.000 -name TFT_CTRL:TFT_CTRL\|hcount_r\[1\] TFT_CTRL:TFT_CTRL\|hcount_r\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253470 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Rst_n Rst_n " "create_clock -period 1.000 -name Rst_n Rst_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253470 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253470 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~0  from: datab  to: combout " "Cell: TFT_CTRL\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~207  from: datab  to: combout " "Cell: display_ctrl\|zicode\[6\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~43  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~45  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~46  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~62  from: dataa  to: combout " "Cell: display_ctrl\|zicode\[6\]~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253560 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1684583253560 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1684583253573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253575 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1684583253577 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1684583253585 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] Clk " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583253729 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583253730 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] Clk " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583253763 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583253764 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1684583253772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1684583253772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.875 " "Worst-case setup slack is -11.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.875       -94.432 TFT_CTRL:TFT_CTRL\|hcount_r\[1\]  " "  -11.875       -94.432 TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.012     -9077.226 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.012     -9077.226 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220      -213.139 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "   -3.220      -213.139 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623       -32.336 h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "   -2.623       -32.336 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.438       -18.950 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.438       -18.950 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.145       -13.740 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.145       -13.740 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453        -3.977 Clk  " "   -0.453        -3.977 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065         0.000 Rst_n  " "    0.065         0.000 Rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.200         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.200         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.381         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   18.381         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583253774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.037 " "Worst-case hold slack is -6.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.037       -58.091 TFT_CTRL:TFT_CTRL\|hcount_r\[1\]  " "   -6.037       -58.091 TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.528       -16.408 Clk  " "   -1.528       -16.408 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.038        -1.946 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.038        -1.946 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.610        -0.610 Rst_n  " "   -0.610        -0.610 Rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244        -0.244 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.244        -0.244 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.433         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.453         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "    0.453         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.454         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "    0.466         0.000 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583253799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.568 " "Worst-case recovery slack is -3.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.568       -65.122 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.568       -65.122 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.267       -59.955 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.267       -59.955 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831      -115.214 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.831      -115.214 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591       -31.891 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.591       -31.891 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180        -3.976 Clk  " "   -0.180        -3.976 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "    0.104         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583253803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.457 " "Worst-case removal slack is -0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457       -30.899 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "   -0.457       -30.899 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232        -0.825 Clk  " "   -0.232        -0.825 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.525         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.753         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.423         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.423         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.611         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.611         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583253808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 Rst_n  " "   -3.000        -3.000 Rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.023      -311.591 TFT_CTRL:TFT_CTRL\|hcount_r\[1\]  " "   -2.023      -311.591 TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -151.674 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "   -1.487      -151.674 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -25.279 h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "   -1.487       -25.279 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.784         0.000 Clk  " "    9.784         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.693         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.693         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.718         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.241         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.241         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 5881.632         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 5881.632         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "249999.721         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "249999.721         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583253811 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] Clk " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583254405 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583254406 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1684583254426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1684583254456 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1684583255272 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~0  from: datab  to: combout " "Cell: TFT_CTRL\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~207  from: datab  to: combout " "Cell: display_ctrl\|zicode\[6\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~43  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~45  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~46  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~62  from: dataa  to: combout " "Cell: display_ctrl\|zicode\[6\]~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255589 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1684583255589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255591 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] Clk " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583255654 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583255655 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1684583255663 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1684583255663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.229 " "Worst-case setup slack is -11.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.229       -93.870 TFT_CTRL:TFT_CTRL\|hcount_r\[1\]  " "  -11.229       -93.870 TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.326     -7588.343 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.326     -7588.343 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.969      -192.162 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "   -2.969      -192.162 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.386       -28.670 h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "   -2.386       -28.670 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289       -17.533 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.289       -17.533 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893       -10.716 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.893       -10.716 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499        -5.568 Clk  " "   -0.499        -5.568 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095         0.000 Rst_n  " "    0.095         0.000 Rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.729         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   14.729         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.489         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   18.489         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583255671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.438 " "Worst-case hold slack is -5.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.438       -52.695 TFT_CTRL:TFT_CTRL\|hcount_r\[1\]  " "   -5.438       -52.695 TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313       -13.562 Clk  " "   -1.313       -13.562 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015        -1.493 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.015        -1.493 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531        -0.531 Rst_n  " "   -0.531        -0.531 Rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363        -0.363 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.363        -0.363 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.383         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "    0.401         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.402         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.402         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418         0.000 h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "    0.418         0.000 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583255701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.234 " "Worst-case recovery slack is -3.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.234       -58.627 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.234       -58.627 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.937       -50.450 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.937       -50.450 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.654      -103.099 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.654      -103.099 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.432       -28.366 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.432       -28.366 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181        -4.078 Clk  " "   -0.181        -4.078 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "    0.071         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583255712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.403 " "Worst-case removal slack is -0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403       -20.954 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "   -0.403       -20.954 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207        -0.732 Clk  " "   -0.207        -0.732 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.427         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.656         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.179         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.361         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.361         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583255722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 Rst_n  " "   -3.000        -3.000 Rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.986      -277.154 TFT_CTRL:TFT_CTRL\|hcount_r\[1\]  " "   -1.986      -277.154 TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -151.674 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "   -1.487      -151.674 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -25.279 h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "   -1.487       -25.279 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772         0.000 Clk  " "    9.772         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.669         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.669         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.718         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.218         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.218         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 5881.612         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 5881.612         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "249999.719         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "249999.719         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583255733 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] Clk " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583256583 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583256583 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1684583256610 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~0  from: datab  to: combout " "Cell: TFT_CTRL\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout " "Cell: TFT_CTRL\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~207  from: datab  to: combout " "Cell: display_ctrl\|zicode\[6\]~207  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~43  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~45  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~46  from: datac  to: combout " "Cell: display_ctrl\|zicode\[6\]~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display_ctrl\|zicode\[6\]~62  from: dataa  to: combout " "Cell: display_ctrl\|zicode\[6\]~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256909 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1684583256909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256912 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] Clk " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583256928 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583256928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1684583256936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1684583256936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.959 " "Worst-case setup slack is -4.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.959       -37.373 TFT_CTRL:TFT_CTRL\|hcount_r\[1\]  " "   -4.959       -37.373 TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.424      -940.528 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.424      -940.528 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982       -37.288 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "   -0.982       -37.288 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566        -7.032 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.566        -7.032 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560        -4.756 h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "   -0.560        -4.756 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455        -5.460 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.455        -5.460 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195        -1.253 Clk  " "   -0.195        -1.253 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571         0.000 Rst_n  " "    0.571         0.000 Rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.235         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   17.235         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.280         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.280         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583256952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.935 " "Worst-case hold slack is -2.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.935       -29.709 TFT_CTRL:TFT_CTRL\|hcount_r\[1\]  " "   -2.935       -29.709 TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.918       -11.520 Clk  " "   -0.918       -11.520 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509        -2.964 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.509        -2.964 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399        -0.399 Rst_n  " "   -0.399        -0.399 Rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069        -0.069 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.069        -0.069 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.179         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "    0.185         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.187         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "    0.194         0.000 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583256990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.085 " "Worst-case recovery slack is -2.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.085       -39.071 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.085       -39.071 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979       -25.269 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.979       -25.269 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960       -60.935 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.960       -60.935 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817       -16.891 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.817       -16.891 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150        -2.960 Clk  " "   -0.150        -2.960 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "    0.004         0.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583257007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.199 " "Worst-case removal slack is -0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199        -7.471 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "   -0.199        -7.471 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100        -0.352 Clk  " "   -0.100        -0.352 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.243         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.303         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.745         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.850         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.850         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583257025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 Rst_n  " "   -3.000        -3.000 Rst_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -102.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk  " "   -1.000      -102.000 sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 h_m_s:h_m_s\|fenpin:fenpin\|clk2  " "   -1.000       -17.000 h_m_s:h_m_s\|fenpin:fenpin\|clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.649       -64.277 TFT_CTRL:TFT_CTRL\|hcount_r\[1\]  " "   -0.649       -64.277 TFT_CTRL:TFT_CTRL\|hcount_r\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435         0.000 Clk  " "    9.435         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.769         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.769         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.798         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.798         0.000 pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.322         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   55.322         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 5881.712         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 5881.712         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "249999.798         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "249999.798         0.000 TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1684583257042 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] Clk " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583258159 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The launch and latch times for the relationship between source clock: TFT_test_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] and destination clock: pll_clk_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1684583258159 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1684583258556 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1684583258556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684583258855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 19:47:38 2023 " "Processing ended: Sat May 20 19:47:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684583258855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684583258855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684583258855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684583258855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684583259958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684583259958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 19:47:39 2023 " "Processing started: Sat May 20 19:47:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684583259958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684583259958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_ECG -c FPGA_ECG " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_ECG -c FPGA_ECG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684583259959 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_8_1200mv_85c_slow.vo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_8_1200mv_85c_slow.vo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583261250 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_8_1200mv_0c_slow.vo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_8_1200mv_0c_slow.vo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583261870 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_min_1200mv_0c_fast.vo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_min_1200mv_0c_fast.vo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583262487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG.vo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG.vo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583263094 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_8_1200mv_85c_v_slow.sdo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_8_1200mv_85c_v_slow.sdo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583263617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_8_1200mv_0c_v_slow.sdo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_8_1200mv_0c_v_slow.sdo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583264123 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_min_1200mv_0c_v_fast.sdo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_min_1200mv_0c_v_fast.sdo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583264629 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_v.sdo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_v.sdo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583265127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4588 " "Peak virtual memory: 4588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684583265214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 19:47:45 2023 " "Processing ended: Sat May 20 19:47:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684583265214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684583265214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684583265214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684583265214 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 442 s " "Quartus II Full Compilation was successful. 0 errors, 442 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684583265833 ""}
