(define/component main
  ((port valid 1))
  ((port ready 1))
  ([new-std const0 (std_const 32 3)]
   [new-std const1 (std_const 32 5)]
   [new-std x0 (std_reg 32 0)]
   [new-std y0 (std_reg 32 0)]
   [-> (@ const0 out) (@ x0 in)]
   [-> (@ const1 out) (@ y0 in)])
  (seq
   (enable x0 const0 y0 const1)))
