--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5Rec/Lab5/Lab5.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf
/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab5Rec/sources/labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|    1.661(F)|   -1.112(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    0.740(R)|    0.951(R)|clock_27mhz_BUFGP |   0.000|
button_enter|    2.246(R)|   -0.419(R)|clock_27mhz_BUFGP |   0.000|
button_up   |    0.960(R)|    1.033(R)|clock_27mhz_BUFGP |   0.000|
switch<0>   |    3.613(R)|   -1.148(R)|clock_27mhz_BUFGP |   0.000|
------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.260(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.981(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   17.836(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.187(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   17.046(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   17.647(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   17.017(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   16.348(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   16.359(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   18.266(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   17.747(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   16.487(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.039(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   16.985(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<0>|   12.751(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<1>|   11.771(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<2>|   12.854(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<3>|   13.496(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<4>|   13.035(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<5>|   14.193(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<6>|   13.382(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_data<7>|   13.385(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   13.241(R)|clock_27mhz_BUFGP |   0.000|
led<0>           |   16.534(R)|clock_27mhz_BUFGP |   0.000|
led<2>           |   12.409(R)|clock_27mhz_BUFGP |   0.000|
led<3>           |   12.931(R)|clock_27mhz_BUFGP |   0.000|
led<4>           |   12.136(R)|clock_27mhz_BUFGP |   0.000|
led<5>           |   11.871(R)|clock_27mhz_BUFGP |   0.000|
led<6>           |   11.408(R)|clock_27mhz_BUFGP |   0.000|
led<7>           |   15.883(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.031|         |    9.663|    3.975|
clock_27mhz    |    2.945|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.622|    4.813|         |         |
clock_27mhz    |   18.214|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.661|
---------------+-----------------+---------+


Analysis completed Fri Oct 26 17:09:06 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 375 MB



