Analysis & Synthesis report for FPGA2
Thu Dec 11 11:57:58 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |fpga2_top
 10. Parameter Settings for User Entity Instance: relu:u_relu
 11. Post-Synthesis Netlist Statistics for Top Partition
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages
 14. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 11 11:57:58 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; FPGA2                                       ;
; Top-level Entity Name              ; fpga2_top                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3                                           ;
;     Total combinational functions  ; 3                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; fpga2_top          ; FPGA2              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+
; fpga2_top.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/fpga2_top.sv ;         ;
; relu.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/relu.sv      ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 3                ;
;                                             ;                  ;
; Total combinational functions               ; 3                ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 1                ;
;     -- 3 input functions                    ; 1                ;
;     -- <=2 input functions                  ; 1                ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 3                ;
;     -- arithmetic mode                      ; 0                ;
;                                             ;                  ;
; Total registers                             ; 0                ;
;     -- Dedicated logic registers            ; 0                ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 10               ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; GPIO_IN[0]~input ;
; Maximum fan-out                             ; 3                ;
; Total fan-out                               ; 22               ;
; Average fan-out                             ; 0.96             ;
+---------------------------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------+-------------+--------------+
; |fpga2_top                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 10   ; 0            ; |fpga2_top             ; fpga2_top   ; work         ;
;    |relu:u_relu|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga2_top|relu:u_relu ; relu        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |fpga2_top ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; DATA_W         ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: relu:u_relu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_W         ; 4     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_lcell_comb ; 5                           ;
;     normal            ; 5                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 11 11:56:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA2 -c FPGA2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "nios.qsys"
Info (12250): 2025.12.11.11:57:23 Progress: Loading FPGA2/nios.qsys
Info (12250): 2025.12.11.11:57:24 Progress: Reading input file
Info (12250): 2025.12.11.11:57:24 Progress: Adding GPIO_IN [altera_avalon_pio 18.1]
Info (12250): 2025.12.11.11:57:24 Progress: Parameterizing module GPIO_IN
Info (12250): 2025.12.11.11:57:24 Progress: Adding KEY [altera_avalon_pio 18.1]
Info (12250): 2025.12.11.11:57:24 Progress: Parameterizing module KEY
Info (12250): 2025.12.11.11:57:24 Progress: Adding LEDR [altera_avalon_pio 18.1]
Info (12250): 2025.12.11.11:57:24 Progress: Parameterizing module LEDR
Info (12250): 2025.12.11.11:57:24 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2025.12.11.11:57:26 Progress: Parameterizing module clk_0
Info (12250): 2025.12.11.11:57:26 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2025.12.11.11:57:26 Progress: Parameterizing module jtag_uart_0
Info (12250): 2025.12.11.11:57:26 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Info (12250): 2025.12.11.11:57:26 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2025.12.11.11:57:26 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2025.12.11.11:57:26 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2025.12.11.11:57:26 Progress: Building connections
Info (12250): 2025.12.11.11:57:26 Progress: Parameterizing connections
Info (12250): 2025.12.11.11:57:26 Progress: Validating
Info (12250): 2025.12.11.11:57:28 Progress: Done reading input file
Info (12250): Nios.GPIO_IN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Nios.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning (12251): Nios.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info (12250): Nios: Generating nios "nios" for QUARTUS_SYNTH
Info (12250): GPIO_IN: Starting RTL generation for module 'nios_GPIO_IN'
Info (12250): GPIO_IN:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_GPIO_IN --dir=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0002_GPIO_IN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0002_GPIO_IN_gen//nios_GPIO_IN_component_configuration.pl  --do_build_sim=0  ]
Info (12250): GPIO_IN: Done RTL generation for module 'nios_GPIO_IN'
Info (12250): GPIO_IN: "nios" instantiated altera_avalon_pio "GPIO_IN"
Info (12250): KEY: Starting RTL generation for module 'nios_KEY'
Info (12250): KEY:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_KEY --dir=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0003_KEY_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0003_KEY_gen//nios_KEY_component_configuration.pl  --do_build_sim=0  ]
Info (12250): KEY: Done RTL generation for module 'nios_KEY'
Info (12250): KEY: "nios" instantiated altera_avalon_pio "KEY"
Info (12250): LEDR: Starting RTL generation for module 'nios_LEDR'
Info (12250): LEDR:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_LEDR --dir=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0004_LEDR_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0004_LEDR_gen//nios_LEDR_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDR: Done RTL generation for module 'nios_LEDR'
Info (12250): LEDR: "nios" instantiated altera_avalon_pio "LEDR"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0005_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0'
Info (12250): Jtag_uart_0: "nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0006_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0006_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:40 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:40 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:41 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:41 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:41 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:41 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:41 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:42 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:42 (*)   Creating plain-text RTL
Info (12250): Nios2_qsys_0: # 2025.12.11 11:57:44 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0007_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/cesar/AppData/Local/Temp/alt0433_1318637551110982983.dir/0007_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Nios: Done "nios" with 23 modules, 37 files
Info (12249): Finished elaborating Platform Designer system entity "nios.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file fpga2_top.sv
    Info (12023): Found entity 1: fpga2_top File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/fpga2_top.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file relu.sv
    Info (12023): Found entity 1: relu File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/relu.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fpga2.bdf
    Info (12023): Found entity 1: FPGA2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v
    Info (12023): Found entity 1: nios File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/nios.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_gpio_in.v
    Info (12023): Found entity 1: nios_GPIO_IN File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_gpio_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_key.v
    Info (12023): Found entity 1: nios_KEY File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_ledr.v
    Info (12023): Found entity 1: nios_LEDR File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_ledr.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv
    Info (12023): Found entity 1: nios_irq_mapper File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart_0.v
    Info (12023): Found entity 1: nios_jtag_uart_0_sim_scfifo_w File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: nios_jtag_uart_0_scfifo_w File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: nios_jtag_uart_0_sim_scfifo_r File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: nios_jtag_uart_0_scfifo_r File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: nios_jtag_uart_0 File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_mm_interconnect_0 File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_mm_interconnect_0_avalon_st_adapter File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_cmd_demux File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_cmd_mux File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_router_default_decode File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_mm_interconnect_0_router File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_router_002_default_decode File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_mm_interconnect_0_router_002 File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_rsp_demux File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_mm_interconnect_0_rsp_mux File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_register_bank_a_module File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: nios_nios2_qsys_0_register_bank_b_module File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 87
    Info (12023): Found entity 3: nios_nios2_qsys_0_nios2_oci_debug File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 153
    Info (12023): Found entity 4: nios_nios2_qsys_0_ociram_sp_ram_module File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 295
    Info (12023): Found entity 5: nios_nios2_qsys_0_nios2_ocimem File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 359
    Info (12023): Found entity 6: nios_nios2_qsys_0_nios2_avalon_reg File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 543
    Info (12023): Found entity 7: nios_nios2_qsys_0_nios2_oci_break File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 636
    Info (12023): Found entity 8: nios_nios2_qsys_0_nios2_oci_xbrk File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 931
    Info (12023): Found entity 9: nios_nios2_qsys_0_nios2_oci_dbrk File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 1138
    Info (12023): Found entity 10: nios_nios2_qsys_0_nios2_oci_itrace File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 1325
    Info (12023): Found entity 11: nios_nios2_qsys_0_nios2_oci_td_mode File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 1649
    Info (12023): Found entity 12: nios_nios2_qsys_0_nios2_oci_dtrace File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 1717
    Info (12023): Found entity 13: nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 1812
    Info (12023): Found entity 14: nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 1884
    Info (12023): Found entity 15: nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 1927
    Info (12023): Found entity 16: nios_nios2_qsys_0_nios2_oci_fifo File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 1974
    Info (12023): Found entity 17: nios_nios2_qsys_0_nios2_oci_pib File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 2476
    Info (12023): Found entity 18: nios_nios2_qsys_0_nios2_oci_im File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 2545
    Info (12023): Found entity 19: nios_nios2_qsys_0_nios2_performance_monitors File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 2662
    Info (12023): Found entity 20: nios_nios2_qsys_0_nios2_oci File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 2679
    Info (12023): Found entity 21: nios_nios2_qsys_0 File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0.v Line: 3188
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_jtag_debug_module_sysclk File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_jtag_debug_module_tck File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_jtag_debug_module_wrapper File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_oci_test_bench File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: nios_nios2_qsys_0_test_bench File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_onchip_memory2_0 File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/db/ip/nios/submodules/nios_onchip_memory2_0.v Line: 21
Info (12127): Elaborating entity "fpga2_top" for the top level hierarchy
Info (12128): Elaborating entity "relu" for hierarchy "relu:u_relu" File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/fpga2_top.sv Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/fpga2_top.sv Line: 12
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "nios_GPIO_IN" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "nios_KEY" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_LEDR" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "nios_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "nios_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "nios_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nios_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nios_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 99 assignments for entity "nios_nios2_qsys_0" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "nios_onchip_memory2_0" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/output_files/FPGA2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/fpga2_top.sv Line: 8
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/fpga2_top.sv Line: 9
Info (21057): Implemented 13 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 3 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 4776 megabytes
    Info: Processing ended: Thu Dec 11 11:57:58 2025
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cesar/OneDrive/Documents/USC/CE_MASTERS/COURSES/EE454/project/EE454_final_project-main/phase2pt2/task2/FPGA2/output_files/FPGA2.map.smsg.


