m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/isa28/Desktop/Lab/lab4/lab4/test MBE/sim
T_opt
!s110 1622108948
Vb^NhQX5aRPgUG:z=@dHM<3
04 3 4 work top fast 0
=1-000ae431a4f1-60af6b12-eaff9-69e1
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
R0
Edadda_tree
Z2 w1621842929
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
R0
Z7 8../src/dadda_tree.vhd
Z8 F../src/dadda_tree.vhd
l0
L6
VXf?EP0H_?^k]:L59KfcK?1
!s100 Q2<S_RTeHCoV5WUZlNkfl0
Z9 OL;C;10.7c;67
32
Z10 !s110 1622109666
!i10b 1
Z11 !s108 1622109666.000000
Z12 !s90 -reportprogress|300|-work|work|../src/dadda_tree.vhd|
Z13 !s107 ../src/dadda_tree.vhd|
!i113 0
Z14 o-work work
Z15 tExplicit 1 CvgOpt 0
Astructure
R3
R4
R5
R6
DEx4 work 10 dadda_tree 0 22 Xf?EP0H_?^k]:L59KfcK?1
l32
L11
V1L]kjnLb5g?dNC4Jk@36^3
!s100 @7jkV`bVYSaY;;KJUUKUH1
R9
32
R10
!i10b 1
R11
R12
R13
!i113 0
R14
R15
vDUT
Z16 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z17 DXx6 mtiUvm 7 uvm_pkg 0 22 3zPkj@YUcM=M^m3zCLh<H1
Z18 DXx4 work 11 top_sv_unit 0 22 CI<f?H``^j0^0_4?lGXN_2
Z19 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 >?<K:ZCTEE0?5:8ozYBz;0
IjmiZJ4cHJ6RVZj@6KhRWd1
Z20 !s105 top_sv_unit
S1
R0
w1621943114
8../src/DUT.sv
Z21 F../src/DUT.sv
L0 1
Z22 OL;L;10.7c;67
31
R11
!s107 ../tb/simple_test.sv|../tb/env.sv|../tb/comparator.sv|../tb/refmod.sv|../tb/agent_out.sv|../tb/agent.sv|../tb/monitor_out.sv|../tb/monitor.sv|../tb/driver_out.sv|../tb/driver.sv|../tb/sequencer.sv|../tb/sequence_in.sv|../tb/packet_out.sv|../tb/packet_in.sv|../src/DUT.sv|../src/dut_if.sv|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tb/top.sv|
Z23 !s90 -sv|../tb/top.sv|
!i113 0
Z24 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@d@u@t
Ydut_if
R16
R17
R18
R19
r1
!s85 0
!i10b 1
!s100 ?mTNfbdG4W^BJd9eB>GjY3
IDGPm?k<he6@R2QSZZ;;_31
R20
S1
R0
w1621939582
8../src/dut_if.sv
Z25 F../src/dut_if.sv
L0 1
R22
31
R11
Z26 !s107 ../tb/simple_test.sv|../tb/env.sv|../tb/comparator.sv|../tb/refmod.sv|../tb/agent_out.sv|../tb/agent.sv|../tb/monitor_out.sv|../tb/monitor.sv|../tb/driver_out.sv|../tb/driver.sv|../tb/sequencer.sv|../tb/sequence_in.sv|../tb/packet_out.sv|../tb/packet_in.sv|../src/DUT.sv|../src/dut_if.sv|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tb/top.sv|
R23
!i113 0
R24
R1
Efa
Z27 w1620728848
R5
R6
R0
Z28 8../src/fa.vhd
Z29 F../src/fa.vhd
l0
L4
V7S]=TYX<E]oU8@dNcm;n_3
!s100 JR:2XFmSd:=Y[n0dk;n8j0
R9
32
Z30 !s110 1622109665
!i10b 1
Z31 !s108 1622109665.000000
Z32 !s90 -reportprogress|300|-work|work|../src/fa.vhd|
Z33 !s107 ../src/fa.vhd|
!i113 0
R14
R15
Astructure
R5
R6
DEx4 work 2 fa 0 22 7S]=TYX<E]oU8@dNcm;n_3
l10
L9
VmVhgFMkU:FnGjgB6o^YDQ0
!s100 KF;>XTnmLb0bl5aM<LM9m0
R9
32
R30
!i10b 1
R31
R32
R33
!i113 0
R14
R15
Eha
Z34 w1620728940
R5
R6
R0
Z35 8../src/ha.vhd
Z36 F../src/ha.vhd
l0
L4
VcgKXenHm]OQ7a2`MTG_[l3
!s100 a3KFBTQfGQ5;O?QW@V9aF0
R9
32
R30
!i10b 1
R31
Z37 !s90 -reportprogress|300|-work|work|../src/ha.vhd|
Z38 !s107 ../src/ha.vhd|
!i113 0
R14
R15
Astructure
R5
R6
DEx4 work 2 ha 0 22 cgKXenHm]OQ7a2`MTG_[l3
l10
L9
V0^z:K5N09C2gE:cGa]hZ:3
!s100 ^3i<emGjMdh42OKE?9`7c1
R9
32
R30
!i10b 1
R31
R37
R38
!i113 0
R14
R15
Embe
Z39 w1621612925
R3
R4
R5
R6
R0
Z40 8../src/MBE.vhd
Z41 F../src/MBE.vhd
l0
L6
V4o;::RDg2Dfz1bi5dFAIh1
!s100 Z57UaOB@QKVH8I9>^c>EQ3
R9
32
R10
!i10b 1
R11
Z42 !s90 -reportprogress|300|-work|work|../src/MBE.vhd|
Z43 !s107 ../src/MBE.vhd|
!i113 0
R14
R15
Astructure
R3
R4
R5
R6
DEx4 work 3 mbe 0 22 4o;::RDg2Dfz1bi5dFAIh1
l33
L11
VXEJfXJ9_CRMd;12LYCNTf2
!s100 ]je4CFE?16C`0zPN[;MRO0
R9
32
R10
!i10b 1
R11
R42
R43
!i113 0
R14
R15
Epar_prod_gen
Z44 w1622109642
R3
R4
R5
R6
R0
Z45 8../src/par_prod_gen.vhd
Z46 F../src/par_prod_gen.vhd
l0
L6
VKbc@362EP8OCU:62e^;LD2
!s100 EKXi=VEG7Pm1IECklABoX0
R9
32
R10
!i10b 1
R11
Z47 !s90 -reportprogress|300|-work|work|../src/par_prod_gen.vhd|
Z48 !s107 ../src/par_prod_gen.vhd|
!i113 0
R14
R15
Abehavior
R3
R4
R5
R6
DEx4 work 12 par_prod_gen 0 22 Kbc@362EP8OCU:62e^;LD2
l16
L15
V[4c]PCFgT@H:35]8:U@IT2
!s100 PgTdH6_0R`Lg]83i>`lQb0
R9
32
!s110 1622108936
!i10b 1
!s108 1622108936.000000
R47
R48
!i113 0
R14
R15
vtop
R16
R17
R18
R19
r1
!s85 0
!i10b 1
!s100 >JE^3MXB7;@kWSY_K1PN?1
I7`3[j9nO^RcCh3D]ORDRg3
R20
S1
R0
w1621940932
Z49 8../tb/top.sv
Z50 F../tb/top.sv
L0 21
R22
31
R11
R26
R23
!i113 0
R24
R1
Xtop_sv_unit
!s115 dut_if
R16
R17
VCI<f?H``^j0^0_4?lGXN_2
r1
!s85 0
!i10b 1
!s100 DUh]:2oEg57[_PVlGCZnf3
ICI<f?H``^j0^0_4?lGXN_2
!i103 1
S1
R0
w1622108900
R49
R50
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
F/software/mentor/questa10.7c/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
R25
R21
F../tb/packet_in.sv
F../tb/packet_out.sv
F../tb/sequence_in.sv
F../tb/sequencer.sv
F../tb/driver.sv
F../tb/driver_out.sv
F../tb/monitor.sv
F../tb/monitor_out.sv
F../tb/agent.sv
F../tb/agent_out.sv
F../tb/refmod.sv
F../tb/comparator.sv
F../tb/env.sv
F../tb/simple_test.sv
L0 1
R22
31
R11
R26
R23
!i113 0
R24
R1
