

================================================================
== Vitis HLS Report for 'correlator'
================================================================
* Date:           Tue Dec  7 22:45:01 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.080 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15029|    15029| 0.150 ms | 0.150 ms |  15029|  15029|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Init_Loop        |       33|       33|         1|          1|          1|    33|    yes   |
        |- VITIS_LOOP_96_1  |       31|       31|         1|          1|          1|    31|    yes   |
        |- MULTI_SAMPLE     |    14960|    14960|        88|          -|          -|   170|    no    |
        | + BANK            |       56|       56|        25|          1|          1|    33|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 25, States = { 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 61 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 36 
61 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%correlators_output_V = alloca i64" [e2e_system.cpp:86]   --->   Operation 62 'alloca' 'correlators_output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_input_V = alloca i64" [e2e_system.cpp:89]   --->   Operation 63 'alloca' 'temp_input_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%correlators_output_V_addr = getelementptr i36 %correlators_output_V, i64, i64"   --->   Operation 64 'getelementptr' 'correlators_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln728 = store i36, i6 %correlators_output_V_addr"   --->   Operation 65 'store' 'store_ln728' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_input_V_addr = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 66 'getelementptr' 'temp_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln728 = store i36, i5 %temp_input_V_addr"   --->   Operation 67 'store' 'store_ln728' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_1 : Operation 68 [1/1] (1.76ns)   --->   "%br_ln93 = br void %bb272" [e2e_system.cpp:93]   --->   Operation 68 'br' 'br_ln93' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.65>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%i = phi i6, void %_ZN8ap_fixedILi36ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %add_ln93, void %bb272.split" [e2e_system.cpp:93]   --->   Operation 69 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.42ns)   --->   "%icmp_ln93 = icmp_eq  i6 %i, i6" [e2e_system.cpp:93]   --->   Operation 71 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.82ns)   --->   "%add_ln93 = add i6 %i, i6" [e2e_system.cpp:93]   --->   Operation 73 'add' 'add_ln93' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %bb272.split, void %bb271.preheader" [e2e_system.cpp:93]   --->   Operation 74 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [e2e_system.cpp:93]   --->   Operation 75 'zext' 'i_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty"   --->   Operation 76 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%correlators_output_V_addr_1 = getelementptr i36 %correlators_output_V, i64, i64 %i_cast"   --->   Operation 77 'getelementptr' 'correlators_output_V_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln205 = store i36, i6 %correlators_output_V_addr_1"   --->   Operation 78 'store' 'store_ln205' <Predicate = (!icmp_ln93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb272"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 80 [1/1] (1.76ns)   --->   "%br_ln0 = br void %bb271"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.59>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %add_ln96, void %bb271.split, i5, void %bb271.preheader" [e2e_system.cpp:96]   --->   Operation 81 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.36ns)   --->   "%icmp_ln96 = icmp_eq  i5 %i_1, i5" [e2e_system.cpp:96]   --->   Operation 83 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 84 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln96 = add i5 %i_1, i5" [e2e_system.cpp:96]   --->   Operation 85 'add' 'add_ln96' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %bb271.split, void" [e2e_system.cpp:96]   --->   Operation 86 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i_1" [e2e_system.cpp:96]   --->   Operation 87 'zext' 'i_1_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 88 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%temp_input_V_addr_31 = getelementptr i36 %temp_input_V, i64, i64 %i_1_cast"   --->   Operation 89 'getelementptr' 'temp_input_V_addr_31' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln205 = store i36, i5 %temp_input_V_addr_31"   --->   Operation 90 'store' 'store_ln205' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb271"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%temp_input_V_addr_1 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 92 'getelementptr' 'temp_input_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%temp_input_V_addr_2 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 93 'getelementptr' 'temp_input_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%temp_input_V_addr_3 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 94 'getelementptr' 'temp_input_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%temp_input_V_addr_4 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 95 'getelementptr' 'temp_input_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%temp_input_V_addr_5 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 96 'getelementptr' 'temp_input_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%temp_input_V_addr_6 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 97 'getelementptr' 'temp_input_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%temp_input_V_addr_7 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 98 'getelementptr' 'temp_input_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%temp_input_V_addr_8 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 99 'getelementptr' 'temp_input_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%temp_input_V_addr_9 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 100 'getelementptr' 'temp_input_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%temp_input_V_addr_10 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 101 'getelementptr' 'temp_input_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%temp_input_V_addr_11 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 102 'getelementptr' 'temp_input_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%temp_input_V_addr_12 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 103 'getelementptr' 'temp_input_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%temp_input_V_addr_13 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 104 'getelementptr' 'temp_input_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%temp_input_V_addr_14 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 105 'getelementptr' 'temp_input_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%temp_input_V_addr_15 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 106 'getelementptr' 'temp_input_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%temp_input_V_addr_16 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 107 'getelementptr' 'temp_input_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%temp_input_V_addr_17 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 108 'getelementptr' 'temp_input_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%temp_input_V_addr_18 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 109 'getelementptr' 'temp_input_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%temp_input_V_addr_19 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 110 'getelementptr' 'temp_input_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%temp_input_V_addr_20 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 111 'getelementptr' 'temp_input_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%temp_input_V_addr_21 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 112 'getelementptr' 'temp_input_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%temp_input_V_addr_22 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 113 'getelementptr' 'temp_input_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%temp_input_V_addr_23 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 114 'getelementptr' 'temp_input_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%temp_input_V_addr_24 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 115 'getelementptr' 'temp_input_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%temp_input_V_addr_25 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 116 'getelementptr' 'temp_input_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%temp_input_V_addr_26 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 117 'getelementptr' 'temp_input_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%temp_input_V_addr_27 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 118 'getelementptr' 'temp_input_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%temp_input_V_addr_28 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 119 'getelementptr' 'temp_input_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%temp_input_V_addr_29 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 120 'getelementptr' 'temp_input_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%temp_input_V_addr_30 = getelementptr i36 %temp_input_V, i64, i64"   --->   Operation 121 'getelementptr' 'temp_input_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.76ns)   --->   "%br_ln101 = br void %bb270" [e2e_system.cpp:101]   --->   Operation 122 'br' 'br_ln101' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%j = phi i8, void, i8 %add_ln101, void" [e2e_system.cpp:101]   --->   Operation 123 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln101 = icmp_eq  i8 %j, i8" [e2e_system.cpp:101]   --->   Operation 124 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 125 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.91ns)   --->   "%add_ln101 = add i8 %j, i8" [e2e_system.cpp:101]   --->   Operation 126 'add' 'add_ln101' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %bb270.split, void" [e2e_system.cpp:101]   --->   Operation 127 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [2/2] (3.25ns)   --->   "%temp_input_V_load = load i5 %temp_input_V_addr_1"   --->   Operation 128 'load' 'temp_input_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_6 : Operation 129 [2/2] (3.25ns)   --->   "%temp_input_V_load_1 = load i5 %temp_input_V_addr_3"   --->   Operation 129 'load' 'temp_input_V_load_1' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [e2e_system.cpp:131]   --->   Operation 130 'ret' 'ret_ln131' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 131 [1/2] (3.25ns)   --->   "%temp_input_V_load = load i5 %temp_input_V_addr_1"   --->   Operation 131 'load' 'temp_input_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_7 : Operation 132 [1/2] (3.25ns)   --->   "%temp_input_V_load_1 = load i5 %temp_input_V_addr_3"   --->   Operation 132 'load' 'temp_input_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_7 : Operation 133 [2/2] (3.25ns)   --->   "%temp_input_V_load_2 = load i5 %temp_input_V_addr_4"   --->   Operation 133 'load' 'temp_input_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_7 : Operation 134 [2/2] (3.25ns)   --->   "%temp_input_V_load_3 = load i5 %temp_input_V_addr_5"   --->   Operation 134 'load' 'temp_input_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 135 [1/2] (3.25ns)   --->   "%temp_input_V_load_2 = load i5 %temp_input_V_addr_4"   --->   Operation 135 'load' 'temp_input_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_8 : Operation 136 [1/2] (3.25ns)   --->   "%temp_input_V_load_3 = load i5 %temp_input_V_addr_5"   --->   Operation 136 'load' 'temp_input_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_8 : Operation 137 [2/2] (3.25ns)   --->   "%temp_input_V_load_4 = load i5 %temp_input_V_addr_6"   --->   Operation 137 'load' 'temp_input_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_8 : Operation 138 [2/2] (3.25ns)   --->   "%temp_input_V_load_5 = load i5 %temp_input_V_addr_7"   --->   Operation 138 'load' 'temp_input_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 139 [1/2] (3.25ns)   --->   "%temp_input_V_load_4 = load i5 %temp_input_V_addr_6"   --->   Operation 139 'load' 'temp_input_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_9 : Operation 140 [1/2] (3.25ns)   --->   "%temp_input_V_load_5 = load i5 %temp_input_V_addr_7"   --->   Operation 140 'load' 'temp_input_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_9 : Operation 141 [2/2] (3.25ns)   --->   "%temp_input_V_load_6 = load i5 %temp_input_V_addr_8"   --->   Operation 141 'load' 'temp_input_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_9 : Operation 142 [2/2] (3.25ns)   --->   "%temp_input_V_load_7 = load i5 %temp_input_V_addr_9"   --->   Operation 142 'load' 'temp_input_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 143 [1/2] (3.25ns)   --->   "%temp_input_V_load_6 = load i5 %temp_input_V_addr_8"   --->   Operation 143 'load' 'temp_input_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_10 : Operation 144 [1/2] (3.25ns)   --->   "%temp_input_V_load_7 = load i5 %temp_input_V_addr_9"   --->   Operation 144 'load' 'temp_input_V_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_10 : Operation 145 [2/2] (3.25ns)   --->   "%temp_input_V_load_8 = load i5 %temp_input_V_addr_10"   --->   Operation 145 'load' 'temp_input_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_10 : Operation 146 [2/2] (3.25ns)   --->   "%temp_input_V_load_9 = load i5 %temp_input_V_addr_11"   --->   Operation 146 'load' 'temp_input_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 147 [1/2] (3.25ns)   --->   "%temp_input_V_load_8 = load i5 %temp_input_V_addr_10"   --->   Operation 147 'load' 'temp_input_V_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_11 : Operation 148 [1/2] (3.25ns)   --->   "%temp_input_V_load_9 = load i5 %temp_input_V_addr_11"   --->   Operation 148 'load' 'temp_input_V_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_11 : Operation 149 [2/2] (3.25ns)   --->   "%temp_input_V_load_10 = load i5 %temp_input_V_addr_12"   --->   Operation 149 'load' 'temp_input_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_11 : Operation 150 [2/2] (3.25ns)   --->   "%temp_input_V_load_11 = load i5 %temp_input_V_addr_13"   --->   Operation 150 'load' 'temp_input_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 151 [1/2] (3.25ns)   --->   "%temp_input_V_load_10 = load i5 %temp_input_V_addr_12"   --->   Operation 151 'load' 'temp_input_V_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_12 : Operation 152 [1/2] (3.25ns)   --->   "%temp_input_V_load_11 = load i5 %temp_input_V_addr_13"   --->   Operation 152 'load' 'temp_input_V_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_12 : Operation 153 [2/2] (3.25ns)   --->   "%temp_input_V_load_12 = load i5 %temp_input_V_addr_14"   --->   Operation 153 'load' 'temp_input_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_12 : Operation 154 [2/2] (3.25ns)   --->   "%temp_input_V_load_13 = load i5 %temp_input_V_addr_15"   --->   Operation 154 'load' 'temp_input_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 155 [1/2] (3.25ns)   --->   "%temp_input_V_load_12 = load i5 %temp_input_V_addr_14"   --->   Operation 155 'load' 'temp_input_V_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_13 : Operation 156 [1/2] (3.25ns)   --->   "%temp_input_V_load_13 = load i5 %temp_input_V_addr_15"   --->   Operation 156 'load' 'temp_input_V_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_13 : Operation 157 [2/2] (3.25ns)   --->   "%temp_input_V_load_14 = load i5 %temp_input_V_addr_16"   --->   Operation 157 'load' 'temp_input_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_13 : Operation 158 [2/2] (3.25ns)   --->   "%temp_input_V_load_15 = load i5 %temp_input_V_addr_17"   --->   Operation 158 'load' 'temp_input_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 159 [1/2] (3.25ns)   --->   "%temp_input_V_load_14 = load i5 %temp_input_V_addr_16"   --->   Operation 159 'load' 'temp_input_V_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_14 : Operation 160 [1/2] (3.25ns)   --->   "%temp_input_V_load_15 = load i5 %temp_input_V_addr_17"   --->   Operation 160 'load' 'temp_input_V_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_14 : Operation 161 [2/2] (3.25ns)   --->   "%temp_input_V_load_16 = load i5 %temp_input_V_addr_18"   --->   Operation 161 'load' 'temp_input_V_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_14 : Operation 162 [2/2] (3.25ns)   --->   "%temp_input_V_load_17 = load i5 %temp_input_V_addr_19"   --->   Operation 162 'load' 'temp_input_V_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 163 [1/2] (3.25ns)   --->   "%temp_input_V_load_16 = load i5 %temp_input_V_addr_18"   --->   Operation 163 'load' 'temp_input_V_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_15 : Operation 164 [1/2] (3.25ns)   --->   "%temp_input_V_load_17 = load i5 %temp_input_V_addr_19"   --->   Operation 164 'load' 'temp_input_V_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_15 : Operation 165 [2/2] (3.25ns)   --->   "%temp_input_V_load_18 = load i5 %temp_input_V_addr_20"   --->   Operation 165 'load' 'temp_input_V_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_15 : Operation 166 [2/2] (3.25ns)   --->   "%temp_input_V_load_19 = load i5 %temp_input_V_addr_21"   --->   Operation 166 'load' 'temp_input_V_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 167 [1/2] (3.25ns)   --->   "%temp_input_V_load_18 = load i5 %temp_input_V_addr_20"   --->   Operation 167 'load' 'temp_input_V_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_16 : Operation 168 [1/2] (3.25ns)   --->   "%temp_input_V_load_19 = load i5 %temp_input_V_addr_21"   --->   Operation 168 'load' 'temp_input_V_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_16 : Operation 169 [2/2] (3.25ns)   --->   "%temp_input_V_load_20 = load i5 %temp_input_V_addr_22"   --->   Operation 169 'load' 'temp_input_V_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_16 : Operation 170 [2/2] (3.25ns)   --->   "%temp_input_V_load_21 = load i5 %temp_input_V_addr_23"   --->   Operation 170 'load' 'temp_input_V_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 171 [1/2] (3.25ns)   --->   "%temp_input_V_load_20 = load i5 %temp_input_V_addr_22"   --->   Operation 171 'load' 'temp_input_V_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_17 : Operation 172 [1/2] (3.25ns)   --->   "%temp_input_V_load_21 = load i5 %temp_input_V_addr_23"   --->   Operation 172 'load' 'temp_input_V_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_17 : Operation 173 [2/2] (3.25ns)   --->   "%temp_input_V_load_22 = load i5 %temp_input_V_addr_24"   --->   Operation 173 'load' 'temp_input_V_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_17 : Operation 174 [2/2] (3.25ns)   --->   "%temp_input_V_load_23 = load i5 %temp_input_V_addr_25"   --->   Operation 174 'load' 'temp_input_V_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 175 [1/2] (3.25ns)   --->   "%temp_input_V_load_22 = load i5 %temp_input_V_addr_24"   --->   Operation 175 'load' 'temp_input_V_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_18 : Operation 176 [1/2] (3.25ns)   --->   "%temp_input_V_load_23 = load i5 %temp_input_V_addr_25"   --->   Operation 176 'load' 'temp_input_V_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_18 : Operation 177 [2/2] (3.25ns)   --->   "%temp_input_V_load_24 = load i5 %temp_input_V_addr_26"   --->   Operation 177 'load' 'temp_input_V_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_18 : Operation 178 [2/2] (3.25ns)   --->   "%temp_input_V_load_25 = load i5 %temp_input_V_addr_27"   --->   Operation 178 'load' 'temp_input_V_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %j" [e2e_system.cpp:101]   --->   Operation 179 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/2] (3.25ns)   --->   "%temp_input_V_load_24 = load i5 %temp_input_V_addr_26"   --->   Operation 180 'load' 'temp_input_V_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_19 : Operation 181 [1/2] (3.25ns)   --->   "%temp_input_V_load_25 = load i5 %temp_input_V_addr_27"   --->   Operation 181 'load' 'temp_input_V_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_19 : Operation 182 [2/2] (3.25ns)   --->   "%temp_input_V_load_26 = load i5 %temp_input_V_addr_28"   --->   Operation 182 'load' 'temp_input_V_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_19 : Operation 183 [2/2] (3.25ns)   --->   "%temp_input_V_load_27 = load i5 %temp_input_V_addr_29"   --->   Operation 183 'load' 'temp_input_V_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i36 %input_V, i64, i64 %zext_ln101"   --->   Operation 184 'getelementptr' 'input_V_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [2/2] (3.25ns)   --->   "%input_V_load = load i8 %input_V_addr"   --->   Operation 185 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 170> <RAM>

State 20 <SV = 19> <Delay = 6.50>
ST_20 : Operation 186 [1/2] (3.25ns)   --->   "%temp_input_V_load_26 = load i5 %temp_input_V_addr_28"   --->   Operation 186 'load' 'temp_input_V_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_20 : Operation 187 [1/2] (3.25ns)   --->   "%temp_input_V_load_27 = load i5 %temp_input_V_addr_29"   --->   Operation 187 'load' 'temp_input_V_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_20 : Operation 188 [2/2] (3.25ns)   --->   "%temp_input_V_load_28 = load i5 %temp_input_V_addr_30"   --->   Operation 188 'load' 'temp_input_V_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_20 : Operation 189 [2/2] (3.25ns)   --->   "%temp_input_V_load_29 = load i5 %temp_input_V_addr"   --->   Operation 189 'load' 'temp_input_V_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_20 : Operation 190 [1/2] (3.25ns)   --->   "%input_V_load = load i8 %input_V_addr"   --->   Operation 190 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 170> <RAM>
ST_20 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %input_V_load, i5 %temp_input_V_addr, i36 %temp_input_V_load_29"   --->   Operation 191 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load, i5 %temp_input_V_addr_2"   --->   Operation 192 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_21 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_1, i5 %temp_input_V_addr_1, i36 %temp_input_V_load"   --->   Operation 193 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_21 : Operation 194 [1/2] (3.25ns)   --->   "%temp_input_V_load_28 = load i5 %temp_input_V_addr_30"   --->   Operation 194 'load' 'temp_input_V_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_21 : Operation 195 [1/2] (3.25ns)   --->   "%temp_input_V_load_29 = load i5 %temp_input_V_addr"   --->   Operation 195 'load' 'temp_input_V_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_2, i5 %temp_input_V_addr_3, i36 %temp_input_V_load_1"   --->   Operation 196 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_22 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_3, i5 %temp_input_V_addr_4, i36 %temp_input_V_load_2"   --->   Operation 197 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_4, i5 %temp_input_V_addr_5, i36 %temp_input_V_load_3"   --->   Operation 198 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_23 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_5, i5 %temp_input_V_addr_6, i36 %temp_input_V_load_4"   --->   Operation 199 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_6, i5 %temp_input_V_addr_7, i36 %temp_input_V_load_5"   --->   Operation 200 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_24 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_7, i5 %temp_input_V_addr_8, i36 %temp_input_V_load_6"   --->   Operation 201 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_8, i5 %temp_input_V_addr_9, i36 %temp_input_V_load_7"   --->   Operation 202 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_25 : Operation 203 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_9, i5 %temp_input_V_addr_10, i36 %temp_input_V_load_8"   --->   Operation 203 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_10, i5 %temp_input_V_addr_11, i36 %temp_input_V_load_9"   --->   Operation 204 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_26 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_11, i5 %temp_input_V_addr_12, i36 %temp_input_V_load_10"   --->   Operation 205 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_12, i5 %temp_input_V_addr_13, i36 %temp_input_V_load_11"   --->   Operation 206 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_27 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_13, i5 %temp_input_V_addr_14, i36 %temp_input_V_load_12"   --->   Operation 207 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_14, i5 %temp_input_V_addr_15, i36 %temp_input_V_load_13"   --->   Operation 208 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_28 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_15, i5 %temp_input_V_addr_16, i36 %temp_input_V_load_14"   --->   Operation 209 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_16, i5 %temp_input_V_addr_17, i36 %temp_input_V_load_15"   --->   Operation 210 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_29 : Operation 211 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_17, i5 %temp_input_V_addr_18, i36 %temp_input_V_load_16"   --->   Operation 211 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_18, i5 %temp_input_V_addr_19, i36 %temp_input_V_load_17"   --->   Operation 212 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_30 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_19, i5 %temp_input_V_addr_20, i36 %temp_input_V_load_18"   --->   Operation 213 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_20, i5 %temp_input_V_addr_21, i36 %temp_input_V_load_19"   --->   Operation 214 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_31 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_21, i5 %temp_input_V_addr_22, i36 %temp_input_V_load_20"   --->   Operation 215 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_22, i5 %temp_input_V_addr_23, i36 %temp_input_V_load_21"   --->   Operation 216 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_32 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_23, i5 %temp_input_V_addr_24, i36 %temp_input_V_load_22"   --->   Operation 217 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_24, i5 %temp_input_V_addr_25, i36 %temp_input_V_load_23"   --->   Operation 218 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_33 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_25, i5 %temp_input_V_addr_26, i36 %temp_input_V_load_24"   --->   Operation 219 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_26, i5 %temp_input_V_addr_27, i36 %temp_input_V_load_25"   --->   Operation 220 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_34 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_27, i5 %temp_input_V_addr_28, i36 %temp_input_V_load_26"   --->   Operation 221 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [e2e_system.cpp:101]   --->   Operation 222 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_28, i5 %temp_input_V_addr_29, i36 %temp_input_V_load_27"   --->   Operation 223 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_35 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %temp_input_V_load_29, i5 %temp_input_V_addr_30, i36 %temp_input_V_load_28"   --->   Operation 224 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 31> <RAM>
ST_35 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i36 %temp_input_V_load"   --->   Operation 225 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i36 %temp_input_V_load_1"   --->   Operation 226 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i36 %temp_input_V_load_2"   --->   Operation 227 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i36 %temp_input_V_load_3"   --->   Operation 228 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i36 %temp_input_V_load_4"   --->   Operation 229 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i36 %temp_input_V_load_5"   --->   Operation 230 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i36 %temp_input_V_load_6"   --->   Operation 231 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i36 %temp_input_V_load_7"   --->   Operation 232 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i36 %temp_input_V_load_8"   --->   Operation 233 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i36 %temp_input_V_load_9"   --->   Operation 234 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i36 %temp_input_V_load_10"   --->   Operation 235 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i36 %temp_input_V_load_11"   --->   Operation 236 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i36 %temp_input_V_load_12"   --->   Operation 237 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i36 %temp_input_V_load_13"   --->   Operation 238 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i36 %temp_input_V_load_14"   --->   Operation 239 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i36 %temp_input_V_load_15"   --->   Operation 240 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i36 %temp_input_V_load_16"   --->   Operation 241 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i36 %temp_input_V_load_17"   --->   Operation 242 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i36 %temp_input_V_load_18"   --->   Operation 243 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i36 %temp_input_V_load_19"   --->   Operation 244 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i36 %temp_input_V_load_20"   --->   Operation 245 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i36 %temp_input_V_load_21"   --->   Operation 246 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i36 %temp_input_V_load_22"   --->   Operation 247 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i36 %temp_input_V_load_23"   --->   Operation 248 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i36 %temp_input_V_load_24"   --->   Operation 249 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i36 %temp_input_V_load_25"   --->   Operation 250 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i36 %temp_input_V_load_26"   --->   Operation 251 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i36 %temp_input_V_load_27"   --->   Operation 252 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i36 %temp_input_V_load_28"   --->   Operation 253 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i36 %temp_input_V_load_29"   --->   Operation 254 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i36 %input_V_load"   --->   Operation 255 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 256 [1/1] (1.76ns)   --->   "%br_ln113 = br void" [e2e_system.cpp:113]   --->   Operation 256 'br' 'br_ln113' <Predicate = true> <Delay = 1.76>

State 36 <SV = 35> <Delay = 2.40>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%i_2 = phi i6, void %bb270.split, i6 %add_ln113, void %bb._crit_edge" [e2e_system.cpp:113]   --->   Operation 257 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 258 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (1.42ns)   --->   "%icmp_ln113 = icmp_eq  i6 %i_2, i6" [e2e_system.cpp:113]   --->   Operation 259 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 260 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 261 [1/1] (1.82ns)   --->   "%add_ln113 = add i6 %i_2, i6" [e2e_system.cpp:113]   --->   Operation 261 'add' 'add_ln113' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %.split, void" [e2e_system.cpp:113]   --->   Operation 262 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 263 [1/1] (0.00ns)   --->   "%i_2_cast = zext i6 %i_2" [e2e_system.cpp:113]   --->   Operation 263 'zext' 'i_2_cast' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_36 : Operation 264 [1/1] (0.00ns)   --->   "%codebook_V_0_addr = getelementptr i2 %codebook_V_0, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 264 'getelementptr' 'codebook_V_0_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_36 : Operation 265 [2/2] (2.32ns)   --->   "%codebook_V_0_load = load i6 %codebook_V_0_addr"   --->   Operation 265 'load' 'codebook_V_0_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%codebook_V_1_addr = getelementptr i2 %codebook_V_1, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 266 'getelementptr' 'codebook_V_1_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_36 : Operation 267 [2/2] (2.32ns)   --->   "%codebook_V_1_load = load i6 %codebook_V_1_addr"   --->   Operation 267 'load' 'codebook_V_1_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%codebook_V_2_addr = getelementptr i2 %codebook_V_2, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 268 'getelementptr' 'codebook_V_2_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_36 : Operation 269 [2/2] (2.32ns)   --->   "%codebook_V_2_load = load i6 %codebook_V_2_addr"   --->   Operation 269 'load' 'codebook_V_2_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 270 'br' 'br_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 271 [1/2] (2.32ns)   --->   "%codebook_V_0_load = load i6 %codebook_V_0_addr"   --->   Operation 271 'load' 'codebook_V_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_37 : Operation 272 [1/2] (2.32ns)   --->   "%codebook_V_1_load = load i6 %codebook_V_1_addr"   --->   Operation 272 'load' 'codebook_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_37 : Operation 273 [1/2] (2.32ns)   --->   "%codebook_V_2_load = load i6 %codebook_V_2_addr"   --->   Operation 273 'load' 'codebook_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_37 : Operation 274 [1/1] (0.00ns)   --->   "%codebook_V_3_addr = getelementptr i2 %codebook_V_3, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 274 'getelementptr' 'codebook_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 275 [2/2] (2.32ns)   --->   "%codebook_V_3_load = load i6 %codebook_V_3_addr"   --->   Operation 275 'load' 'codebook_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_37 : Operation 276 [1/1] (0.00ns)   --->   "%codebook_V_4_addr = getelementptr i2 %codebook_V_4, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 276 'getelementptr' 'codebook_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 277 [2/2] (2.32ns)   --->   "%codebook_V_4_load = load i6 %codebook_V_4_addr"   --->   Operation 277 'load' 'codebook_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i2 %codebook_V_0_load"   --->   Operation 278 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 279 [2/2] (6.91ns)   --->   "%mul_ln1118 = mul i38 %sext_ln1116, i38 %sext_ln1118"   --->   Operation 279 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i2 %codebook_V_1_load"   --->   Operation 280 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 281 [2/2] (6.91ns)   --->   "%mul_ln1118_1 = mul i38 %sext_ln1116_1, i38 %sext_ln1118_1"   --->   Operation 281 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i2 %codebook_V_2_load"   --->   Operation 282 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 283 [2/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i38 %sext_ln1116_2, i38 %sext_ln1118_2"   --->   Operation 283 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 284 [1/2] (2.32ns)   --->   "%codebook_V_3_load = load i6 %codebook_V_3_addr"   --->   Operation 284 'load' 'codebook_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_38 : Operation 285 [1/2] (2.32ns)   --->   "%codebook_V_4_load = load i6 %codebook_V_4_addr"   --->   Operation 285 'load' 'codebook_V_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_38 : Operation 286 [1/1] (0.00ns)   --->   "%codebook_V_5_addr = getelementptr i2 %codebook_V_5, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 286 'getelementptr' 'codebook_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 287 [2/2] (2.32ns)   --->   "%codebook_V_5_load = load i6 %codebook_V_5_addr"   --->   Operation 287 'load' 'codebook_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_38 : Operation 288 [1/1] (0.00ns)   --->   "%codebook_V_6_addr = getelementptr i2 %codebook_V_6, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 288 'getelementptr' 'codebook_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 289 [2/2] (2.32ns)   --->   "%codebook_V_6_load = load i6 %codebook_V_6_addr"   --->   Operation 289 'load' 'codebook_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 290 [1/2] (6.91ns)   --->   "%mul_ln1118 = mul i38 %sext_ln1116, i38 %sext_ln1118"   --->   Operation 290 'mul' 'mul_ln1118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 291 [1/2] (6.91ns)   --->   "%mul_ln1118_1 = mul i38 %sext_ln1116_1, i38 %sext_ln1118_1"   --->   Operation 291 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_s = partselect i33 @_ssdm_op_PartSelect.i33.i38.i32.i32, i38 %mul_ln1118, i32, i32"   --->   Operation 292 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 293 [1/2] (6.91ns)   --->   "%mul_ln1118_2 = mul i38 %sext_ln1116_2, i38 %sext_ln1118_2"   --->   Operation 293 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i2 %codebook_V_3_load"   --->   Operation 294 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 295 [2/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i38 %sext_ln1116_3, i38 %sext_ln1118_3"   --->   Operation 295 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i2 %codebook_V_4_load"   --->   Operation 296 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 297 [2/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i38 %sext_ln1116_4, i38 %sext_ln1118_4"   --->   Operation 297 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 298 [1/2] (2.32ns)   --->   "%codebook_V_5_load = load i6 %codebook_V_5_addr"   --->   Operation 298 'load' 'codebook_V_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_39 : Operation 299 [1/2] (2.32ns)   --->   "%codebook_V_6_load = load i6 %codebook_V_6_addr"   --->   Operation 299 'load' 'codebook_V_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_39 : Operation 300 [1/1] (0.00ns)   --->   "%codebook_V_7_addr = getelementptr i2 %codebook_V_7, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 300 'getelementptr' 'codebook_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 301 [2/2] (2.32ns)   --->   "%codebook_V_7_load = load i6 %codebook_V_7_addr"   --->   Operation 301 'load' 'codebook_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_39 : Operation 302 [1/1] (0.00ns)   --->   "%codebook_V_8_addr = getelementptr i2 %codebook_V_8, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 302 'getelementptr' 'codebook_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 303 [2/2] (2.32ns)   --->   "%codebook_V_8_load = load i6 %codebook_V_8_addr"   --->   Operation 303 'load' 'codebook_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %tmp_s, i5"   --->   Operation 304 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i38 %shl_ln"   --->   Operation 305 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i38 %mul_ln1118_1"   --->   Operation 306 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 307 [1/1] (2.79ns)   --->   "%add_ln1192_1 = add i39 %sext_ln703, i39 %sext_ln1192"   --->   Operation 307 'add' 'add_ln1192_1' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i34 @_ssdm_op_PartSelect.i34.i39.i32.i32, i39 %add_ln1192_1, i32, i32"   --->   Operation 308 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i34.i5, i34 %trunc_ln708_s, i5"   --->   Operation 309 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1192_38 = sext i39 %tmp_2"   --->   Operation 310 'sext' 'sext_ln1192_38' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1192_39 = sext i38 %mul_ln1118_2"   --->   Operation 311 'sext' 'sext_ln1192_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 312 [1/1] (2.83ns)   --->   "%add_ln1192_2 = add i40 %sext_ln1192_38, i40 %sext_ln1192_39"   --->   Operation 312 'add' 'add_ln1192_2' <Predicate = true> <Delay = 2.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 313 [1/2] (6.91ns)   --->   "%mul_ln1118_3 = mul i38 %sext_ln1116_3, i38 %sext_ln1118_3"   --->   Operation 313 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i35 @_ssdm_op_PartSelect.i35.i40.i32.i32, i40 %add_ln1192_2, i32, i32"   --->   Operation 314 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 315 [1/2] (6.91ns)   --->   "%mul_ln1118_4 = mul i38 %sext_ln1116_4, i38 %sext_ln1118_4"   --->   Operation 315 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i2 %codebook_V_5_load"   --->   Operation 316 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 317 [2/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i38 %sext_ln1116_5, i38 %sext_ln1118_5"   --->   Operation 317 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i2 %codebook_V_6_load"   --->   Operation 318 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 319 [2/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i38 %sext_ln1116_6, i38 %sext_ln1118_6"   --->   Operation 319 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 320 [1/2] (2.32ns)   --->   "%codebook_V_7_load = load i6 %codebook_V_7_addr"   --->   Operation 320 'load' 'codebook_V_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_40 : Operation 321 [1/2] (2.32ns)   --->   "%codebook_V_8_load = load i6 %codebook_V_8_addr"   --->   Operation 321 'load' 'codebook_V_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_40 : Operation 322 [1/1] (0.00ns)   --->   "%codebook_V_9_addr = getelementptr i2 %codebook_V_9, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 322 'getelementptr' 'codebook_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 323 [2/2] (2.32ns)   --->   "%codebook_V_9_load = load i6 %codebook_V_9_addr"   --->   Operation 323 'load' 'codebook_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_40 : Operation 324 [1/1] (0.00ns)   --->   "%codebook_V_10_addr = getelementptr i2 %codebook_V_10, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 324 'getelementptr' 'codebook_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 325 [2/2] (2.32ns)   --->   "%codebook_V_10_load = load i6 %codebook_V_10_addr"   --->   Operation 325 'load' 'codebook_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i35.i5, i35 %tmp_41, i5"   --->   Operation 326 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i40 %tmp_42"   --->   Operation 327 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i38 %mul_ln1118_3"   --->   Operation 328 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 329 [1/1] (2.87ns)   --->   "%add_ln1192_3 = add i41 %sext_ln728, i41 %sext_ln1192_10"   --->   Operation 329 'add' 'add_ln1192_3' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_3, i32, i32"   --->   Operation 330 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_3, i5"   --->   Operation 331 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i38 %mul_ln1118_4"   --->   Operation 332 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 333 [1/1] (2.90ns)   --->   "%add_ln1192_4 = add i41 %shl_ln728_1, i41 %sext_ln1192_11"   --->   Operation 333 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 334 [1/2] (6.91ns)   --->   "%mul_ln1118_5 = mul i38 %sext_ln1116_5, i38 %sext_ln1118_5"   --->   Operation 334 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_4, i32, i32"   --->   Operation 335 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 336 [1/2] (6.91ns)   --->   "%mul_ln1118_6 = mul i38 %sext_ln1116_6, i38 %sext_ln1118_6"   --->   Operation 336 'mul' 'mul_ln1118_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i2 %codebook_V_7_load"   --->   Operation 337 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 338 [2/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i38 %sext_ln1116_7, i38 %sext_ln1118_7"   --->   Operation 338 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i2 %codebook_V_8_load"   --->   Operation 339 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 340 [2/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i38 %sext_ln1116_8, i38 %sext_ln1118_8"   --->   Operation 340 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 341 [1/2] (2.32ns)   --->   "%codebook_V_9_load = load i6 %codebook_V_9_addr"   --->   Operation 341 'load' 'codebook_V_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_41 : Operation 342 [1/2] (2.32ns)   --->   "%codebook_V_10_load = load i6 %codebook_V_10_addr"   --->   Operation 342 'load' 'codebook_V_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_41 : Operation 343 [1/1] (0.00ns)   --->   "%codebook_V_11_addr = getelementptr i2 %codebook_V_11, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 343 'getelementptr' 'codebook_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 344 [2/2] (2.32ns)   --->   "%codebook_V_11_load = load i6 %codebook_V_11_addr"   --->   Operation 344 'load' 'codebook_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_41 : Operation 345 [1/1] (0.00ns)   --->   "%codebook_V_12_addr = getelementptr i2 %codebook_V_12, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 345 'getelementptr' 'codebook_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 346 [2/2] (2.32ns)   --->   "%codebook_V_12_load = load i6 %codebook_V_12_addr"   --->   Operation 346 'load' 'codebook_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_4, i5"   --->   Operation 347 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i38 %mul_ln1118_5"   --->   Operation 348 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 349 [1/1] (2.90ns)   --->   "%add_ln1192_5 = add i41 %shl_ln728_2, i41 %sext_ln1192_12"   --->   Operation 349 'add' 'add_ln1192_5' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_5, i32, i32"   --->   Operation 350 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_5, i5"   --->   Operation 351 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i38 %mul_ln1118_6"   --->   Operation 352 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 353 [1/1] (2.90ns)   --->   "%add_ln1192_6 = add i41 %shl_ln728_3, i41 %sext_ln1192_13"   --->   Operation 353 'add' 'add_ln1192_6' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 354 [1/2] (6.91ns)   --->   "%mul_ln1118_7 = mul i38 %sext_ln1116_7, i38 %sext_ln1118_7"   --->   Operation 354 'mul' 'mul_ln1118_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_6, i32, i32"   --->   Operation 355 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 356 [1/2] (6.91ns)   --->   "%mul_ln1118_8 = mul i38 %sext_ln1116_8, i38 %sext_ln1118_8"   --->   Operation 356 'mul' 'mul_ln1118_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i2 %codebook_V_9_load"   --->   Operation 357 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 358 [2/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i38 %sext_ln1116_9, i38 %sext_ln1118_9"   --->   Operation 358 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i2 %codebook_V_10_load"   --->   Operation 359 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 360 [2/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i38 %sext_ln1116_10, i38 %sext_ln1118_10"   --->   Operation 360 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 361 [1/2] (2.32ns)   --->   "%codebook_V_11_load = load i6 %codebook_V_11_addr"   --->   Operation 361 'load' 'codebook_V_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_42 : Operation 362 [1/2] (2.32ns)   --->   "%codebook_V_12_load = load i6 %codebook_V_12_addr"   --->   Operation 362 'load' 'codebook_V_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_42 : Operation 363 [1/1] (0.00ns)   --->   "%codebook_V_13_addr = getelementptr i2 %codebook_V_13, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 363 'getelementptr' 'codebook_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 364 [2/2] (2.32ns)   --->   "%codebook_V_13_load = load i6 %codebook_V_13_addr"   --->   Operation 364 'load' 'codebook_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_42 : Operation 365 [1/1] (0.00ns)   --->   "%codebook_V_14_addr = getelementptr i2 %codebook_V_14, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 365 'getelementptr' 'codebook_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 366 [2/2] (2.32ns)   --->   "%codebook_V_14_load = load i6 %codebook_V_14_addr"   --->   Operation 366 'load' 'codebook_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_6, i5"   --->   Operation 367 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i38 %mul_ln1118_7"   --->   Operation 368 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 369 [1/1] (2.90ns)   --->   "%add_ln1192_7 = add i41 %shl_ln728_4, i41 %sext_ln1192_14"   --->   Operation 369 'add' 'add_ln1192_7' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_7, i32, i32"   --->   Operation 370 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 371 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_7, i5"   --->   Operation 371 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i38 %mul_ln1118_8"   --->   Operation 372 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 373 [1/1] (2.90ns)   --->   "%add_ln1192_8 = add i41 %shl_ln728_5, i41 %sext_ln1192_15"   --->   Operation 373 'add' 'add_ln1192_8' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 374 [1/2] (6.91ns)   --->   "%mul_ln1118_9 = mul i38 %sext_ln1116_9, i38 %sext_ln1118_9"   --->   Operation 374 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_8, i32, i32"   --->   Operation 375 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 376 [1/2] (6.91ns)   --->   "%mul_ln1118_10 = mul i38 %sext_ln1116_10, i38 %sext_ln1118_10"   --->   Operation 376 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i2 %codebook_V_11_load"   --->   Operation 377 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 378 [2/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i38 %sext_ln1116_11, i38 %sext_ln1118_11"   --->   Operation 378 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i2 %codebook_V_12_load"   --->   Operation 379 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 380 [2/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i38 %sext_ln1116_12, i38 %sext_ln1118_12"   --->   Operation 380 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 381 [1/2] (2.32ns)   --->   "%codebook_V_13_load = load i6 %codebook_V_13_addr"   --->   Operation 381 'load' 'codebook_V_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_43 : Operation 382 [1/2] (2.32ns)   --->   "%codebook_V_14_load = load i6 %codebook_V_14_addr"   --->   Operation 382 'load' 'codebook_V_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_43 : Operation 383 [1/1] (0.00ns)   --->   "%codebook_V_15_addr = getelementptr i2 %codebook_V_15, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 383 'getelementptr' 'codebook_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 384 [2/2] (2.32ns)   --->   "%codebook_V_15_load = load i6 %codebook_V_15_addr"   --->   Operation 384 'load' 'codebook_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_43 : Operation 385 [1/1] (0.00ns)   --->   "%codebook_V_16_addr = getelementptr i2 %codebook_V_16, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 385 'getelementptr' 'codebook_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 386 [2/2] (2.32ns)   --->   "%codebook_V_16_load = load i6 %codebook_V_16_addr"   --->   Operation 386 'load' 'codebook_V_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 44 <SV = 43> <Delay = 6.91>
ST_44 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_8, i5"   --->   Operation 387 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i38 %mul_ln1118_9"   --->   Operation 388 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 389 [1/1] (2.90ns)   --->   "%add_ln1192_9 = add i41 %shl_ln728_6, i41 %sext_ln1192_16"   --->   Operation 389 'add' 'add_ln1192_9' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_9, i32, i32"   --->   Operation 390 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_9, i5"   --->   Operation 391 'bitconcatenate' 'shl_ln728_7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i38 %mul_ln1118_10"   --->   Operation 392 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 393 [1/1] (2.90ns)   --->   "%add_ln1192_10 = add i41 %shl_ln728_7, i41 %sext_ln1192_17"   --->   Operation 393 'add' 'add_ln1192_10' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 394 [1/2] (6.91ns)   --->   "%mul_ln1118_11 = mul i38 %sext_ln1116_11, i38 %sext_ln1118_11"   --->   Operation 394 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_10, i32, i32"   --->   Operation 395 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 396 [1/2] (6.91ns)   --->   "%mul_ln1118_12 = mul i38 %sext_ln1116_12, i38 %sext_ln1118_12"   --->   Operation 396 'mul' 'mul_ln1118_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i2 %codebook_V_13_load"   --->   Operation 397 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 398 [2/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i38 %sext_ln1116_13, i38 %sext_ln1118_13"   --->   Operation 398 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i2 %codebook_V_14_load"   --->   Operation 399 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 400 [2/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i38 %sext_ln1116_14, i38 %sext_ln1118_14"   --->   Operation 400 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 401 [1/2] (2.32ns)   --->   "%codebook_V_15_load = load i6 %codebook_V_15_addr"   --->   Operation 401 'load' 'codebook_V_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_44 : Operation 402 [1/2] (2.32ns)   --->   "%codebook_V_16_load = load i6 %codebook_V_16_addr"   --->   Operation 402 'load' 'codebook_V_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_44 : Operation 403 [1/1] (0.00ns)   --->   "%codebook_V_17_addr = getelementptr i2 %codebook_V_17, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 403 'getelementptr' 'codebook_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 404 [2/2] (2.32ns)   --->   "%codebook_V_17_load = load i6 %codebook_V_17_addr"   --->   Operation 404 'load' 'codebook_V_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_44 : Operation 405 [1/1] (0.00ns)   --->   "%codebook_V_18_addr = getelementptr i2 %codebook_V_18, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 405 'getelementptr' 'codebook_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 406 [2/2] (2.32ns)   --->   "%codebook_V_18_load = load i6 %codebook_V_18_addr"   --->   Operation 406 'load' 'codebook_V_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_10, i5"   --->   Operation 407 'bitconcatenate' 'shl_ln728_8' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i38 %mul_ln1118_11"   --->   Operation 408 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 409 [1/1] (2.90ns)   --->   "%add_ln1192_11 = add i41 %shl_ln728_8, i41 %sext_ln1192_18"   --->   Operation 409 'add' 'add_ln1192_11' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_11, i32, i32"   --->   Operation 410 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_11, i5"   --->   Operation 411 'bitconcatenate' 'shl_ln728_9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i38 %mul_ln1118_12"   --->   Operation 412 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 413 [1/1] (2.90ns)   --->   "%add_ln1192_12 = add i41 %shl_ln728_9, i41 %sext_ln1192_19"   --->   Operation 413 'add' 'add_ln1192_12' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 414 [1/2] (6.91ns)   --->   "%mul_ln1118_13 = mul i38 %sext_ln1116_13, i38 %sext_ln1118_13"   --->   Operation 414 'mul' 'mul_ln1118_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_12, i32, i32"   --->   Operation 415 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 416 [1/2] (6.91ns)   --->   "%mul_ln1118_14 = mul i38 %sext_ln1116_14, i38 %sext_ln1118_14"   --->   Operation 416 'mul' 'mul_ln1118_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i2 %codebook_V_15_load"   --->   Operation 417 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 418 [2/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i38 %sext_ln1116_15, i38 %sext_ln1118_15"   --->   Operation 418 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i2 %codebook_V_16_load"   --->   Operation 419 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 420 [2/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i38 %sext_ln1116_16, i38 %sext_ln1118_16"   --->   Operation 420 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 421 [1/2] (2.32ns)   --->   "%codebook_V_17_load = load i6 %codebook_V_17_addr"   --->   Operation 421 'load' 'codebook_V_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_45 : Operation 422 [1/2] (2.32ns)   --->   "%codebook_V_18_load = load i6 %codebook_V_18_addr"   --->   Operation 422 'load' 'codebook_V_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_45 : Operation 423 [1/1] (0.00ns)   --->   "%codebook_V_19_addr = getelementptr i2 %codebook_V_19, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 423 'getelementptr' 'codebook_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 424 [2/2] (2.32ns)   --->   "%codebook_V_19_load = load i6 %codebook_V_19_addr"   --->   Operation 424 'load' 'codebook_V_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_45 : Operation 425 [1/1] (0.00ns)   --->   "%codebook_V_20_addr = getelementptr i2 %codebook_V_20, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 425 'getelementptr' 'codebook_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 426 [2/2] (2.32ns)   --->   "%codebook_V_20_load = load i6 %codebook_V_20_addr"   --->   Operation 426 'load' 'codebook_V_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 427 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_12, i5"   --->   Operation 427 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i38 %mul_ln1118_13"   --->   Operation 428 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 429 [1/1] (2.90ns)   --->   "%add_ln1192_13 = add i41 %shl_ln728_s, i41 %sext_ln1192_20"   --->   Operation 429 'add' 'add_ln1192_13' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_13, i32, i32"   --->   Operation 430 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln728_10 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_13, i5"   --->   Operation 431 'bitconcatenate' 'shl_ln728_10' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 432 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i38 %mul_ln1118_14"   --->   Operation 432 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 433 [1/1] (2.90ns)   --->   "%add_ln1192_14 = add i41 %shl_ln728_10, i41 %sext_ln1192_21"   --->   Operation 433 'add' 'add_ln1192_14' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 434 [1/2] (6.91ns)   --->   "%mul_ln1118_15 = mul i38 %sext_ln1116_15, i38 %sext_ln1118_15"   --->   Operation 434 'mul' 'mul_ln1118_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_14, i32, i32"   --->   Operation 435 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 436 [1/2] (6.91ns)   --->   "%mul_ln1118_16 = mul i38 %sext_ln1116_16, i38 %sext_ln1118_16"   --->   Operation 436 'mul' 'mul_ln1118_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i2 %codebook_V_17_load"   --->   Operation 437 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 438 [2/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i38 %sext_ln1116_17, i38 %sext_ln1118_17"   --->   Operation 438 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i2 %codebook_V_18_load"   --->   Operation 439 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 440 [2/2] (6.91ns)   --->   "%mul_ln1118_18 = mul i38 %sext_ln1116_18, i38 %sext_ln1118_18"   --->   Operation 440 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 441 [1/2] (2.32ns)   --->   "%codebook_V_19_load = load i6 %codebook_V_19_addr"   --->   Operation 441 'load' 'codebook_V_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_46 : Operation 442 [1/2] (2.32ns)   --->   "%codebook_V_20_load = load i6 %codebook_V_20_addr"   --->   Operation 442 'load' 'codebook_V_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_46 : Operation 443 [1/1] (0.00ns)   --->   "%codebook_V_21_addr = getelementptr i2 %codebook_V_21, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 443 'getelementptr' 'codebook_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 444 [2/2] (2.32ns)   --->   "%codebook_V_21_load = load i6 %codebook_V_21_addr"   --->   Operation 444 'load' 'codebook_V_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_46 : Operation 445 [1/1] (0.00ns)   --->   "%codebook_V_22_addr = getelementptr i2 %codebook_V_22, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 445 'getelementptr' 'codebook_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 446 [2/2] (2.32ns)   --->   "%codebook_V_22_load = load i6 %codebook_V_22_addr"   --->   Operation 446 'load' 'codebook_V_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 47 <SV = 46> <Delay = 6.91>
ST_47 : Operation 447 [1/1] (0.00ns)   --->   "%shl_ln728_11 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_14, i5"   --->   Operation 447 'bitconcatenate' 'shl_ln728_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln1192_22 = sext i38 %mul_ln1118_15"   --->   Operation 448 'sext' 'sext_ln1192_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 449 [1/1] (2.90ns)   --->   "%add_ln1192_15 = add i41 %shl_ln728_11, i41 %sext_ln1192_22"   --->   Operation 449 'add' 'add_ln1192_15' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_15, i32, i32"   --->   Operation 450 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln728_12 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_15, i5"   --->   Operation 451 'bitconcatenate' 'shl_ln728_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln1192_23 = sext i38 %mul_ln1118_16"   --->   Operation 452 'sext' 'sext_ln1192_23' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 453 [1/1] (2.90ns)   --->   "%add_ln1192_16 = add i41 %shl_ln728_12, i41 %sext_ln1192_23"   --->   Operation 453 'add' 'add_ln1192_16' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 454 [1/2] (6.91ns)   --->   "%mul_ln1118_17 = mul i38 %sext_ln1116_17, i38 %sext_ln1118_17"   --->   Operation 454 'mul' 'mul_ln1118_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_16, i32, i32"   --->   Operation 455 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 456 [1/2] (6.91ns)   --->   "%mul_ln1118_18 = mul i38 %sext_ln1116_18, i38 %sext_ln1118_18"   --->   Operation 456 'mul' 'mul_ln1118_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i2 %codebook_V_19_load"   --->   Operation 457 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 458 [2/2] (6.91ns)   --->   "%mul_ln1118_19 = mul i38 %sext_ln1116_19, i38 %sext_ln1118_19"   --->   Operation 458 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i2 %codebook_V_20_load"   --->   Operation 459 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 460 [2/2] (6.91ns)   --->   "%mul_ln1118_20 = mul i38 %sext_ln1116_20, i38 %sext_ln1118_20"   --->   Operation 460 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 461 [1/2] (2.32ns)   --->   "%codebook_V_21_load = load i6 %codebook_V_21_addr"   --->   Operation 461 'load' 'codebook_V_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_47 : Operation 462 [1/2] (2.32ns)   --->   "%codebook_V_22_load = load i6 %codebook_V_22_addr"   --->   Operation 462 'load' 'codebook_V_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_47 : Operation 463 [1/1] (0.00ns)   --->   "%codebook_V_23_addr = getelementptr i2 %codebook_V_23, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 463 'getelementptr' 'codebook_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 464 [2/2] (2.32ns)   --->   "%codebook_V_23_load = load i6 %codebook_V_23_addr"   --->   Operation 464 'load' 'codebook_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_47 : Operation 465 [1/1] (0.00ns)   --->   "%codebook_V_24_addr = getelementptr i2 %codebook_V_24, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 465 'getelementptr' 'codebook_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 466 [2/2] (2.32ns)   --->   "%codebook_V_24_load = load i6 %codebook_V_24_addr"   --->   Operation 466 'load' 'codebook_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 48 <SV = 47> <Delay = 6.91>
ST_48 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln728_13 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_16, i5"   --->   Operation 467 'bitconcatenate' 'shl_ln728_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1192_24 = sext i38 %mul_ln1118_17"   --->   Operation 468 'sext' 'sext_ln1192_24' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 469 [1/1] (2.90ns)   --->   "%add_ln1192_17 = add i41 %shl_ln728_13, i41 %sext_ln1192_24"   --->   Operation 469 'add' 'add_ln1192_17' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_17, i32, i32"   --->   Operation 470 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln728_14 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_17, i5"   --->   Operation 471 'bitconcatenate' 'shl_ln728_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln1192_25 = sext i38 %mul_ln1118_18"   --->   Operation 472 'sext' 'sext_ln1192_25' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 473 [1/1] (2.90ns)   --->   "%add_ln1192_18 = add i41 %shl_ln728_14, i41 %sext_ln1192_25"   --->   Operation 473 'add' 'add_ln1192_18' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 474 [1/2] (6.91ns)   --->   "%mul_ln1118_19 = mul i38 %sext_ln1116_19, i38 %sext_ln1118_19"   --->   Operation 474 'mul' 'mul_ln1118_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_18, i32, i32"   --->   Operation 475 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 476 [1/2] (6.91ns)   --->   "%mul_ln1118_20 = mul i38 %sext_ln1116_20, i38 %sext_ln1118_20"   --->   Operation 476 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i2 %codebook_V_21_load"   --->   Operation 477 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 478 [2/2] (6.91ns)   --->   "%mul_ln1118_21 = mul i38 %sext_ln1116_21, i38 %sext_ln1118_21"   --->   Operation 478 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i2 %codebook_V_22_load"   --->   Operation 479 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 480 [2/2] (6.91ns)   --->   "%mul_ln1118_22 = mul i38 %sext_ln1116_22, i38 %sext_ln1118_22"   --->   Operation 480 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 481 [1/2] (2.32ns)   --->   "%codebook_V_23_load = load i6 %codebook_V_23_addr"   --->   Operation 481 'load' 'codebook_V_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_48 : Operation 482 [1/2] (2.32ns)   --->   "%codebook_V_24_load = load i6 %codebook_V_24_addr"   --->   Operation 482 'load' 'codebook_V_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_48 : Operation 483 [1/1] (0.00ns)   --->   "%codebook_V_25_addr = getelementptr i2 %codebook_V_25, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 483 'getelementptr' 'codebook_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 484 [2/2] (2.32ns)   --->   "%codebook_V_25_load = load i6 %codebook_V_25_addr"   --->   Operation 484 'load' 'codebook_V_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_48 : Operation 485 [1/1] (0.00ns)   --->   "%codebook_V_26_addr = getelementptr i2 %codebook_V_26, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 485 'getelementptr' 'codebook_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 486 [2/2] (2.32ns)   --->   "%codebook_V_26_load = load i6 %codebook_V_26_addr"   --->   Operation 486 'load' 'codebook_V_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 49 <SV = 48> <Delay = 6.91>
ST_49 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln728_15 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_18, i5"   --->   Operation 487 'bitconcatenate' 'shl_ln728_15' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1192_26 = sext i38 %mul_ln1118_19"   --->   Operation 488 'sext' 'sext_ln1192_26' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 489 [1/1] (2.90ns)   --->   "%add_ln1192_19 = add i41 %shl_ln728_15, i41 %sext_ln1192_26"   --->   Operation 489 'add' 'add_ln1192_19' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_19, i32, i32"   --->   Operation 490 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 491 [1/1] (0.00ns)   --->   "%shl_ln728_16 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_19, i5"   --->   Operation 491 'bitconcatenate' 'shl_ln728_16' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1192_27 = sext i38 %mul_ln1118_20"   --->   Operation 492 'sext' 'sext_ln1192_27' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 493 [1/1] (2.90ns)   --->   "%add_ln1192_20 = add i41 %shl_ln728_16, i41 %sext_ln1192_27"   --->   Operation 493 'add' 'add_ln1192_20' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 494 [1/2] (6.91ns)   --->   "%mul_ln1118_21 = mul i38 %sext_ln1116_21, i38 %sext_ln1118_21"   --->   Operation 494 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_20, i32, i32"   --->   Operation 495 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 496 [1/2] (6.91ns)   --->   "%mul_ln1118_22 = mul i38 %sext_ln1116_22, i38 %sext_ln1118_22"   --->   Operation 496 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i2 %codebook_V_23_load"   --->   Operation 497 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 498 [2/2] (6.91ns)   --->   "%mul_ln1118_23 = mul i38 %sext_ln1116_23, i38 %sext_ln1118_23"   --->   Operation 498 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i2 %codebook_V_24_load"   --->   Operation 499 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 500 [2/2] (6.91ns)   --->   "%mul_ln1118_24 = mul i38 %sext_ln1116_24, i38 %sext_ln1118_24"   --->   Operation 500 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 501 [1/2] (2.32ns)   --->   "%codebook_V_25_load = load i6 %codebook_V_25_addr"   --->   Operation 501 'load' 'codebook_V_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_49 : Operation 502 [1/2] (2.32ns)   --->   "%codebook_V_26_load = load i6 %codebook_V_26_addr"   --->   Operation 502 'load' 'codebook_V_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_49 : Operation 503 [1/1] (0.00ns)   --->   "%codebook_V_27_addr = getelementptr i2 %codebook_V_27, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 503 'getelementptr' 'codebook_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 504 [2/2] (2.32ns)   --->   "%codebook_V_27_load = load i6 %codebook_V_27_addr"   --->   Operation 504 'load' 'codebook_V_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_49 : Operation 505 [1/1] (0.00ns)   --->   "%codebook_V_28_addr = getelementptr i2 %codebook_V_28, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 505 'getelementptr' 'codebook_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 506 [2/2] (2.32ns)   --->   "%codebook_V_28_load = load i6 %codebook_V_28_addr"   --->   Operation 506 'load' 'codebook_V_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 50 <SV = 49> <Delay = 6.91>
ST_50 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln728_17 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_20, i5"   --->   Operation 507 'bitconcatenate' 'shl_ln728_17' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1192_28 = sext i38 %mul_ln1118_21"   --->   Operation 508 'sext' 'sext_ln1192_28' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 509 [1/1] (2.90ns)   --->   "%add_ln1192_21 = add i41 %shl_ln728_17, i41 %sext_ln1192_28"   --->   Operation 509 'add' 'add_ln1192_21' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_21, i32, i32"   --->   Operation 510 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln728_18 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_21, i5"   --->   Operation 511 'bitconcatenate' 'shl_ln728_18' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1192_29 = sext i38 %mul_ln1118_22"   --->   Operation 512 'sext' 'sext_ln1192_29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 513 [1/1] (2.90ns)   --->   "%add_ln1192_22 = add i41 %shl_ln728_18, i41 %sext_ln1192_29"   --->   Operation 513 'add' 'add_ln1192_22' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 514 [1/2] (6.91ns)   --->   "%mul_ln1118_23 = mul i38 %sext_ln1116_23, i38 %sext_ln1118_23"   --->   Operation 514 'mul' 'mul_ln1118_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_22, i32, i32"   --->   Operation 515 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 516 [1/2] (6.91ns)   --->   "%mul_ln1118_24 = mul i38 %sext_ln1116_24, i38 %sext_ln1118_24"   --->   Operation 516 'mul' 'mul_ln1118_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i2 %codebook_V_25_load"   --->   Operation 517 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 518 [2/2] (6.91ns)   --->   "%mul_ln1118_25 = mul i38 %sext_ln1116_25, i38 %sext_ln1118_25"   --->   Operation 518 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i2 %codebook_V_26_load"   --->   Operation 519 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 520 [2/2] (6.91ns)   --->   "%mul_ln1118_26 = mul i38 %sext_ln1116_26, i38 %sext_ln1118_26"   --->   Operation 520 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 521 [1/2] (2.32ns)   --->   "%codebook_V_27_load = load i6 %codebook_V_27_addr"   --->   Operation 521 'load' 'codebook_V_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_50 : Operation 522 [1/2] (2.32ns)   --->   "%codebook_V_28_load = load i6 %codebook_V_28_addr"   --->   Operation 522 'load' 'codebook_V_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_50 : Operation 523 [1/1] (0.00ns)   --->   "%codebook_V_29_addr = getelementptr i2 %codebook_V_29, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 523 'getelementptr' 'codebook_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 524 [2/2] (2.32ns)   --->   "%codebook_V_29_load = load i6 %codebook_V_29_addr"   --->   Operation 524 'load' 'codebook_V_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_50 : Operation 525 [1/1] (0.00ns)   --->   "%codebook_V_30_addr = getelementptr i2 %codebook_V_30, i64, i64 %i_2_cast" [e2e_system.cpp:121]   --->   Operation 525 'getelementptr' 'codebook_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 526 [2/2] (2.32ns)   --->   "%codebook_V_30_load = load i6 %codebook_V_30_addr"   --->   Operation 526 'load' 'codebook_V_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 51 <SV = 50> <Delay = 6.91>
ST_51 : Operation 527 [1/1] (0.00ns)   --->   "%shl_ln728_19 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_22, i5"   --->   Operation 527 'bitconcatenate' 'shl_ln728_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1192_30 = sext i38 %mul_ln1118_23"   --->   Operation 528 'sext' 'sext_ln1192_30' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 529 [1/1] (2.90ns)   --->   "%add_ln1192 = add i41 %shl_ln728_19, i41 %sext_ln1192_30"   --->   Operation 529 'add' 'add_ln1192' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192, i32, i32"   --->   Operation 530 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 531 [1/1] (0.00ns)   --->   "%shl_ln728_20 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_23, i5"   --->   Operation 531 'bitconcatenate' 'shl_ln728_20' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1192_31 = sext i38 %mul_ln1118_24"   --->   Operation 532 'sext' 'sext_ln1192_31' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 533 [1/1] (2.90ns)   --->   "%add_ln1192_23 = add i41 %shl_ln728_20, i41 %sext_ln1192_31"   --->   Operation 533 'add' 'add_ln1192_23' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 534 [1/2] (6.91ns)   --->   "%mul_ln1118_25 = mul i38 %sext_ln1116_25, i38 %sext_ln1118_25"   --->   Operation 534 'mul' 'mul_ln1118_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_23, i32, i32"   --->   Operation 535 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 536 [1/2] (6.91ns)   --->   "%mul_ln1118_26 = mul i38 %sext_ln1116_26, i38 %sext_ln1118_26"   --->   Operation 536 'mul' 'mul_ln1118_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i2 %codebook_V_27_load"   --->   Operation 537 'sext' 'sext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 538 [2/2] (6.91ns)   --->   "%mul_ln1118_27 = mul i38 %sext_ln1116_27, i38 %sext_ln1118_27"   --->   Operation 538 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i2 %codebook_V_28_load"   --->   Operation 539 'sext' 'sext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 540 [2/2] (6.91ns)   --->   "%mul_ln1118_28 = mul i38 %sext_ln1116_28, i38 %sext_ln1118_28"   --->   Operation 540 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 541 [1/2] (2.32ns)   --->   "%codebook_V_29_load = load i6 %codebook_V_29_addr"   --->   Operation 541 'load' 'codebook_V_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>
ST_51 : Operation 542 [1/2] (2.32ns)   --->   "%codebook_V_30_load = load i6 %codebook_V_30_addr"   --->   Operation 542 'load' 'codebook_V_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 33> <ROM>

State 52 <SV = 51> <Delay = 6.91>
ST_52 : Operation 543 [1/1] (0.00ns)   --->   "%shl_ln728_21 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_24, i5"   --->   Operation 543 'bitconcatenate' 'shl_ln728_21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln1192_32 = sext i38 %mul_ln1118_25"   --->   Operation 544 'sext' 'sext_ln1192_32' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 545 [1/1] (2.90ns)   --->   "%add_ln1192_24 = add i41 %shl_ln728_21, i41 %sext_ln1192_32"   --->   Operation 545 'add' 'add_ln1192_24' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_24, i32, i32"   --->   Operation 546 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln728_22 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_25, i5"   --->   Operation 547 'bitconcatenate' 'shl_ln728_22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1192_33 = sext i38 %mul_ln1118_26"   --->   Operation 548 'sext' 'sext_ln1192_33' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 549 [1/1] (2.90ns)   --->   "%add_ln1192_25 = add i41 %shl_ln728_22, i41 %sext_ln1192_33"   --->   Operation 549 'add' 'add_ln1192_25' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 550 [1/2] (6.91ns)   --->   "%mul_ln1118_27 = mul i38 %sext_ln1116_27, i38 %sext_ln1118_27"   --->   Operation 550 'mul' 'mul_ln1118_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_25, i32, i32"   --->   Operation 551 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 552 [1/2] (6.91ns)   --->   "%mul_ln1118_28 = mul i38 %sext_ln1116_28, i38 %sext_ln1118_28"   --->   Operation 552 'mul' 'mul_ln1118_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i2 %codebook_V_29_load"   --->   Operation 553 'sext' 'sext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 554 [2/2] (6.91ns)   --->   "%mul_ln1118_29 = mul i38 %sext_ln1116_29, i38 %sext_ln1118_29"   --->   Operation 554 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i2 %codebook_V_30_load"   --->   Operation 555 'sext' 'sext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 556 [2/2] (6.91ns)   --->   "%mul_ln1118_30 = mul i38 %sext_ln1116_30, i38 %sext_ln1118_30"   --->   Operation 556 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.91>
ST_53 : Operation 557 [1/1] (0.00ns)   --->   "%shl_ln728_23 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_26, i5"   --->   Operation 557 'bitconcatenate' 'shl_ln728_23' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln1192_34 = sext i38 %mul_ln1118_27"   --->   Operation 558 'sext' 'sext_ln1192_34' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 559 [1/1] (2.90ns)   --->   "%add_ln1192_26 = add i41 %shl_ln728_23, i41 %sext_ln1192_34"   --->   Operation 559 'add' 'add_ln1192_26' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_26, i32, i32"   --->   Operation 560 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln728_24 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_27, i5"   --->   Operation 561 'bitconcatenate' 'shl_ln728_24' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1192_35 = sext i38 %mul_ln1118_28"   --->   Operation 562 'sext' 'sext_ln1192_35' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 563 [1/1] (2.90ns)   --->   "%add_ln1192_27 = add i41 %shl_ln728_24, i41 %sext_ln1192_35"   --->   Operation 563 'add' 'add_ln1192_27' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 564 [1/2] (6.91ns)   --->   "%mul_ln1118_29 = mul i38 %sext_ln1116_29, i38 %sext_ln1118_29"   --->   Operation 564 'mul' 'mul_ln1118_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_27, i32, i32"   --->   Operation 565 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 566 [1/2] (6.91ns)   --->   "%mul_ln1118_30 = mul i38 %sext_ln1116_30, i38 %sext_ln1118_30"   --->   Operation 566 'mul' 'mul_ln1118_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 567 [1/1] (0.00ns)   --->   "%correlators_output_V_addr_2 = getelementptr i36 %correlators_output_V, i64, i64 %i_2_cast" [e2e_system.cpp:124]   --->   Operation 567 'getelementptr' 'correlators_output_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 568 [2/2] (3.25ns)   --->   "%correlators_output_V_load = load i6 %correlators_output_V_addr_2" [e2e_system.cpp:124]   --->   Operation 568 'load' 'correlators_output_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>

State 54 <SV = 53> <Delay = 5.81>
ST_54 : Operation 569 [1/1] (0.00ns)   --->   "%shl_ln728_25 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_28, i5"   --->   Operation 569 'bitconcatenate' 'shl_ln728_25' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1192_36 = sext i38 %mul_ln1118_29"   --->   Operation 570 'sext' 'sext_ln1192_36' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 571 [1/1] (2.90ns)   --->   "%add_ln1192_28 = add i41 %shl_ln728_25, i41 %sext_ln1192_36"   --->   Operation 571 'add' 'add_ln1192_28' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_28, i32, i32"   --->   Operation 572 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln728_26 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i36.i5, i36 %tmp_29, i5"   --->   Operation 573 'bitconcatenate' 'shl_ln728_26' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1192_37 = sext i38 %mul_ln1118_30"   --->   Operation 574 'sext' 'sext_ln1192_37' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 575 [1/1] (2.90ns)   --->   "%add_ln1192_29 = add i41 %shl_ln728_26, i41 %sext_ln1192_37"   --->   Operation 575 'add' 'add_ln1192_29' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i36 @_ssdm_op_PartSelect.i36.i41.i32.i32, i41 %add_ln1192_29, i32, i32"   --->   Operation 576 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 577 [1/2] (3.25ns)   --->   "%correlators_output_V_load = load i6 %correlators_output_V_addr_2" [e2e_system.cpp:124]   --->   Operation 577 'load' 'correlators_output_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>

State 55 <SV = 54> <Delay = 6.73>
ST_55 : Operation 578 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0"   --->   Operation 578 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 579 [1/1] (2.50ns)   --->   "%icmp_ln1494 = icmp_sgt  i36 %trunc_ln708_1, i36 %correlators_output_V_load"   --->   Operation 579 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln1494, void %bb._crit_edge, void %_ifconv" [e2e_system.cpp:124]   --->   Operation 580 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 581 [1/1] (2.50ns)   --->   "%icmp_ln935 = icmp_eq  i36 %trunc_ln708_1, i36"   --->   Operation 581 'icmp' 'icmp_ln935' <Predicate = (icmp_ln1494)> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 582 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i41.i32, i41 %add_ln1192_29, i32"   --->   Operation 582 'bitselect' 'p_Result_7' <Predicate = (icmp_ln1494)> <Delay = 0.00>
ST_55 : Operation 583 [1/1] (2.71ns)   --->   "%sub_ln939 = sub i36, i36 %trunc_ln708_1"   --->   Operation 583 'sub' 'sub_ln939' <Predicate = (icmp_ln1494)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 584 [1/1] (1.12ns)   --->   "%p_Val2_s = select i1 %p_Result_7, i36 %sub_ln939, i36 %trunc_ln708_1"   --->   Operation 584 'select' 'p_Val2_s' <Predicate = (icmp_ln1494)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 585 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i36 @llvm.part.select.i36, i36 %p_Val2_s, i32, i32"   --->   Operation 585 'partselect' 'p_Result_s' <Predicate = (icmp_ln1494)> <Delay = 0.00>
ST_55 : Operation 586 [1/1] (3.25ns)   --->   "%store_ln205 = store i36 %trunc_ln708_1, i6 %correlators_output_V_addr_2, i36 %correlators_output_V_load"   --->   Operation 586 'store' 'store_ln205' <Predicate = (icmp_ln1494)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 36> <Depth = 33> <RAM>

State 56 <SV = 55> <Delay = 6.61>
ST_56 : Operation 587 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28, i36 %p_Result_s"   --->   Operation 587 'bitconcatenate' 'p_Result_3' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_56 : Operation 588 [1/1] (4.06ns)   --->   "%tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_3, i1"   --->   Operation 588 'cttz' 'tmp' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 4.06> <CoreInst = "CTTZ">   --->   Core 54 'CTTZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 589 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp"   --->   Operation 589 'trunc' 'l' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_56 : Operation 590 [1/1] (2.55ns)   --->   "%sub_ln944 = sub i32, i32 %l"   --->   Operation 590 'sub' 'sub_ln944' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 591 'trunc' 'trunc_ln947' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_56 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i64 %tmp"   --->   Operation 592 'trunc' 'trunc_ln943' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>

State 57 <SV = 56> <Delay = 6.97>
ST_57 : Operation 593 [1/1] (2.55ns)   --->   "%lsb_index = add i32, i32 %sub_ln944"   --->   Operation 593 'add' 'lsb_index' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32, i32"   --->   Operation 594 'partselect' 'tmp_44' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_57 : Operation 595 [1/1] (2.47ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_44, i31"   --->   Operation 595 'icmp' 'icmp_ln946' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 596 [1/1] (1.82ns)   --->   "%sub_ln947 = sub i6, i6 %trunc_ln947"   --->   Operation 596 'sub' 'sub_ln947' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 597 'zext' 'zext_ln947' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_57 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i36, i36 %zext_ln947"   --->   Operation 598 'lshr' 'lshr_ln947' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln949 = zext i32 %lsb_index"   --->   Operation 599 'zext' 'zext_ln949' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_57 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i36, i36 %zext_ln949"   --->   Operation 600 'shl' 'shl_ln949' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_1 = or i36 %lshr_ln947, i36 %shl_ln949"   --->   Operation 601 'or' 'or_ln949_1' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i36 %p_Val2_s, i36 %or_ln949_1"   --->   Operation 602 'and' 'and_ln949' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 603 [1/1] (4.42ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i36 %and_ln949, i36"   --->   Operation 603 'icmp' 'icmp_ln949' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 4.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 604 [1/1] (2.47ns)   --->   "%icmp_ln954 = icmp_sgt  i32 %lsb_index, i32"   --->   Operation 604 'icmp' 'icmp_ln954' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.08>
ST_58 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32"   --->   Operation 605 'bitselect' 'tmp_45' <Predicate = (icmp_ln1494 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_58 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%xor_ln949 = xor i1 %tmp_45, i1"   --->   Operation 606 'xor' 'xor_ln949' <Predicate = (icmp_ln1494 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 607 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %p_Val2_s, i32 %lsb_index"   --->   Operation 607 'bitselect' 'p_Result_8' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_58 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%and_ln949_1 = and i1 %p_Result_8, i1 %xor_ln949"   --->   Operation 608 'and' 'and_ln949_1' <Predicate = (icmp_ln1494 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 609 [1/1] (2.55ns)   --->   "%sub_ln955 = sub i32, i32 %sub_ln944"   --->   Operation 609 'sub' 'sub_ln955' <Predicate = (icmp_ln1494 & !icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln955 = zext i32 %sub_ln955"   --->   Operation 610 'zext' 'zext_ln955' <Predicate = (icmp_ln1494 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_58 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln955 = shl i36 %p_Val2_s, i36 %zext_ln955"   --->   Operation 611 'shl' 'shl_ln955' <Predicate = (icmp_ln1494 & !icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_8"   --->   Operation 612 'select' 'select_ln946' <Predicate = (icmp_ln1494 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 613 [1/1] (2.55ns)   --->   "%add_ln954 = add i32, i32 %sub_ln944"   --->   Operation 613 'add' 'add_ln954' <Predicate = (icmp_ln1494 & icmp_ln954 & !icmp_ln935)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln954 = zext i32 %add_ln954"   --->   Operation 614 'zext' 'zext_ln954' <Predicate = (icmp_ln1494 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00>
ST_58 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln954 = lshr i36 %p_Val2_s, i36 %zext_ln954"   --->   Operation 615 'lshr' 'lshr_ln954' <Predicate = (icmp_ln1494 & icmp_ln954 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 616 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln954 = select i1 %icmp_ln954, i1 %select_ln946, i1 %and_ln949_1"   --->   Operation 616 'select' 'select_ln954' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln954, i36 %lshr_ln954, i36 %shl_ln955"   --->   Operation 617 'select' 'm' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln951 = zext i36 %m"   --->   Operation 618 'zext' 'zext_ln951' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_58 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln961 = zext i1 %select_ln954"   --->   Operation 619 'zext' 'zext_ln961' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_58 : Operation 620 [1/1] (4.52ns) (out node of the LUT)   --->   "%m_1 = add i37 %zext_ln951, i37 %zext_ln961"   --->   Operation 620 'add' 'm_1' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 4.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 621 [1/1] (0.00ns)   --->   "%m_4 = partselect i36 @_ssdm_op_PartSelect.i36.i37.i32.i32, i37 %m_1, i32, i32"   --->   Operation 621 'partselect' 'm_4' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_58 : Operation 622 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %m_1, i32"   --->   Operation 622 'bitselect' 'p_Result_5' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>

State 59 <SV = 58> <Delay = 5.61>
ST_59 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln951_1 = zext i36 %m_4"   --->   Operation 623 'zext' 'zext_ln951_1' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_59 : Operation 624 [1/1] (1.24ns)   --->   "%select_ln943 = select i1 %p_Result_5, i8, i8"   --->   Operation 624 'select' 'select_ln943' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8, i8 %trunc_ln943"   --->   Operation 625 'sub' 'sub_ln964' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 626 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln943, i8 %sub_ln964"   --->   Operation 626 'add' 'add_ln964' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_7, i8 %add_ln964"   --->   Operation 627 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_59 : Operation 628 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_1, i9 %tmp_1, i32, i32"   --->   Operation 628 'partset' 'p_Result_9' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_59 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln743 = trunc i64 %p_Result_9"   --->   Operation 629 'trunc' 'trunc_ln743' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_59 : Operation 630 [1/1] (0.00ns)   --->   "%bitcast_ln744 = bitcast i32 %trunc_ln743"   --->   Operation 630 'bitcast' 'bitcast_ln744' <Predicate = (icmp_ln1494 & !icmp_ln935)> <Delay = 0.00>
ST_59 : Operation 631 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, i32, i32 %bitcast_ln744"   --->   Operation 631 'select' 'select_ln935' <Predicate = (icmp_ln1494)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.25>
ST_60 : Operation 632 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64, i64 %i_2_cast" [e2e_system.cpp:125]   --->   Operation 632 'getelementptr' 'output_addr' <Predicate = (icmp_ln1494)> <Delay = 0.00>
ST_60 : Operation 633 [1/1] (3.25ns)   --->   "%store_ln125 = store i32 %select_ln935, i6 %output_addr" [e2e_system.cpp:125]   --->   Operation 633 'store' 'store_ln125' <Predicate = (icmp_ln1494)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_60 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln127 = br void %bb._crit_edge" [e2e_system.cpp:127]   --->   Operation 634 'br' 'br_ln127' <Predicate = (icmp_ln1494)> <Delay = 0.00>

State 61 <SV = 36> <Delay = 0.00>
ST_61 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb270"   --->   Operation 635 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('correlators_output.V', e2e_system.cpp:86) [65]  (0 ns)
	'getelementptr' operation ('correlators_output_V_addr') [67]  (0 ns)
	'store' operation ('store_ln728') of constant 0 on array 'correlators_output.V', e2e_system.cpp:86 [68]  (3.25 ns)

 <State 2>: 5.66ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:93) with incoming values : ('add_ln93', e2e_system.cpp:93) [73]  (0 ns)
	'getelementptr' operation ('correlators_output_V_addr_1') [82]  (0 ns)
	'store' operation ('store_ln205') of constant 0 on array 'correlators_output.V', e2e_system.cpp:86 [83]  (3.25 ns)
	blocking operation 2.4 ns on control path)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', e2e_system.cpp:96) with incoming values : ('add_ln96', e2e_system.cpp:96) [88]  (1.77 ns)

 <State 4>: 5.6ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:96) with incoming values : ('add_ln96', e2e_system.cpp:96) [88]  (0 ns)
	'getelementptr' operation ('temp_input_V_addr_31') [97]  (0 ns)
	'store' operation ('store_ln205') of constant 0 on array 'temp_input.V', e2e_system.cpp:89 [98]  (3.25 ns)
	blocking operation 2.34 ns on control path)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', e2e_system.cpp:101) with incoming values : ('add_ln101', e2e_system.cpp:101) [133]  (1.77 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load') on array 'temp_input.V', e2e_system.cpp:89 [141]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load') on array 'temp_input.V', e2e_system.cpp:89 [141]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_2') on array 'temp_input.V', e2e_system.cpp:89 [145]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_4') on array 'temp_input.V', e2e_system.cpp:89 [149]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_6') on array 'temp_input.V', e2e_system.cpp:89 [153]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_8') on array 'temp_input.V', e2e_system.cpp:89 [157]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_10') on array 'temp_input.V', e2e_system.cpp:89 [161]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_12') on array 'temp_input.V', e2e_system.cpp:89 [165]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_14') on array 'temp_input.V', e2e_system.cpp:89 [169]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_16') on array 'temp_input.V', e2e_system.cpp:89 [173]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_18') on array 'temp_input.V', e2e_system.cpp:89 [177]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_20') on array 'temp_input.V', e2e_system.cpp:89 [181]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_22') on array 'temp_input.V', e2e_system.cpp:89 [185]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('temp_input_V_load_24') on array 'temp_input.V', e2e_system.cpp:89 [189]  (3.25 ns)

 <State 20>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_V_load') on array 'input_V' [202]  (3.25 ns)
	'store' operation ('store_ln205') of variable 'input_V_load' on array 'temp_input.V', e2e_system.cpp:89 [203]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load' on array 'temp_input.V', e2e_system.cpp:89 [142]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_2' on array 'temp_input.V', e2e_system.cpp:89 [146]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_4' on array 'temp_input.V', e2e_system.cpp:89 [150]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_6' on array 'temp_input.V', e2e_system.cpp:89 [154]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_8' on array 'temp_input.V', e2e_system.cpp:89 [158]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_10' on array 'temp_input.V', e2e_system.cpp:89 [162]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_12' on array 'temp_input.V', e2e_system.cpp:89 [166]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_14' on array 'temp_input.V', e2e_system.cpp:89 [170]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_16' on array 'temp_input.V', e2e_system.cpp:89 [174]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_18' on array 'temp_input.V', e2e_system.cpp:89 [178]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_20' on array 'temp_input.V', e2e_system.cpp:89 [182]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_22' on array 'temp_input.V', e2e_system.cpp:89 [186]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_24' on array 'temp_input.V', e2e_system.cpp:89 [190]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_26' on array 'temp_input.V', e2e_system.cpp:89 [194]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln205') of variable 'temp_input_V_load_28' on array 'temp_input.V', e2e_system.cpp:89 [198]  (3.25 ns)

 <State 36>: 2.4ns
The critical path consists of the following:
	'phi' operation ('i', e2e_system.cpp:113) with incoming values : ('add_ln113', e2e_system.cpp:113) [237]  (0 ns)
	'getelementptr' operation ('codebook_V_0_addr', e2e_system.cpp:121) [246]  (0 ns)
	'load' operation ('codebook_V_0_load') on array 'codebook_V_0' [247]  (2.32 ns)
	blocking operation 0.0825 ns on control path)

 <State 37>: 2.32ns
The critical path consists of the following:
	'load' operation ('codebook_V_0_load') on array 'codebook_V_0' [247]  (2.32 ns)

 <State 38>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [249]  (6.91 ns)

 <State 39>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118') [249]  (6.91 ns)

 <State 40>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_3') [271]  (6.91 ns)

 <State 41>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_5') [288]  (6.91 ns)

 <State 42>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_7') [304]  (6.91 ns)

 <State 43>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_9') [320]  (6.91 ns)

 <State 44>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_11') [336]  (6.91 ns)

 <State 45>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_13') [352]  (6.91 ns)

 <State 46>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_15') [368]  (6.91 ns)

 <State 47>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_17') [384]  (6.91 ns)

 <State 48>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_19') [400]  (6.91 ns)

 <State 49>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_21') [416]  (6.91 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_23') [432]  (6.91 ns)

 <State 51>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_25') [448]  (6.91 ns)

 <State 52>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_27') [464]  (6.91 ns)

 <State 53>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_29') [480]  (6.91 ns)

 <State 54>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln1192_28') [484]  (2.91 ns)
	'add' operation ('add_ln1192_29') [492]  (2.91 ns)

 <State 55>: 6.73ns
The critical path consists of the following:
	'sub' operation ('sub_ln939') [501]  (2.71 ns)
	'select' operation ('__Val2__') [502]  (1.13 ns)
	blocking operation 2.89 ns on control path)

 <State 56>: 6.62ns
The critical path consists of the following:
	'cttz' operation ('tmp') [505]  (4.06 ns)
	'sub' operation ('sub_ln944') [507]  (2.55 ns)

 <State 57>: 6.97ns
The critical path consists of the following:
	'add' operation ('lsb_index') [508]  (2.55 ns)
	'shl' operation ('shl_ln949') [516]  (0 ns)
	'or' operation ('or_ln949_1') [517]  (0 ns)
	'and' operation ('and_ln949') [518]  (0 ns)
	'icmp' operation ('icmp_ln949') [519]  (4.42 ns)

 <State 58>: 7.08ns
The critical path consists of the following:
	'sub' operation ('sub_ln955') [525]  (2.55 ns)
	'shl' operation ('shl_ln955') [527]  (0 ns)
	'select' operation ('m') [533]  (0 ns)
	'add' operation ('m') [536]  (4.53 ns)

 <State 59>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln943') [540]  (1.25 ns)
	'add' operation ('add_ln964') [543]  (3.67 ns)
	'select' operation ('select_ln935') [548]  (0.698 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', e2e_system.cpp:125) [549]  (0 ns)
	'store' operation ('store_ln125', e2e_system.cpp:125) of variable 'select_ln935' on array 'output_r' [550]  (3.25 ns)

 <State 61>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
