
rtls_anchor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e824  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000680  0800e9b8  0800e9b8  0000f9b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f038  0800f038  00011248  2**0
                  CONTENTS
  4 .ARM          00000008  0800f038  0800f038  00010038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f040  0800f040  00011248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f040  0800f040  00010040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f044  0800f044  00010044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000248  20000000  0800f048  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011248  2**0
                  CONTENTS
 10 .bss          00000750  20000248  20000248  00011248  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000998  20000998  00011248  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011248  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015444  00000000  00000000  00011278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000367f  00000000  00000000  000266bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014a8  00000000  00000000  00029d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fed  00000000  00000000  0002b1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024416  00000000  00000000  0002c1d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000188ca  00000000  00000000  000505eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2237  00000000  00000000  00068eb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013b0ec  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006c58  00000000  00000000  0013b130  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  00141d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e99c 	.word	0x0800e99c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0800e99c 	.word	0x0800e99c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <MX_DMA_Init+0x3c>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a0b      	ldr	r2, [pc, #44]	@ (8001020 <MX_DMA_Init+0x3c>)
 8000ff4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <MX_DMA_Init+0x3c>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2100      	movs	r1, #0
 800100a:	200c      	movs	r0, #12
 800100c:	f004 ff2b 	bl	8005e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001010:	200c      	movs	r0, #12
 8001012:	f004 ff44 	bl	8005e9e <HAL_NVIC_EnableIRQ>

}
 8001016:	bf00      	nop
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800

08001024 <getSector>:
#include "flash_storage.h"
#include "main.h"

uint32_t getSector(uint32_t address)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    uint32_t sector = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]
    if ((address < ADDR_FLASH_SECTOR_1) && (address >= ADDR_FLASH_SECTOR_0))
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a2c      	ldr	r2, [pc, #176]	@ (80010e4 <getSector+0xc0>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d206      	bcs.n	8001046 <getSector+0x22>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800103e:	d302      	bcc.n	8001046 <getSector+0x22>
    {
        sector = FLASH_SECTOR_0;
 8001040:	2300      	movs	r3, #0
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	e047      	b.n	80010d6 <getSector+0xb2>
    }
    else if ((address < ADDR_FLASH_SECTOR_2) && (address >= ADDR_FLASH_SECTOR_1))
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a27      	ldr	r2, [pc, #156]	@ (80010e8 <getSector+0xc4>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d206      	bcs.n	800105c <getSector+0x38>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a24      	ldr	r2, [pc, #144]	@ (80010e4 <getSector+0xc0>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d302      	bcc.n	800105c <getSector+0x38>
    {
        sector = FLASH_SECTOR_1;
 8001056:	2301      	movs	r3, #1
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	e03c      	b.n	80010d6 <getSector+0xb2>
    }
    else if ((address < ADDR_FLASH_SECTOR_3) && (address >= ADDR_FLASH_SECTOR_2))
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a23      	ldr	r2, [pc, #140]	@ (80010ec <getSector+0xc8>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d206      	bcs.n	8001072 <getSector+0x4e>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a20      	ldr	r2, [pc, #128]	@ (80010e8 <getSector+0xc4>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d302      	bcc.n	8001072 <getSector+0x4e>
    {
        sector = FLASH_SECTOR_2;
 800106c:	2302      	movs	r3, #2
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	e031      	b.n	80010d6 <getSector+0xb2>
    }
    else if ((address < ADDR_FLASH_SECTOR_4) && (address >= ADDR_FLASH_SECTOR_3))
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a1e      	ldr	r2, [pc, #120]	@ (80010f0 <getSector+0xcc>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d806      	bhi.n	8001088 <getSector+0x64>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a1b      	ldr	r2, [pc, #108]	@ (80010ec <getSector+0xc8>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d302      	bcc.n	8001088 <getSector+0x64>
    {
        sector = FLASH_SECTOR_3;
 8001082:	2303      	movs	r3, #3
 8001084:	60fb      	str	r3, [r7, #12]
 8001086:	e026      	b.n	80010d6 <getSector+0xb2>
    }
    else if ((address < ADDR_FLASH_SECTOR_5) && (address >= ADDR_FLASH_SECTOR_4))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	4a1a      	ldr	r2, [pc, #104]	@ (80010f4 <getSector+0xd0>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d806      	bhi.n	800109e <getSector+0x7a>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a17      	ldr	r2, [pc, #92]	@ (80010f0 <getSector+0xcc>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d902      	bls.n	800109e <getSector+0x7a>
    {
        sector = FLASH_SECTOR_4;
 8001098:	2304      	movs	r3, #4
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	e01b      	b.n	80010d6 <getSector+0xb2>
    }
    else if ((address < ADDR_FLASH_SECTOR_6) && (address >= ADDR_FLASH_SECTOR_5))
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	4a15      	ldr	r2, [pc, #84]	@ (80010f8 <getSector+0xd4>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d806      	bhi.n	80010b4 <getSector+0x90>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a12      	ldr	r2, [pc, #72]	@ (80010f4 <getSector+0xd0>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d902      	bls.n	80010b4 <getSector+0x90>
    {
        sector = FLASH_SECTOR_5;
 80010ae:	2305      	movs	r3, #5
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	e010      	b.n	80010d6 <getSector+0xb2>
    }
    else if ((address < ADDR_FLASH_SECTOR_7) && (address >= ADDR_FLASH_SECTOR_6))
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a11      	ldr	r2, [pc, #68]	@ (80010fc <getSector+0xd8>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d806      	bhi.n	80010ca <getSector+0xa6>
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	4a0e      	ldr	r2, [pc, #56]	@ (80010f8 <getSector+0xd4>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d902      	bls.n	80010ca <getSector+0xa6>
    {
        sector = FLASH_SECTOR_6;
 80010c4:	2306      	movs	r3, #6
 80010c6:	60fb      	str	r3, [r7, #12]
 80010c8:	e005      	b.n	80010d6 <getSector+0xb2>
    }
    else if (address >= ADDR_FLASH_SECTOR_7)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a0b      	ldr	r2, [pc, #44]	@ (80010fc <getSector+0xd8>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d901      	bls.n	80010d6 <getSector+0xb2>
    {
        sector = FLASH_SECTOR_7;
 80010d2:	2307      	movs	r3, #7
 80010d4:	60fb      	str	r3, [r7, #12]
    }
    return sector;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	08004000 	.word	0x08004000
 80010e8:	08008000 	.word	0x08008000
 80010ec:	0800c000 	.word	0x0800c000
 80010f0:	0800ffff 	.word	0x0800ffff
 80010f4:	0801ffff 	.word	0x0801ffff
 80010f8:	0803ffff 	.word	0x0803ffff
 80010fc:	0805ffff 	.word	0x0805ffff

08001100 <flashWriteData>:

uint32_t flashWriteData(uint32_t startAddress, uint8_t *data, uint32_t num)
{
 8001100:	b5b0      	push	{r4, r5, r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
    static FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t cnt = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
    uint32_t sectorError;
    uint32_t sector = getSector(startAddress);
 8001110:	68f8      	ldr	r0, [r7, #12]
 8001112:	f7ff ff87 	bl	8001024 <getSector>
 8001116:	6138      	str	r0, [r7, #16]
    HAL_FLASH_Unlock();
 8001118:	f005 fb36 	bl	8006788 <HAL_FLASH_Unlock>
    FLASH_Erase_Sector(sector, FLASH_VOLTAGE_RANGE_3);
 800111c:	2102      	movs	r1, #2
 800111e:	6938      	ldr	r0, [r7, #16]
 8001120:	f005 fca0 	bl	8006a64 <FLASH_Erase_Sector>
    HAL_FLASH_Lock();
 8001124:	f005 fb52 	bl	80067cc <HAL_FLASH_Lock>

    HAL_FLASH_Unlock();
 8001128:	f005 fb2e 	bl	8006788 <HAL_FLASH_Unlock>
    while (cnt < num)
 800112c:	e019      	b.n	8001162 <flashWriteData+0x62>
    {
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, startAddress, data[cnt]) == HAL_OK)
 800112e:	68ba      	ldr	r2, [r7, #8]
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	4413      	add	r3, r2
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	b2db      	uxtb	r3, r3
 8001138:	2200      	movs	r2, #0
 800113a:	461c      	mov	r4, r3
 800113c:	4615      	mov	r5, r2
 800113e:	4622      	mov	r2, r4
 8001140:	462b      	mov	r3, r5
 8001142:	68f9      	ldr	r1, [r7, #12]
 8001144:	2000      	movs	r0, #0
 8001146:	f005 facb 	bl	80066e0 <HAL_FLASH_Program>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d106      	bne.n	800115e <flashWriteData+0x5e>
        {
        	startAddress++;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	3301      	adds	r3, #1
 8001154:	60fb      	str	r3, [r7, #12]
            cnt++;
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	3301      	adds	r3, #1
 800115a:	617b      	str	r3, [r7, #20]
 800115c:	e001      	b.n	8001162 <flashWriteData+0x62>
        }
        else
        {
            HAL_FLASH_GetError();
 800115e:	f005 fb45 	bl	80067ec <HAL_FLASH_GetError>
    while (cnt < num)
 8001162:	697a      	ldr	r2, [r7, #20]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	429a      	cmp	r2, r3
 8001168:	d3e1      	bcc.n	800112e <flashWriteData+0x2e>
        }
    }
    HAL_FLASH_Lock();
 800116a:	f005 fb2f 	bl	80067cc <HAL_FLASH_Lock>
    return 0;
 800116e:	2300      	movs	r3, #0
}
 8001170:	4618      	mov	r0, r3
 8001172:	3718      	adds	r7, #24
 8001174:	46bd      	mov	sp, r7
 8001176:	bdb0      	pop	{r4, r5, r7, pc}

08001178 <flashReadData>:

void flashReadData(uint32_t startAddress, uint8_t *data, uint32_t num)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
    while (num)
 8001184:	e00d      	b.n	80011a2 <flashReadData+0x2a>
    {
        *data = *(__IO uint8_t *)startAddress;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	b2da      	uxtb	r2, r3
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	701a      	strb	r2, [r3, #0]
        startAddress++;
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	3301      	adds	r3, #1
 8001194:	60fb      	str	r3, [r7, #12]
        data++;
 8001196:	68bb      	ldr	r3, [r7, #8]
 8001198:	3301      	adds	r3, #1
 800119a:	60bb      	str	r3, [r7, #8]
        num--;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	3b01      	subs	r3, #1
 80011a0:	607b      	str	r3, [r7, #4]
    while (num)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d1ee      	bne.n	8001186 <flashReadData+0xe>
    }
}
 80011a8:	bf00      	nop
 80011aa:	bf00      	nop
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
	...

080011b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08a      	sub	sp, #40	@ 0x28
 80011bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011be:	f107 0314 	add.w	r3, r7, #20
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
 80011d2:	4b3b      	ldr	r3, [pc, #236]	@ (80012c0 <MX_GPIO_Init+0x108>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	4a3a      	ldr	r2, [pc, #232]	@ (80012c0 <MX_GPIO_Init+0x108>)
 80011d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011de:	4b38      	ldr	r3, [pc, #224]	@ (80012c0 <MX_GPIO_Init+0x108>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	4b34      	ldr	r3, [pc, #208]	@ (80012c0 <MX_GPIO_Init+0x108>)
 80011f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f2:	4a33      	ldr	r2, [pc, #204]	@ (80012c0 <MX_GPIO_Init+0x108>)
 80011f4:	f043 0301 	orr.w	r3, r3, #1
 80011f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011fa:	4b31      	ldr	r3, [pc, #196]	@ (80012c0 <MX_GPIO_Init+0x108>)
 80011fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001206:	2300      	movs	r3, #0
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	4b2d      	ldr	r3, [pc, #180]	@ (80012c0 <MX_GPIO_Init+0x108>)
 800120c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120e:	4a2c      	ldr	r2, [pc, #176]	@ (80012c0 <MX_GPIO_Init+0x108>)
 8001210:	f043 0302 	orr.w	r3, r3, #2
 8001214:	6313      	str	r3, [r2, #48]	@ 0x30
 8001216:	4b2a      	ldr	r3, [pc, #168]	@ (80012c0 <MX_GPIO_Init+0x108>)
 8001218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	60bb      	str	r3, [r7, #8]
 8001220:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001222:	2300      	movs	r3, #0
 8001224:	607b      	str	r3, [r7, #4]
 8001226:	4b26      	ldr	r3, [pc, #152]	@ (80012c0 <MX_GPIO_Init+0x108>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	4a25      	ldr	r2, [pc, #148]	@ (80012c0 <MX_GPIO_Init+0x108>)
 800122c:	f043 0308 	orr.w	r3, r3, #8
 8001230:	6313      	str	r3, [r2, #48]	@ 0x30
 8001232:	4b23      	ldr	r3, [pc, #140]	@ (80012c0 <MX_GPIO_Init+0x108>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	f003 0308 	and.w	r3, r3, #8
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800123e:	2201      	movs	r2, #1
 8001240:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001244:	481f      	ldr	r0, [pc, #124]	@ (80012c4 <MX_GPIO_Init+0x10c>)
 8001246:	f005 fdf1 	bl	8006e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, UWB_RST_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_SET);
 800124a:	2201      	movs	r2, #1
 800124c:	f240 2106 	movw	r1, #518	@ 0x206
 8001250:	481d      	ldr	r0, [pc, #116]	@ (80012c8 <MX_GPIO_Init+0x110>)
 8001252:	f005 fdeb 	bl	8006e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	2101      	movs	r1, #1
 800125a:	481b      	ldr	r0, [pc, #108]	@ (80012c8 <MX_GPIO_Init+0x110>)
 800125c:	f005 fde6 	bl	8006e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UWB_CS_Pin;
 8001260:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001266:	2301      	movs	r3, #1
 8001268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800126e:	2302      	movs	r3, #2
 8001270:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_CS_GPIO_Port, &GPIO_InitStruct);
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	4619      	mov	r1, r3
 8001278:	4812      	ldr	r0, [pc, #72]	@ (80012c4 <MX_GPIO_Init+0x10c>)
 800127a:	f005 fc3b 	bl	8006af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = UWB_RST_Pin|LED2_Pin|LED3_Pin;
 800127e:	f240 2306 	movw	r3, #518	@ 0x206
 8001282:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800128c:	2302      	movs	r3, #2
 800128e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	480c      	ldr	r0, [pc, #48]	@ (80012c8 <MX_GPIO_Init+0x110>)
 8001298:	f005 fc2c 	bl	8006af4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800129c:	2301      	movs	r3, #1
 800129e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a0:	2301      	movs	r3, #1
 80012a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012a4:	2302      	movs	r3, #2
 80012a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012a8:	2302      	movs	r3, #2
 80012aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	4619      	mov	r1, r3
 80012b2:	4805      	ldr	r0, [pc, #20]	@ (80012c8 <MX_GPIO_Init+0x110>)
 80012b4:	f005 fc1e 	bl	8006af4 <HAL_GPIO_Init>

}
 80012b8:	bf00      	nop
 80012ba:	3728      	adds	r7, #40	@ 0x28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40020400 	.word	0x40020400
 80012c8:	40020c00 	.word	0x40020c00

080012cc <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 1);
 80012d4:	1d39      	adds	r1, r7, #4
 80012d6:	2301      	movs	r3, #1
 80012d8:	2201      	movs	r2, #1
 80012da:	4804      	ldr	r0, [pc, #16]	@ (80012ec <__io_putchar+0x20>)
 80012dc:	f007 fb83 	bl	80089e6 <HAL_UART_Transmit>
  return ch;
 80012e0:	687b      	ldr	r3, [r7, #4]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200006c0 	.word	0x200006c0

080012f0 <dwInteruptHandler>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void dwInteruptHandler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  // dwReadSystemEventStatusRegister(&device);
  if (dwIsTransmitDone(&device))
 80012f4:	481a      	ldr	r0, [pc, #104]	@ (8001360 <dwInteruptHandler+0x70>)
 80012f6:	f003 fae8 	bl	80048ca <dwIsTransmitDone>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d002      	beq.n	8001306 <dwInteruptHandler+0x16>
  {
    dwClearTransmitStatus(&device);
 8001300:	4817      	ldr	r0, [pc, #92]	@ (8001360 <dwInteruptHandler+0x70>)
 8001302:	f003 fbb5 	bl	8004a70 <dwClearTransmitStatus>
  }
  if (dwIsReceiveTimestampAvailable(&device))
 8001306:	4816      	ldr	r0, [pc, #88]	@ (8001360 <dwInteruptHandler+0x70>)
 8001308:	f003 faef 	bl	80048ea <dwIsReceiveTimestampAvailable>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <dwInteruptHandler+0x28>
  {
    dwClearReceiveTimestampAvailableStatus(&device);
 8001312:	4813      	ldr	r0, [pc, #76]	@ (8001360 <dwInteruptHandler+0x70>)
 8001314:	f003 fb7d 	bl	8004a12 <dwClearReceiveTimestampAvailableStatus>
  }
  if (dwIsReceiveFailed(&device))
 8001318:	4811      	ldr	r0, [pc, #68]	@ (8001360 <dwInteruptHandler+0x70>)
 800131a:	f003 fb14 	bl	8004946 <dwIsReceiveFailed>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d005      	beq.n	8001330 <dwInteruptHandler+0x40>
  {
    dwClearReceiveStatus(&device);
 8001324:	480e      	ldr	r0, [pc, #56]	@ (8001360 <dwInteruptHandler+0x70>)
 8001326:	f003 fb91 	bl	8004a4c <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 800132a:	480d      	ldr	r0, [pc, #52]	@ (8001360 <dwInteruptHandler+0x70>)
 800132c:	f002 fb2e 	bl	800398c <dwRxSoftReset>
  }
  if (dwIsReceiveTimeout(&device))
 8001330:	480b      	ldr	r0, [pc, #44]	@ (8001360 <dwInteruptHandler+0x70>)
 8001332:	f003 fb5e 	bl	80049f2 <dwIsReceiveTimeout>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d005      	beq.n	8001348 <dwInteruptHandler+0x58>
  {
    dwClearReceiveStatus(&device);
 800133c:	4808      	ldr	r0, [pc, #32]	@ (8001360 <dwInteruptHandler+0x70>)
 800133e:	f003 fb85 	bl	8004a4c <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 8001342:	4807      	ldr	r0, [pc, #28]	@ (8001360 <dwInteruptHandler+0x70>)
 8001344:	f002 fb22 	bl	800398c <dwRxSoftReset>
  }
  if (dwIsReceiveDone(&device))
 8001348:	4805      	ldr	r0, [pc, #20]	@ (8001360 <dwInteruptHandler+0x70>)
 800134a:	f003 fade 	bl	800490a <dwIsReceiveDone>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d002      	beq.n	800135a <dwInteruptHandler+0x6a>
  {
    dwClearReceiveStatus(&device);
 8001354:	4802      	ldr	r0, [pc, #8]	@ (8001360 <dwInteruptHandler+0x70>)
 8001356:	f003 fb79 	bl	8004a4c <dwClearReceiveStatus>
  }
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	20000008 	.word	0x20000008

08001364 <HAL_UART_ErrorCallback>:
//     }
//   }
// }

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART3)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a0a      	ldr	r2, [pc, #40]	@ (800139c <HAL_UART_ErrorCallback+0x38>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d10d      	bne.n	8001392 <HAL_UART_ErrorCallback+0x2e>
  {
    HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 8001376:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800137a:	4909      	ldr	r1, [pc, #36]	@ (80013a0 <HAL_UART_ErrorCallback+0x3c>)
 800137c:	4809      	ldr	r0, [pc, #36]	@ (80013a4 <HAL_UART_ErrorCallback+0x40>)
 800137e:	f007 fbc4 	bl	8008b0a <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8001382:	4b09      	ldr	r3, [pc, #36]	@ (80013a8 <HAL_UART_ErrorCallback+0x44>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b07      	ldr	r3, [pc, #28]	@ (80013a8 <HAL_UART_ErrorCallback+0x44>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f022 0208 	bic.w	r2, r2, #8
 8001390:	601a      	str	r2, [r3, #0]
  }
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	40004800 	.word	0x40004800
 80013a0:	200003d4 	.word	0x200003d4
 80013a4:	20000704 	.word	0x20000704
 80013a8:	20000748 	.word	0x20000748

080013ac <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	460b      	mov	r3, r1
 80013b6:	807b      	strh	r3, [r7, #2]
  if (huart->Instance == USART3)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a07      	ldr	r2, [pc, #28]	@ (80013dc <HAL_UARTEx_RxEventCallback+0x30>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d108      	bne.n	80013d4 <HAL_UARTEx_RxEventCallback+0x28>
  {
    systemHandle.rxBufAvai = true;
 80013c2:	4b07      	ldr	r3, [pc, #28]	@ (80013e0 <HAL_UARTEx_RxEventCallback+0x34>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	709a      	strb	r2, [r3, #2]
    systemHandle.rxBufSize = Size;
 80013c8:	4a05      	ldr	r2, [pc, #20]	@ (80013e0 <HAL_UARTEx_RxEventCallback+0x34>)
 80013ca:	887b      	ldrh	r3, [r7, #2]
 80013cc:	8093      	strh	r3, [r2, #4]
    HAL_UART_AbortReceive_IT(&huart3);
 80013ce:	4805      	ldr	r0, [pc, #20]	@ (80013e4 <HAL_UARTEx_RxEventCallback+0x38>)
 80013d0:	f007 fc00 	bl	8008bd4 <HAL_UART_AbortReceive_IT>
  }
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40004800 	.word	0x40004800
 80013e0:	20000268 	.word	0x20000268
 80013e4:	20000704 	.word	0x20000704

080013e8 <findAddress>:

int findAddress(uint8_t *str, uint8_t *sub, int n)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b087      	sub	sp, #28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	60b9      	str	r1, [r7, #8]
 80013f2:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < n; i += 2)
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	e016      	b.n	8001428 <findAddress+0x40>
  {
    if (str[i] == sub[0] && str[i + 1] == sub[1])
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	4413      	add	r3, r2
 8001400:	781a      	ldrb	r2, [r3, #0]
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	429a      	cmp	r2, r3
 8001408:	d10b      	bne.n	8001422 <findAddress+0x3a>
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3301      	adds	r3, #1
 800140e:	68fa      	ldr	r2, [r7, #12]
 8001410:	4413      	add	r3, r2
 8001412:	781a      	ldrb	r2, [r3, #0]
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	3301      	adds	r3, #1
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	429a      	cmp	r2, r3
 800141c:	d101      	bne.n	8001422 <findAddress+0x3a>
      return i;
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	e008      	b.n	8001434 <findAddress+0x4c>
  for (int i = 0; i < n; i += 2)
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	3302      	adds	r3, #2
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	697a      	ldr	r2, [r7, #20]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	429a      	cmp	r2, r3
 800142e:	dbe4      	blt.n	80013fa <findAddress+0x12>
  }
  return -1;
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001434:	4618      	mov	r0, r3
 8001436:	371c      	adds	r7, #28
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <formatCmd>:

int formatCmd(char *info, char *header, char *data, int size)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
 800144c:	603b      	str	r3, [r7, #0]
  int k = strlen(header);
 800144e:	68b8      	ldr	r0, [r7, #8]
 8001450:	f7fe ff0e 	bl	8000270 <strlen>
 8001454:	4603      	mov	r3, r0
 8001456:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < k; i++)
 8001458:	2300      	movs	r3, #0
 800145a:	61fb      	str	r3, [r7, #28]
 800145c:	e00a      	b.n	8001474 <formatCmd+0x34>
  {
    info[i] = header[i];
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	68ba      	ldr	r2, [r7, #8]
 8001462:	441a      	add	r2, r3
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	68f9      	ldr	r1, [r7, #12]
 8001468:	440b      	add	r3, r1
 800146a:	7812      	ldrb	r2, [r2, #0]
 800146c:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < k; i++)
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	3301      	adds	r3, #1
 8001472:	61fb      	str	r3, [r7, #28]
 8001474:	69fa      	ldr	r2, [r7, #28]
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	429a      	cmp	r2, r3
 800147a:	dbf0      	blt.n	800145e <formatCmd+0x1e>
  }
  for (int j = k; j < k + size; j++)
 800147c:	697b      	ldr	r3, [r7, #20]
 800147e:	61bb      	str	r3, [r7, #24]
 8001480:	e00d      	b.n	800149e <formatCmd+0x5e>
  {
    info[j] = data[j - k];
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	461a      	mov	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	441a      	add	r2, r3
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	68f9      	ldr	r1, [r7, #12]
 8001492:	440b      	add	r3, r1
 8001494:	7812      	ldrb	r2, [r2, #0]
 8001496:	701a      	strb	r2, [r3, #0]
  for (int j = k; j < k + size; j++)
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	3301      	adds	r3, #1
 800149c:	61bb      	str	r3, [r7, #24]
 800149e:	697a      	ldr	r2, [r7, #20]
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	4413      	add	r3, r2
 80014a4:	69ba      	ldr	r2, [r7, #24]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	dbeb      	blt.n	8001482 <formatCmd+0x42>
  }
  info[k + size] = '*';
 80014aa:	697a      	ldr	r2, [r7, #20]
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	4413      	add	r3, r2
 80014b0:	461a      	mov	r2, r3
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	4413      	add	r3, r2
 80014b6:	222a      	movs	r2, #42	@ 0x2a
 80014b8:	701a      	strb	r2, [r3, #0]
  return k + size + 1;
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	4413      	add	r3, r2
 80014c0:	3301      	adds	r3, #1
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3720      	adds	r7, #32
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <formatLocCmd>:

int formatLocCmd(char *info, char *header, char *data, uint8_t cnt , int size)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b088      	sub	sp, #32
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	60f8      	str	r0, [r7, #12]
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
 80014d6:	70fb      	strb	r3, [r7, #3]
  int k = strlen(header);
 80014d8:	68b8      	ldr	r0, [r7, #8]
 80014da:	f7fe fec9 	bl	8000270 <strlen>
 80014de:	4603      	mov	r3, r0
 80014e0:	617b      	str	r3, [r7, #20]
  for (int i = 0; i < k; i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
 80014e6:	e00a      	b.n	80014fe <formatLocCmd+0x34>
  {
    info[i] = header[i];
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	441a      	add	r2, r3
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	68f9      	ldr	r1, [r7, #12]
 80014f2:	440b      	add	r3, r1
 80014f4:	7812      	ldrb	r2, [r2, #0]
 80014f6:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < k; i++)
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	3301      	adds	r3, #1
 80014fc:	61fb      	str	r3, [r7, #28]
 80014fe:	69fa      	ldr	r2, [r7, #28]
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	429a      	cmp	r2, r3
 8001504:	dbf0      	blt.n	80014e8 <formatLocCmd+0x1e>
  }
  for (int j = k; j < k + size; j++)
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	61bb      	str	r3, [r7, #24]
 800150a:	e00d      	b.n	8001528 <formatLocCmd+0x5e>
  {
    info[j] = data[j - k];
 800150c:	69ba      	ldr	r2, [r7, #24]
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	461a      	mov	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	441a      	add	r2, r3
 8001518:	69bb      	ldr	r3, [r7, #24]
 800151a:	68f9      	ldr	r1, [r7, #12]
 800151c:	440b      	add	r3, r1
 800151e:	7812      	ldrb	r2, [r2, #0]
 8001520:	701a      	strb	r2, [r3, #0]
  for (int j = k; j < k + size; j++)
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	3301      	adds	r3, #1
 8001526:	61bb      	str	r3, [r7, #24]
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800152c:	4413      	add	r3, r2
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	429a      	cmp	r2, r3
 8001532:	dbeb      	blt.n	800150c <formatLocCmd+0x42>
  }
  info[k + size] = cnt;
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001538:	4413      	add	r3, r2
 800153a:	461a      	mov	r2, r3
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	4413      	add	r3, r2
 8001540:	78fa      	ldrb	r2, [r7, #3]
 8001542:	701a      	strb	r2, [r3, #0]
  info[k + size + 1] = '*';
 8001544:	697a      	ldr	r2, [r7, #20]
 8001546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001548:	4413      	add	r3, r2
 800154a:	3301      	adds	r3, #1
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	4413      	add	r3, r2
 8001550:	222a      	movs	r2, #42	@ 0x2a
 8001552:	701a      	strb	r2, [r3, #0]
  return k + size + 2;
 8001554:	697a      	ldr	r2, [r7, #20]
 8001556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001558:	4413      	add	r3, r2
 800155a:	3302      	adds	r3, #2
}
 800155c:	4618      	mov	r0, r3
 800155e:	3720      	adds	r7, #32
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <compareString>:

bool compareString(char *src1, char *src2, int len)
{
 8001564:	b480      	push	{r7}
 8001566:	b087      	sub	sp, #28
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < len; i++)
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	e00e      	b.n	8001594 <compareString+0x30>
  {
    if (src1[i] != src2[i])
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	68fa      	ldr	r2, [r7, #12]
 800157a:	4413      	add	r3, r2
 800157c:	781a      	ldrb	r2, [r3, #0]
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	440b      	add	r3, r1
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	429a      	cmp	r2, r3
 8001588:	d001      	beq.n	800158e <compareString+0x2a>
      return false;
 800158a:	2300      	movs	r3, #0
 800158c:	e007      	b.n	800159e <compareString+0x3a>
  for (int i = 0; i < len; i++)
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	3301      	adds	r3, #1
 8001592:	617b      	str	r3, [r7, #20]
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	429a      	cmp	r2, r3
 800159a:	dbec      	blt.n	8001576 <compareString+0x12>
  }
  return true;
 800159c:	2301      	movs	r3, #1
}
 800159e:	4618      	mov	r0, r3
 80015a0:	371c      	adds	r7, #28
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	0000      	movs	r0, r0
 80015ac:	0000      	movs	r0, r0
	...

080015b0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80015b0:	b5b0      	push	{r4, r5, r7, lr}
 80015b2:	f5ad 6d8d 	sub.w	sp, sp, #1128	@ 0x468
 80015b6:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  beaconHandle_t beaconHandle = {0};
 80015b8:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
  pollHandle_t pollHandle = {0};
 80015c4:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
 80015d4:	615a      	str	r2, [r3, #20]
  respHandle_t respHandle = {0};
 80015d6:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 80015da:	2220      	movs	r2, #32
 80015dc:	2100      	movs	r1, #0
 80015de:	4618      	mov	r0, r3
 80015e0:	f009 fd3f 	bl	800b062 <memset>
  locMess_t locMess = {0};
 80015e4:	f507 7373 	add.w	r3, r7, #972	@ 0x3cc
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	811a      	strh	r2, [r3, #8]
  packet_t beaconPacket = {0};
 80015f0:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80015f4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80015f8:	4618      	mov	r0, r3
 80015fa:	2389      	movs	r3, #137	@ 0x89
 80015fc:	461a      	mov	r2, r3
 80015fe:	2100      	movs	r1, #0
 8001600:	f009 fd2f 	bl	800b062 <memset>
  packet_t pollPacket = {0};
 8001604:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001608:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800160c:	4618      	mov	r0, r3
 800160e:	2389      	movs	r3, #137	@ 0x89
 8001610:	461a      	mov	r2, r3
 8001612:	2100      	movs	r1, #0
 8001614:	f009 fd25 	bl	800b062 <memset>
  packet_t respPacket = {0};
 8001618:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800161c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8001620:	4618      	mov	r0, r3
 8001622:	2389      	movs	r3, #137	@ 0x89
 8001624:	461a      	mov	r2, r3
 8001626:	2100      	movs	r1, #0
 8001628:	f009 fd1b 	bl	800b062 <memset>
  packet_t locPacket = {0};
 800162c:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001630:	f5a3 7331 	sub.w	r3, r3, #708	@ 0x2c4
 8001634:	4618      	mov	r0, r3
 8001636:	2389      	movs	r3, #137	@ 0x89
 8001638:	461a      	mov	r2, r3
 800163a:	2100      	movs	r1, #0
 800163c:	f009 fd11 	bl	800b062 <memset>
  packet_t bufPacket = {0};
 8001640:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001644:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8001648:	4618      	mov	r0, r3
 800164a:	2389      	movs	r3, #137	@ 0x89
 800164c:	461a      	mov	r2, r3
 800164e:	2100      	movs	r1, #0
 8001650:	f009 fd07 	bl	800b062 <memset>

  uint32_t bcnTimes[BCN_SLOT_TOTAL] = {0};
 8001654:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001658:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 800165c:	4618      	mov	r0, r3
 800165e:	2340      	movs	r3, #64	@ 0x40
 8001660:	461a      	mov	r2, r3
 8001662:	2100      	movs	r1, #0
 8001664:	f009 fcfd 	bl	800b062 <memset>
  uint32_t twrTimes[TWR_SLOT_TOTAL] = {0};
 8001668:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800166c:	f5a3 736e 	sub.w	r3, r3, #952	@ 0x3b8
 8001670:	4618      	mov	r0, r3
 8001672:	2328      	movs	r3, #40	@ 0x28
 8001674:	461a      	mov	r2, r3
 8001676:	2100      	movs	r1, #0
 8001678:	f009 fcf3 	bl	800b062 <memset>
  uint32_t uartTime = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454

  rtls_obj_t rtls_obj = {0};
 8001682:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001686:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 800168a:	4618      	mov	r0, r3
 800168c:	2329      	movs	r3, #41	@ 0x29
 800168e:	461a      	mov	r2, r3
 8001690:	2100      	movs	r1, #0
 8001692:	f009 fce6 	bl	800b062 <memset>
  tagLoc_t tagLoc[TWR_SLOT_TOTAL];
  char all[] = {0xff, 0xff};
 8001696:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800169a:	f5a3 638b 	sub.w	r3, r3, #1112	@ 0x458
 800169e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80016a2:	801a      	strh	r2, [r3, #0]
  char null[] = {0x00, 0x00};
 80016a4:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80016a8:	f2a3 435c 	subw	r3, r3, #1116	@ 0x45c
 80016ac:	2200      	movs	r2, #0
 80016ae:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016b0:	f004 fa52 	bl	8005b58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b4:	f001 faba 	bl	8002c2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016b8:	f7ff fd7e 	bl	80011b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80016bc:	f7ff fc92 	bl	8000fe4 <MX_DMA_Init>
  MX_SPI2_Init();
 80016c0:	f001 fb24 	bl	8002d0c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80016c4:	f001 fdba 	bl	800323c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80016c8:	f001 fde2 	bl	8003290 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80016cc:	f001 fce0 	bl	8003090 <MX_TIM1_Init>
  MX_TIM2_Init();
 80016d0:	f001 fd30 	bl	8003134 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  logi("ANCHOR START");
 80016d4:	f004 faa6 	bl	8005c24 <HAL_GetTick>
 80016d8:	4603      	mov	r3, r0
 80016da:	4619      	mov	r1, r3
 80016dc:	48ba      	ldr	r0, [pc, #744]	@ (80019c8 <main+0x418>)
 80016de:	f009 fc3b 	bl	800af58 <iprintf>
  dwInit(&device);
 80016e2:	48ba      	ldr	r0, [pc, #744]	@ (80019cc <main+0x41c>)
 80016e4:	f001 ffa6 	bl	8003634 <dwInit>
  if (dwConfigure(&device) == DW_ERROR_OK)
 80016e8:	48b8      	ldr	r0, [pc, #736]	@ (80019cc <main+0x41c>)
 80016ea:	f001 ffc7 	bl	800367c <dwConfigure>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d10f      	bne.n	8001714 <main+0x164>
  {
    dwEnableAllLeds(&device);
 80016f4:	48b5      	ldr	r0, [pc, #724]	@ (80019cc <main+0x41c>)
 80016f6:	f002 f894 	bl	8003822 <dwEnableAllLeds>
  {
    loge("Configure failed");
    while (1)
      ;
  }
  dwNewConfiguration(&device);
 80016fa:	48b4      	ldr	r0, [pc, #720]	@ (80019cc <main+0x41c>)
 80016fc:	f002 fc4f 	bl	8003f9e <dwNewConfiguration>
  dwSetDefaults(&device);
 8001700:	48b2      	ldr	r0, [pc, #712]	@ (80019cc <main+0x41c>)
 8001702:	f002 fe89 	bl	8004418 <dwSetDefaults>
  dwCommitConfiguration(&device);
 8001706:	48b1      	ldr	r0, [pc, #708]	@ (80019cc <main+0x41c>)
 8001708:	f002 fc63 	bl	8003fd2 <dwCommitConfiguration>

  for (uint32_t i = 0; i < superframe.bcnSlotTotal; i++)
 800170c:	2300      	movs	r3, #0
 800170e:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 8001712:	e01d      	b.n	8001750 <main+0x1a0>
    loge("Configure failed");
 8001714:	f004 fa86 	bl	8005c24 <HAL_GetTick>
 8001718:	4601      	mov	r1, r0
 800171a:	f240 1365 	movw	r3, #357	@ 0x165
 800171e:	4aac      	ldr	r2, [pc, #688]	@ (80019d0 <main+0x420>)
 8001720:	48ac      	ldr	r0, [pc, #688]	@ (80019d4 <main+0x424>)
 8001722:	f009 fc19 	bl	800af58 <iprintf>
    while (1)
 8001726:	bf00      	nop
 8001728:	e7fd      	b.n	8001726 <main+0x176>
  {
    bcnTimes[i] = SF_BCN_SLOT_TIME * i / DIV;
 800172a:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 800172e:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8001732:	fb02 f103 	mul.w	r1, r2, r3
 8001736:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800173a:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 800173e:	f8d7 245c 	ldr.w	r2, [r7, #1116]	@ 0x45c
 8001742:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t i = 0; i < superframe.bcnSlotTotal; i++)
 8001746:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 800174a:	3301      	adds	r3, #1
 800174c:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 8001750:	4ba1      	ldr	r3, [pc, #644]	@ (80019d8 <main+0x428>)
 8001752:	789b      	ldrb	r3, [r3, #2]
 8001754:	461a      	mov	r2, r3
 8001756:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 800175a:	4293      	cmp	r3, r2
 800175c:	d3e5      	bcc.n	800172a <main+0x17a>
  }
  for (uint32_t j = 0; j < superframe.twrSlotTotal; j++)
 800175e:	2300      	movs	r3, #0
 8001760:	f8c7 3458 	str.w	r3, [r7, #1112]	@ 0x458
 8001764:	e01a      	b.n	800179c <main+0x1ec>
  {
    twrTimes[j] = (SF_TWR_SLOT_TIME * j + SF_BCN_SLOT_TIME * superframe.bcnSlotTotal) / DIV;
 8001766:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 800176a:	f641 42e8 	movw	r2, #7400	@ 0x1ce8
 800176e:	fb02 f303 	mul.w	r3, r2, r3
 8001772:	4a99      	ldr	r2, [pc, #612]	@ (80019d8 <main+0x428>)
 8001774:	7892      	ldrb	r2, [r2, #2]
 8001776:	4611      	mov	r1, r2
 8001778:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 800177c:	fb01 f202 	mul.w	r2, r1, r2
 8001780:	1899      	adds	r1, r3, r2
 8001782:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001786:	f5a3 736e 	sub.w	r3, r3, #952	@ 0x3b8
 800178a:	f8d7 2458 	ldr.w	r2, [r7, #1112]	@ 0x458
 800178e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (uint32_t j = 0; j < superframe.twrSlotTotal; j++)
 8001792:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 8001796:	3301      	adds	r3, #1
 8001798:	f8c7 3458 	str.w	r3, [r7, #1112]	@ 0x458
 800179c:	4b8e      	ldr	r3, [pc, #568]	@ (80019d8 <main+0x428>)
 800179e:	78db      	ldrb	r3, [r3, #3]
 80017a0:	461a      	mov	r2, r3
 80017a2:	f8d7 3458 	ldr.w	r3, [r7, #1112]	@ 0x458
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d3dd      	bcc.n	8001766 <main+0x1b6>
  }
  uartTime = (SF_TWR_SLOT_TIME * superframe.twrSlotTotal + SF_BCN_SLOT_TIME * superframe.bcnSlotTotal) / DIV;
 80017aa:	4b8b      	ldr	r3, [pc, #556]	@ (80019d8 <main+0x428>)
 80017ac:	78db      	ldrb	r3, [r3, #3]
 80017ae:	461a      	mov	r2, r3
 80017b0:	f641 43e8 	movw	r3, #7400	@ 0x1ce8
 80017b4:	fb03 f202 	mul.w	r2, r3, r2
 80017b8:	4b87      	ldr	r3, [pc, #540]	@ (80019d8 <main+0x428>)
 80017ba:	789b      	ldrb	r3, [r3, #2]
 80017bc:	4619      	mov	r1, r3
 80017be:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80017c2:	fb01 f303 	mul.w	r3, r1, r3
 80017c6:	4413      	add	r3, r2
 80017c8:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454

#ifndef TEST
  flashReadData(ADDR_FLASH_SECTOR_7, anchorBaseAddr, sizeof(anchorBaseAddr));
 80017cc:	2202      	movs	r2, #2
 80017ce:	4983      	ldr	r1, [pc, #524]	@ (80019dc <main+0x42c>)
 80017d0:	4883      	ldr	r0, [pc, #524]	@ (80019e0 <main+0x430>)
 80017d2:	f7ff fcd1 	bl	8001178 <flashReadData>
  Logi("Read ID: %02x%02x", anchorBaseAddr[0], anchorBaseAddr[1]);
 80017d6:	f004 fa25 	bl	8005c24 <HAL_GetTick>
 80017da:	4601      	mov	r1, r0
 80017dc:	4b7f      	ldr	r3, [pc, #508]	@ (80019dc <main+0x42c>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	461a      	mov	r2, r3
 80017e2:	4b7e      	ldr	r3, [pc, #504]	@ (80019dc <main+0x42c>)
 80017e4:	785b      	ldrb	r3, [r3, #1]
 80017e6:	487f      	ldr	r0, [pc, #508]	@ (80019e4 <main+0x434>)
 80017e8:	f009 fbb6 	bl	800af58 <iprintf>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 80017ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017f0:	497d      	ldr	r1, [pc, #500]	@ (80019e8 <main+0x438>)
 80017f2:	487e      	ldr	r0, [pc, #504]	@ (80019ec <main+0x43c>)
 80017f4:	f007 f989 	bl	8008b0a <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80017f8:	4b7d      	ldr	r3, [pc, #500]	@ (80019f0 <main+0x440>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	4b7c      	ldr	r3, [pc, #496]	@ (80019f0 <main+0x440>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f022 0208 	bic.w	r2, r2, #8
 8001806:	601a      	str	r2, [r3, #0]
  while (!(systemHandle.anchorCfg == true))
 8001808:	e1fb      	b.n	8001c02 <main+0x652>
  {
    if (systemHandle.rxBufAvai == true)
 800180a:	4b7a      	ldr	r3, [pc, #488]	@ (80019f4 <main+0x444>)
 800180c:	789b      	ldrb	r3, [r3, #2]
 800180e:	2b00      	cmp	r3, #0
 8001810:	f000 81f7 	beq.w	8001c02 <main+0x652>
    {
      memset(&rtls_obj, 0, sizeof(rtls_obj));
 8001814:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001818:	2229      	movs	r2, #41	@ 0x29
 800181a:	2100      	movs	r1, #0
 800181c:	4618      	mov	r0, r3
 800181e:	f009 fc20 	bl	800b062 <memset>
      if (strstr(rxBuffer, "id") != NULL)
 8001822:	4975      	ldr	r1, [pc, #468]	@ (80019f8 <main+0x448>)
 8001824:	4870      	ldr	r0, [pc, #448]	@ (80019e8 <main+0x438>)
 8001826:	f009 fc24 	bl	800b072 <strstr>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d027      	beq.n	8001880 <main+0x2d0>
      {
        Logi("ID: %02x%02x", rxBuffer[3], rxBuffer[4]);
 8001830:	f004 f9f8 	bl	8005c24 <HAL_GetTick>
 8001834:	4601      	mov	r1, r0
 8001836:	4b6c      	ldr	r3, [pc, #432]	@ (80019e8 <main+0x438>)
 8001838:	78db      	ldrb	r3, [r3, #3]
 800183a:	461a      	mov	r2, r3
 800183c:	4b6a      	ldr	r3, [pc, #424]	@ (80019e8 <main+0x438>)
 800183e:	791b      	ldrb	r3, [r3, #4]
 8001840:	486e      	ldr	r0, [pc, #440]	@ (80019fc <main+0x44c>)
 8001842:	f009 fb89 	bl	800af58 <iprintf>
        if (!compareString(anchorBaseAddr, &rxBuffer[3], 2))
 8001846:	2202      	movs	r2, #2
 8001848:	496d      	ldr	r1, [pc, #436]	@ (8001a00 <main+0x450>)
 800184a:	4864      	ldr	r0, [pc, #400]	@ (80019dc <main+0x42c>)
 800184c:	f7ff fe8a 	bl	8001564 <compareString>
 8001850:	4603      	mov	r3, r0
 8001852:	f083 0301 	eor.w	r3, r3, #1
 8001856:	b2db      	uxtb	r3, r3
 8001858:	2b00      	cmp	r3, #0
 800185a:	d00a      	beq.n	8001872 <main+0x2c2>
        {
          memcpy(anchorBaseAddr, &rxBuffer[3], sizeof(anchorBaseAddr));
 800185c:	4b62      	ldr	r3, [pc, #392]	@ (80019e8 <main+0x438>)
 800185e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8001862:	b29a      	uxth	r2, r3
 8001864:	4b5d      	ldr	r3, [pc, #372]	@ (80019dc <main+0x42c>)
 8001866:	801a      	strh	r2, [r3, #0]
          flashWriteData(ADDR_FLASH_SECTOR_7, anchorBaseAddr, sizeof(anchorBaseAddr));
 8001868:	2202      	movs	r2, #2
 800186a:	495c      	ldr	r1, [pc, #368]	@ (80019dc <main+0x42c>)
 800186c:	485c      	ldr	r0, [pc, #368]	@ (80019e0 <main+0x430>)
 800186e:	f7ff fc47 	bl	8001100 <flashWriteData>
        }
        HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, systemHandle.rxBufSize, 100);
 8001872:	4b60      	ldr	r3, [pc, #384]	@ (80019f4 <main+0x444>)
 8001874:	889a      	ldrh	r2, [r3, #4]
 8001876:	2364      	movs	r3, #100	@ 0x64
 8001878:	495b      	ldr	r1, [pc, #364]	@ (80019e8 <main+0x438>)
 800187a:	485c      	ldr	r0, [pc, #368]	@ (80019ec <main+0x43c>)
 800187c:	f007 f8b3 	bl	80089e6 <HAL_UART_Transmit>
      }
      if (strstr(rxBuffer, "cfg_anchor") != NULL)
 8001880:	4960      	ldr	r1, [pc, #384]	@ (8001a04 <main+0x454>)
 8001882:	4859      	ldr	r0, [pc, #356]	@ (80019e8 <main+0x438>)
 8001884:	f009 fbf5 	bl	800b072 <strstr>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d055      	beq.n	800193a <main+0x38a>
      {
        Logi("cfg_anchor");
 800188e:	f004 f9c9 	bl	8005c24 <HAL_GetTick>
 8001892:	4603      	mov	r3, r0
 8001894:	4619      	mov	r1, r3
 8001896:	485c      	ldr	r0, [pc, #368]	@ (8001a08 <main+0x458>)
 8001898:	f009 fb5e 	bl	800af58 <iprintf>
        memcpy((uint8_t *)&rtls_obj.cfg_anchor, &rxBuffer[11], sizeof(rtls_obj.cfg_anchor));
 800189c:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80018a0:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 80018a4:	4a50      	ldr	r2, [pc, #320]	@ (80019e8 <main+0x438>)
 80018a6:	320b      	adds	r2, #11
 80018a8:	6810      	ldr	r0, [r2, #0]
 80018aa:	6851      	ldr	r1, [r2, #4]
 80018ac:	c303      	stmia	r3!, {r0, r1}
 80018ae:	8911      	ldrh	r1, [r2, #8]
 80018b0:	7a92      	ldrb	r2, [r2, #10]
 80018b2:	8019      	strh	r1, [r3, #0]
 80018b4:	709a      	strb	r2, [r3, #2]
        if (compareString(rtls_obj.cfg_anchor.address, anchorBaseAddr, sizeof(anchorBaseAddr)) && rtls_obj.cfg_anchor.slot < superframe.bcnSlotTotal)
 80018b6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80018ba:	2202      	movs	r2, #2
 80018bc:	4947      	ldr	r1, [pc, #284]	@ (80019dc <main+0x42c>)
 80018be:	4618      	mov	r0, r3
 80018c0:	f7ff fe50 	bl	8001564 <compareString>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	f000 8184 	beq.w	8001bd4 <main+0x624>
 80018cc:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80018d0:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 80018d4:	789a      	ldrb	r2, [r3, #2]
 80018d6:	4b40      	ldr	r3, [pc, #256]	@ (80019d8 <main+0x428>)
 80018d8:	789b      	ldrb	r3, [r3, #2]
 80018da:	429a      	cmp	r2, r3
 80018dc:	f080 817a 	bcs.w	8001bd4 <main+0x624>
        {
          memcpy(myAnchor.anchorAddress, anchorBaseAddr, sizeof(anchorBaseAddr));
 80018e0:	4b3e      	ldr	r3, [pc, #248]	@ (80019dc <main+0x42c>)
 80018e2:	881a      	ldrh	r2, [r3, #0]
 80018e4:	4b49      	ldr	r3, [pc, #292]	@ (8001a0c <main+0x45c>)
 80018e6:	809a      	strh	r2, [r3, #4]
          myAnchor.bcnSlotNumber = rtls_obj.cfg_anchor.slot;
 80018e8:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80018ec:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 80018f0:	789a      	ldrb	r2, [r3, #2]
 80018f2:	4b46      	ldr	r3, [pc, #280]	@ (8001a0c <main+0x45c>)
 80018f4:	719a      	strb	r2, [r3, #6]
          myAnchor.x.xVal = rtls_obj.cfg_anchor.x.xVal;
 80018f6:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80018fa:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 80018fe:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8001902:	4a42      	ldr	r2, [pc, #264]	@ (8001a0c <main+0x45c>)
 8001904:	6093      	str	r3, [r2, #8]
          myAnchor.y.yVal = rtls_obj.cfg_anchor.y.yVal;
 8001906:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800190a:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 800190e:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8001912:	4a3e      	ldr	r2, [pc, #248]	@ (8001a0c <main+0x45c>)
 8001914:	60d3      	str	r3, [r2, #12]
          myAnchor.anchorCfg = true;
 8001916:	4b3d      	ldr	r3, [pc, #244]	@ (8001a0c <main+0x45c>)
 8001918:	2201      	movs	r2, #1
 800191a:	701a      	strb	r2, [r3, #0]
          if (myAnchor.bcnSlotNumber == 0)
 800191c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a0c <main+0x45c>)
 800191e:	799b      	ldrb	r3, [r3, #6]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d102      	bne.n	800192a <main+0x37a>
          {
            myAnchor.anchorMain = true;
 8001924:	4b39      	ldr	r3, [pc, #228]	@ (8001a0c <main+0x45c>)
 8001926:	2201      	movs	r2, #1
 8001928:	705a      	strb	r2, [r3, #1]
          }
          HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, systemHandle.rxBufSize, 100);
 800192a:	4b32      	ldr	r3, [pc, #200]	@ (80019f4 <main+0x444>)
 800192c:	889a      	ldrh	r2, [r3, #4]
 800192e:	2364      	movs	r3, #100	@ 0x64
 8001930:	492d      	ldr	r1, [pc, #180]	@ (80019e8 <main+0x438>)
 8001932:	482e      	ldr	r0, [pc, #184]	@ (80019ec <main+0x43c>)
 8001934:	f007 f857 	bl	80089e6 <HAL_UART_Transmit>
 8001938:	e14c      	b.n	8001bd4 <main+0x624>
        }
      }
      else if (strstr(rxBuffer, "del_anchor") != NULL)
 800193a:	4935      	ldr	r1, [pc, #212]	@ (8001a10 <main+0x460>)
 800193c:	482a      	ldr	r0, [pc, #168]	@ (80019e8 <main+0x438>)
 800193e:	f009 fb98 	bl	800b072 <strstr>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d069      	beq.n	8001a1c <main+0x46c>
      {
        Logi("del_anchor");
 8001948:	f004 f96c 	bl	8005c24 <HAL_GetTick>
 800194c:	4603      	mov	r3, r0
 800194e:	4619      	mov	r1, r3
 8001950:	4830      	ldr	r0, [pc, #192]	@ (8001a14 <main+0x464>)
 8001952:	f009 fb01 	bl	800af58 <iprintf>
        memcpy((uint8_t *)&rtls_obj.del_anchor, &rxBuffer[11], sizeof(rtls_obj.del_anchor));
 8001956:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800195a:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 800195e:	4a22      	ldr	r2, [pc, #136]	@ (80019e8 <main+0x438>)
 8001960:	330b      	adds	r3, #11
 8001962:	320b      	adds	r2, #11
 8001964:	8811      	ldrh	r1, [r2, #0]
 8001966:	7892      	ldrb	r2, [r2, #2]
 8001968:	8019      	strh	r1, [r3, #0]
 800196a:	709a      	strb	r2, [r3, #2]
        if ((compareString(rtls_obj.del_anchor.address, myAnchor.anchorAddress, sizeof(myAnchor.anchorAddress)) && rtls_obj.del_anchor.slot == myAnchor.bcnSlotNumber) || compareString(rtls_obj.del_anchor.address, all, sizeof(all)))
 800196c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001970:	330b      	adds	r3, #11
 8001972:	2202      	movs	r2, #2
 8001974:	4928      	ldr	r1, [pc, #160]	@ (8001a18 <main+0x468>)
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fdf4 	bl	8001564 <compareString>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d008      	beq.n	8001994 <main+0x3e4>
 8001982:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001986:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 800198a:	7b5a      	ldrb	r2, [r3, #13]
 800198c:	4b1f      	ldr	r3, [pc, #124]	@ (8001a0c <main+0x45c>)
 800198e:	799b      	ldrb	r3, [r3, #6]
 8001990:	429a      	cmp	r2, r3
 8001992:	d00c      	beq.n	80019ae <main+0x3fe>
 8001994:	f107 0108 	add.w	r1, r7, #8
 8001998:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 800199c:	330b      	adds	r3, #11
 800199e:	2202      	movs	r2, #2
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fddf 	bl	8001564 <compareString>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f000 8113 	beq.w	8001bd4 <main+0x624>
        {
          memset(&myAnchor, 0, sizeof(myAnchor));
 80019ae:	2210      	movs	r2, #16
 80019b0:	2100      	movs	r1, #0
 80019b2:	4816      	ldr	r0, [pc, #88]	@ (8001a0c <main+0x45c>)
 80019b4:	f009 fb55 	bl	800b062 <memset>
          HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, systemHandle.rxBufSize, 100);
 80019b8:	4b0e      	ldr	r3, [pc, #56]	@ (80019f4 <main+0x444>)
 80019ba:	889a      	ldrh	r2, [r3, #4]
 80019bc:	2364      	movs	r3, #100	@ 0x64
 80019be:	490a      	ldr	r1, [pc, #40]	@ (80019e8 <main+0x438>)
 80019c0:	480a      	ldr	r0, [pc, #40]	@ (80019ec <main+0x43c>)
 80019c2:	f007 f810 	bl	80089e6 <HAL_UART_Transmit>
 80019c6:	e105      	b.n	8001bd4 <main+0x624>
 80019c8:	0800e9b8 	.word	0x0800e9b8
 80019cc:	20000008 	.word	0x20000008
 80019d0:	0800e9dc 	.word	0x0800e9dc
 80019d4:	0800e9f0 	.word	0x0800e9f0
 80019d8:	20000000 	.word	0x20000000
 80019dc:	20000264 	.word	0x20000264
 80019e0:	08060000 	.word	0x08060000
 80019e4:	0800ea1c 	.word	0x0800ea1c
 80019e8:	200003d4 	.word	0x200003d4
 80019ec:	20000704 	.word	0x20000704
 80019f0:	20000748 	.word	0x20000748
 80019f4:	20000268 	.word	0x20000268
 80019f8:	0800ea44 	.word	0x0800ea44
 80019fc:	0800ea48 	.word	0x0800ea48
 8001a00:	200003d7 	.word	0x200003d7
 8001a04:	0800ea6c 	.word	0x0800ea6c
 8001a08:	0800ea78 	.word	0x0800ea78
 8001a0c:	20000298 	.word	0x20000298
 8001a10:	0800ea98 	.word	0x0800ea98
 8001a14:	0800eaa4 	.word	0x0800eaa4
 8001a18:	2000029c 	.word	0x2000029c
        }
      }
      else if (strstr(rxBuffer, "cfg_superframe") != NULL)
 8001a1c:	4936      	ldr	r1, [pc, #216]	@ (8001af8 <main+0x548>)
 8001a1e:	4837      	ldr	r0, [pc, #220]	@ (8001afc <main+0x54c>)
 8001a20:	f009 fb27 	bl	800b072 <strstr>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d048      	beq.n	8001abc <main+0x50c>
      {
        Logi("cfg_superframe");
 8001a2a:	f004 f8fb 	bl	8005c24 <HAL_GetTick>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	4619      	mov	r1, r3
 8001a32:	4833      	ldr	r0, [pc, #204]	@ (8001b00 <main+0x550>)
 8001a34:	f009 fa90 	bl	800af58 <iprintf>
        memcpy((uint8_t *)&rtls_obj.cfg_sf, &rxBuffer[15], sizeof(rtls_obj.cfg_sf));
 8001a38:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001a3c:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001a40:	4a2e      	ldr	r2, [pc, #184]	@ (8001afc <main+0x54c>)
 8001a42:	3314      	adds	r3, #20
 8001a44:	320f      	adds	r2, #15
 8001a46:	8811      	ldrh	r1, [r2, #0]
 8001a48:	7892      	ldrb	r2, [r2, #2]
 8001a4a:	8019      	strh	r1, [r3, #0]
 8001a4c:	709a      	strb	r2, [r3, #2]
        if (compareString(rtls_obj.cfg_sf.address, anchorBaseAddr, sizeof(anchorBaseAddr)) || compareString(rtls_obj.cfg_sf.address, all, sizeof(all)))
 8001a4e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001a52:	3314      	adds	r3, #20
 8001a54:	2202      	movs	r2, #2
 8001a56:	492b      	ldr	r1, [pc, #172]	@ (8001b04 <main+0x554>)
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff fd83 	bl	8001564 <compareString>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10c      	bne.n	8001a7e <main+0x4ce>
 8001a64:	f107 0108 	add.w	r1, r7, #8
 8001a68:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001a6c:	3314      	adds	r3, #20
 8001a6e:	2202      	movs	r2, #2
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff fd77 	bl	8001564 <compareString>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	f000 80ab 	beq.w	8001bd4 <main+0x624>
        {
          if (rtls_obj.cfg_sf.sf_num <= 5 && rtls_obj.cfg_sf.sf_num >= 1)
 8001a7e:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001a82:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001a86:	7d9b      	ldrb	r3, [r3, #22]
 8001a88:	2b05      	cmp	r3, #5
 8001a8a:	f200 80a3 	bhi.w	8001bd4 <main+0x624>
 8001a8e:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001a92:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001a96:	7d9b      	ldrb	r3, [r3, #22]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f000 809b 	beq.w	8001bd4 <main+0x624>
          {
            superframe.sfNumberTotal = rtls_obj.cfg_sf.sf_num;
 8001a9e:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001aa2:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001aa6:	7d9a      	ldrb	r2, [r3, #22]
 8001aa8:	4b17      	ldr	r3, [pc, #92]	@ (8001b08 <main+0x558>)
 8001aaa:	711a      	strb	r2, [r3, #4]
            HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, systemHandle.rxBufSize, 100);
 8001aac:	4b17      	ldr	r3, [pc, #92]	@ (8001b0c <main+0x55c>)
 8001aae:	889a      	ldrh	r2, [r3, #4]
 8001ab0:	2364      	movs	r3, #100	@ 0x64
 8001ab2:	4912      	ldr	r1, [pc, #72]	@ (8001afc <main+0x54c>)
 8001ab4:	4816      	ldr	r0, [pc, #88]	@ (8001b10 <main+0x560>)
 8001ab6:	f006 ff96 	bl	80089e6 <HAL_UART_Transmit>
 8001aba:	e08b      	b.n	8001bd4 <main+0x624>
          }
        }
      }
      else if (strstr(rxBuffer, "start") != NULL)
 8001abc:	4915      	ldr	r1, [pc, #84]	@ (8001b14 <main+0x564>)
 8001abe:	480f      	ldr	r0, [pc, #60]	@ (8001afc <main+0x54c>)
 8001ac0:	f009 fad7 	bl	800b072 <strstr>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d02a      	beq.n	8001b20 <main+0x570>
      {
        Logi("start");
 8001aca:	f004 f8ab 	bl	8005c24 <HAL_GetTick>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4811      	ldr	r0, [pc, #68]	@ (8001b18 <main+0x568>)
 8001ad4:	f009 fa40 	bl	800af58 <iprintf>
        if (myAnchor.anchorCfg == true)
 8001ad8:	4b10      	ldr	r3, [pc, #64]	@ (8001b1c <main+0x56c>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d079      	beq.n	8001bd4 <main+0x624>
        {
          systemHandle.anchorCfg = true;
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <main+0x55c>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	701a      	strb	r2, [r3, #0]
          HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, systemHandle.rxBufSize, 100);
 8001ae6:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <main+0x55c>)
 8001ae8:	889a      	ldrh	r2, [r3, #4]
 8001aea:	2364      	movs	r3, #100	@ 0x64
 8001aec:	4903      	ldr	r1, [pc, #12]	@ (8001afc <main+0x54c>)
 8001aee:	4808      	ldr	r0, [pc, #32]	@ (8001b10 <main+0x560>)
 8001af0:	f006 ff79 	bl	80089e6 <HAL_UART_Transmit>
 8001af4:	e06e      	b.n	8001bd4 <main+0x624>
 8001af6:	bf00      	nop
 8001af8:	0800eac4 	.word	0x0800eac4
 8001afc:	200003d4 	.word	0x200003d4
 8001b00:	0800ead4 	.word	0x0800ead4
 8001b04:	20000264 	.word	0x20000264
 8001b08:	20000000 	.word	0x20000000
 8001b0c:	20000268 	.word	0x20000268
 8001b10:	20000704 	.word	0x20000704
 8001b14:	0800eaf8 	.word	0x0800eaf8
 8001b18:	0800eb00 	.word	0x0800eb00
 8001b1c:	20000298 	.word	0x20000298
        }
      }
      else if (strstr(rxBuffer, "get_info") != NULL)
 8001b20:	49ac      	ldr	r1, [pc, #688]	@ (8001dd4 <main+0x824>)
 8001b22:	48ad      	ldr	r0, [pc, #692]	@ (8001dd8 <main+0x828>)
 8001b24:	f009 faa5 	bl	800b072 <strstr>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d052      	beq.n	8001bd4 <main+0x624>
      {
        Logi("get_info");
 8001b2e:	f004 f879 	bl	8005c24 <HAL_GetTick>
 8001b32:	4603      	mov	r3, r0
 8001b34:	4619      	mov	r1, r3
 8001b36:	48a9      	ldr	r0, [pc, #676]	@ (8001ddc <main+0x82c>)
 8001b38:	f009 fa0e 	bl	800af58 <iprintf>
        memset(rxBuffer, 0, sizeof(rxBuffer));
 8001b3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b40:	2100      	movs	r1, #0
 8001b42:	48a5      	ldr	r0, [pc, #660]	@ (8001dd8 <main+0x828>)
 8001b44:	f009 fa8d 	bl	800b062 <memset>
        rtls_obj.info.bcnSlotTotal = superframe.bcnSlotTotal;
 8001b48:	4ba5      	ldr	r3, [pc, #660]	@ (8001de0 <main+0x830>)
 8001b4a:	789a      	ldrb	r2, [r3, #2]
 8001b4c:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001b50:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001b54:	75da      	strb	r2, [r3, #23]
        rtls_obj.info.sfNumberTotal = superframe.sfNumberTotal;
 8001b56:	4ba2      	ldr	r3, [pc, #648]	@ (8001de0 <main+0x830>)
 8001b58:	791a      	ldrb	r2, [r3, #4]
 8001b5a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001b5e:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001b62:	765a      	strb	r2, [r3, #25]
        rtls_obj.info.twrSlotTotal = superframe.twrSlotTotal;
 8001b64:	4b9e      	ldr	r3, [pc, #632]	@ (8001de0 <main+0x830>)
 8001b66:	78da      	ldrb	r2, [r3, #3]
 8001b68:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001b6c:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001b70:	761a      	strb	r2, [r3, #24]
        memcpy(rtls_obj.info.anchorInfo.address, myAnchor.anchorAddress, sizeof(myAnchor.anchorAddress));
 8001b72:	4b9c      	ldr	r3, [pc, #624]	@ (8001de4 <main+0x834>)
 8001b74:	889a      	ldrh	r2, [r3, #4]
 8001b76:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001b7a:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001b7e:	835a      	strh	r2, [r3, #26]
        rtls_obj.info.anchorInfo.slot = myAnchor.bcnSlotNumber;
 8001b80:	4b98      	ldr	r3, [pc, #608]	@ (8001de4 <main+0x834>)
 8001b82:	799a      	ldrb	r2, [r3, #6]
 8001b84:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001b88:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001b8c:	771a      	strb	r2, [r3, #28]
        rtls_obj.info.anchorInfo.x.xVal = myAnchor.x.xVal;
 8001b8e:	4b95      	ldr	r3, [pc, #596]	@ (8001de4 <main+0x834>)
 8001b90:	689a      	ldr	r2, [r3, #8]
 8001b92:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001b96:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001b9a:	f8c3 201d 	str.w	r2, [r3, #29]
        rtls_obj.info.anchorInfo.y.yVal = myAnchor.y.yVal;
 8001b9e:	4b91      	ldr	r3, [pc, #580]	@ (8001de4 <main+0x834>)
 8001ba0:	68da      	ldr	r2, [r3, #12]
 8001ba2:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001ba6:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001baa:	f8c3 2021 	str.w	r2, [r3, #33]	@ 0x21
        int len = formatCmd((char *)rxBuffer, "$get_info", (char *)&rtls_obj.info, sizeof(rtls_obj.info));
 8001bae:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001bb2:	f103 0217 	add.w	r2, r3, #23
 8001bb6:	230e      	movs	r3, #14
 8001bb8:	498b      	ldr	r1, [pc, #556]	@ (8001de8 <main+0x838>)
 8001bba:	4887      	ldr	r0, [pc, #540]	@ (8001dd8 <main+0x828>)
 8001bbc:	f7ff fc40 	bl	8001440 <formatCmd>
 8001bc0:	f8c7 0420 	str.w	r0, [r7, #1056]	@ 0x420
        HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, len, 100);
 8001bc4:	f8d7 3420 	ldr.w	r3, [r7, #1056]	@ 0x420
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	2364      	movs	r3, #100	@ 0x64
 8001bcc:	4982      	ldr	r1, [pc, #520]	@ (8001dd8 <main+0x828>)
 8001bce:	4887      	ldr	r0, [pc, #540]	@ (8001dec <main+0x83c>)
 8001bd0:	f006 ff09 	bl	80089e6 <HAL_UART_Transmit>
      }
      memset(rxBuffer, 0, sizeof(rxBuffer));
 8001bd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bd8:	2100      	movs	r1, #0
 8001bda:	487f      	ldr	r0, [pc, #508]	@ (8001dd8 <main+0x828>)
 8001bdc:	f009 fa41 	bl	800b062 <memset>
      HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 8001be0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001be4:	497c      	ldr	r1, [pc, #496]	@ (8001dd8 <main+0x828>)
 8001be6:	4881      	ldr	r0, [pc, #516]	@ (8001dec <main+0x83c>)
 8001be8:	f006 ff8f 	bl	8008b0a <HAL_UARTEx_ReceiveToIdle_DMA>
      __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8001bec:	4b80      	ldr	r3, [pc, #512]	@ (8001df0 <main+0x840>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	4b7f      	ldr	r3, [pc, #508]	@ (8001df0 <main+0x840>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f022 0208 	bic.w	r2, r2, #8
 8001bfa:	601a      	str	r2, [r3, #0]
      systemHandle.rxBufAvai = false;
 8001bfc:	4b7d      	ldr	r3, [pc, #500]	@ (8001df4 <main+0x844>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	709a      	strb	r2, [r3, #2]
  while (!(systemHandle.anchorCfg == true))
 8001c02:	4b7c      	ldr	r3, [pc, #496]	@ (8001df4 <main+0x844>)
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	f083 0301 	eor.w	r3, r3, #1
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	f47f adfc 	bne.w	800180a <main+0x25a>
    }
  }
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 8001c12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c16:	4970      	ldr	r1, [pc, #448]	@ (8001dd8 <main+0x828>)
 8001c18:	4874      	ldr	r0, [pc, #464]	@ (8001dec <main+0x83c>)
 8001c1a:	f006 ff76 	bl	8008b0a <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8001c1e:	4b74      	ldr	r3, [pc, #464]	@ (8001df0 <main+0x840>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b72      	ldr	r3, [pc, #456]	@ (8001df0 <main+0x840>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f022 0208 	bic.w	r2, r2, #8
 8001c2c:	601a      	str	r2, [r3, #0]
    myAnchor.x.xVal = X;
    myAnchor.y.yVal = Y;
  }
#endif

  TIM2->CNT = 0;
 8001c2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c32:	2200      	movs	r2, #0
 8001c34:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start(&htim2);
 8001c36:	4870      	ldr	r0, [pc, #448]	@ (8001df8 <main+0x848>)
 8001c38:	f006 fba2 	bl	8008380 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (myAnchor.anchorMain == true)
 8001c3c:	4b69      	ldr	r3, [pc, #420]	@ (8001de4 <main+0x834>)
 8001c3e:	785b      	ldrb	r3, [r3, #1]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d002      	beq.n	8001c4a <main+0x69a>
    {
      systemHandle.anchorSync = true;
 8001c44:	4b6b      	ldr	r3, [pc, #428]	@ (8001df4 <main+0x844>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	705a      	strb	r2, [r3, #1]
    }
    if (!systemHandle.anchorSync)
 8001c4a:	4b6a      	ldr	r3, [pc, #424]	@ (8001df4 <main+0x844>)
 8001c4c:	785b      	ldrb	r3, [r3, #1]
 8001c4e:	f083 0301 	eor.w	r3, r3, #1
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f000 80a5 	beq.w	8001da4 <main+0x7f4>
    {
      // Sync clock
      dwNewReceive(&device);
 8001c5a:	4868      	ldr	r0, [pc, #416]	@ (8001dfc <main+0x84c>)
 8001c5c:	f002 f8e9 	bl	8003e32 <dwNewReceive>
      dwSetDefaults(&device);
 8001c60:	4866      	ldr	r0, [pc, #408]	@ (8001dfc <main+0x84c>)
 8001c62:	f002 fbd9 	bl	8004418 <dwSetDefaults>
      dwStartReceive(&device);
 8001c66:	4865      	ldr	r0, [pc, #404]	@ (8001dfc <main+0x84c>)
 8001c68:	f002 f8fb 	bl	8003e62 <dwStartReceive>
      do
      {
        dwReadSystemEventStatusRegister(&device);
 8001c6c:	4863      	ldr	r0, [pc, #396]	@ (8001dfc <main+0x84c>)
 8001c6e:	f001 fedc 	bl	8003a2a <dwReadSystemEventStatusRegister>
      } while (!((device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)) || (device.sysstatus[2] & ((1 << RXRFTO_BIT) >> 16))));
 8001c72:	4b62      	ldr	r3, [pc, #392]	@ (8001dfc <main+0x84c>)
 8001c74:	7e9b      	ldrb	r3, [r3, #26]
 8001c76:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d105      	bne.n	8001c8a <main+0x6da>
 8001c7e:	4b5f      	ldr	r3, [pc, #380]	@ (8001dfc <main+0x84c>)
 8001c80:	7edb      	ldrb	r3, [r3, #27]
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d0f0      	beq.n	8001c6c <main+0x6bc>
      if (device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8))
 8001c8a:	4b5c      	ldr	r3, [pc, #368]	@ (8001dfc <main+0x84c>)
 8001c8c:	7e9b      	ldrb	r3, [r3, #26]
 8001c8e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	f000 8083 	beq.w	8001d9e <main+0x7ee>
      {
        systemHandle.timeSyncRecv = TIM2->CNT;
 8001c98:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c9e:	4a55      	ldr	r2, [pc, #340]	@ (8001df4 <main+0x844>)
 8001ca0:	6093      	str	r3, [r2, #8]
        dwInteruptHandler();
 8001ca2:	f7ff fb25 	bl	80012f0 <dwInteruptHandler>
        memset(&bufPacket, 0, sizeof(bufPacket));
 8001ca6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001caa:	2289      	movs	r2, #137	@ 0x89
 8001cac:	2100      	movs	r1, #0
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f009 f9d7 	bl	800b062 <memset>
        int length = dwGetDataLength(&device);
 8001cb4:	4851      	ldr	r0, [pc, #324]	@ (8001dfc <main+0x84c>)
 8001cb6:	f002 fc4f 	bl	8004558 <dwGetDataLength>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	f8c7 3428 	str.w	r3, [r7, #1064]	@ 0x428
        if (length > 0)
 8001cc0:	f8d7 3428 	ldr.w	r3, [r7, #1064]	@ 0x428
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	ddb9      	ble.n	8001c3c <main+0x68c>
        {
          dwGetData(&device, (uint8_t *)&bufPacket, length);
 8001cc8:	f8d7 2428 	ldr.w	r2, [r7, #1064]	@ 0x428
 8001ccc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	484a      	ldr	r0, [pc, #296]	@ (8001dfc <main+0x84c>)
 8001cd4:	f002 fc78 	bl	80045c8 <dwGetData>
          if (bufPacket.payload[BEAC_ID] == TYPE_BEAC)
 8001cd8:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001cdc:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8001ce0:	7a5b      	ldrb	r3, [r3, #9]
 8001ce2:	2b10      	cmp	r3, #16
 8001ce4:	d1aa      	bne.n	8001c3c <main+0x68c>
          {
            uint8_t bcnSlotNum = bufPacket.payload[BEAC_BCN_SLOT_NUM];
 8001ce6:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001cea:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8001cee:	7b1b      	ldrb	r3, [r3, #12]
 8001cf0:	f887 3427 	strb.w	r3, [r7, #1063]	@ 0x427
            uint8_t sfNumCurrent = bufPacket.payload[BEAC_SF_NUM];
 8001cf4:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001cf8:	f5a3 7354 	sub.w	r3, r3, #848	@ 0x350
 8001cfc:	7adb      	ldrb	r3, [r3, #11]
 8001cfe:	f887 3426 	strb.w	r3, [r7, #1062]	@ 0x426
            if (bcnSlotNum < superframe.bcnSlotTotal && sfNumCurrent < superframe.sfNumberTotal)
 8001d02:	4b37      	ldr	r3, [pc, #220]	@ (8001de0 <main+0x830>)
 8001d04:	789b      	ldrb	r3, [r3, #2]
 8001d06:	f897 2427 	ldrb.w	r2, [r7, #1063]	@ 0x427
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	d296      	bcs.n	8001c3c <main+0x68c>
 8001d0e:	4b34      	ldr	r3, [pc, #208]	@ (8001de0 <main+0x830>)
 8001d10:	791b      	ldrb	r3, [r3, #4]
 8001d12:	f897 2426 	ldrb.w	r2, [r7, #1062]	@ 0x426
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d290      	bcs.n	8001c3c <main+0x68c>
            {
              systemHandle.timeSyncEnd = TIM2->CNT;
 8001d1a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d20:	4a34      	ldr	r2, [pc, #208]	@ (8001df4 <main+0x844>)
 8001d22:	60d3      	str	r3, [r2, #12]
              if (systemHandle.timeSyncEnd > systemHandle.timeSyncRecv)
 8001d24:	4b33      	ldr	r3, [pc, #204]	@ (8001df4 <main+0x844>)
 8001d26:	68da      	ldr	r2, [r3, #12]
 8001d28:	4b32      	ldr	r3, [pc, #200]	@ (8001df4 <main+0x844>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d914      	bls.n	8001d5a <main+0x7aa>
              {
                TIM2->CNT = bcnTimes[bcnSlotNum] + superframe.sfOffset + systemHandle.timeSyncEnd - systemHandle.timeSyncRecv;
 8001d30:	f897 2427 	ldrb.w	r2, [r7, #1063]	@ 0x427
 8001d34:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001d38:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8001d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d40:	4a27      	ldr	r2, [pc, #156]	@ (8001de0 <main+0x830>)
 8001d42:	8812      	ldrh	r2, [r2, #0]
 8001d44:	441a      	add	r2, r3
 8001d46:	4b2b      	ldr	r3, [pc, #172]	@ (8001df4 <main+0x844>)
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	441a      	add	r2, r3
 8001d4c:	4b29      	ldr	r3, [pc, #164]	@ (8001df4 <main+0x844>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	624b      	str	r3, [r1, #36]	@ 0x24
 8001d58:	e016      	b.n	8001d88 <main+0x7d8>
              }
              else
              {
                TIM2->CNT = bcnTimes[bcnSlotNum] + superframe.sfOffset + systemHandle.timeSyncEnd + 100000 / DIV - systemHandle.timeSyncRecv;
 8001d5a:	f897 2427 	ldrb.w	r2, [r7, #1063]	@ 0x427
 8001d5e:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001d62:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8001d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8001de0 <main+0x830>)
 8001d6c:	8812      	ldrh	r2, [r2, #0]
 8001d6e:	441a      	add	r2, r3
 8001d70:	4b20      	ldr	r3, [pc, #128]	@ (8001df4 <main+0x844>)
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	441a      	add	r2, r3
 8001d76:	4b1f      	ldr	r3, [pc, #124]	@ (8001df4 <main+0x844>)
 8001d78:	689b      	ldr	r3, [r3, #8]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d80:	f503 33c3 	add.w	r3, r3, #99840	@ 0x18600
 8001d84:	33a0      	adds	r3, #160	@ 0xa0
 8001d86:	6253      	str	r3, [r2, #36]	@ 0x24
              }
              superframe.sfNumberCurrent = sfNumCurrent;
 8001d88:	4a15      	ldr	r2, [pc, #84]	@ (8001de0 <main+0x830>)
 8001d8a:	f897 3426 	ldrb.w	r3, [r7, #1062]	@ 0x426
 8001d8e:	71d3      	strb	r3, [r2, #7]
              systemHandle.anchorSync = true;
 8001d90:	4b18      	ldr	r3, [pc, #96]	@ (8001df4 <main+0x844>)
 8001d92:	2201      	movs	r2, #1
 8001d94:	705a      	strb	r2, [r3, #1]
              systemHandle.notSyncCnt = 0;
 8001d96:	4b17      	ldr	r3, [pc, #92]	@ (8001df4 <main+0x844>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	71da      	strb	r2, [r3, #7]
 8001d9c:	e74e      	b.n	8001c3c <main+0x68c>
          }
        }
      }
      else
      {
        dwInteruptHandler();
 8001d9e:	f7ff faa7 	bl	80012f0 <dwInteruptHandler>
 8001da2:	e74b      	b.n	8001c3c <main+0x68c>
      }
    }
    else
    {
      // New superframe
      while (!((TIM2->CNT > 0) && (TIM2->CNT < 10)))
 8001da4:	bf00      	nop
 8001da6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d0fa      	beq.n	8001da6 <main+0x7f6>
 8001db0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001db6:	2b09      	cmp	r3, #9
 8001db8:	d8f5      	bhi.n	8001da6 <main+0x7f6>
        ;
      if (superframe.sfNumberCurrent == superframe.sfNumberTotal - 1)
 8001dba:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <main+0x830>)
 8001dbc:	79db      	ldrb	r3, [r3, #7]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	4b07      	ldr	r3, [pc, #28]	@ (8001de0 <main+0x830>)
 8001dc2:	791b      	ldrb	r3, [r3, #4]
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d11a      	bne.n	8001e00 <main+0x850>
      {
        superframe.sfNumberCurrent = 0;
 8001dca:	4b05      	ldr	r3, [pc, #20]	@ (8001de0 <main+0x830>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	71da      	strb	r2, [r3, #7]
 8001dd0:	e01c      	b.n	8001e0c <main+0x85c>
 8001dd2:	bf00      	nop
 8001dd4:	0800eb1c 	.word	0x0800eb1c
 8001dd8:	200003d4 	.word	0x200003d4
 8001ddc:	0800eb28 	.word	0x0800eb28
 8001de0:	20000000 	.word	0x20000000
 8001de4:	20000298 	.word	0x20000298
 8001de8:	0800eb48 	.word	0x0800eb48
 8001dec:	20000704 	.word	0x20000704
 8001df0:	20000748 	.word	0x20000748
 8001df4:	20000268 	.word	0x20000268
 8001df8:	20000678 	.word	0x20000678
 8001dfc:	20000008 	.word	0x20000008
      }
      else
      {
        superframe.sfNumberCurrent++;
 8001e00:	4b95      	ldr	r3, [pc, #596]	@ (8002058 <main+0xaa8>)
 8001e02:	79db      	ldrb	r3, [r3, #7]
 8001e04:	3301      	adds	r3, #1
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	4b93      	ldr	r3, [pc, #588]	@ (8002058 <main+0xaa8>)
 8001e0a:	71da      	strb	r2, [r3, #7]
      }
      memset(&beaconHandle, 0, sizeof(beaconHandle));
 8001e0c:	f207 4314 	addw	r3, r7, #1044	@ 0x414
 8001e10:	220c      	movs	r2, #12
 8001e12:	2100      	movs	r1, #0
 8001e14:	4618      	mov	r0, r3
 8001e16:	f009 f924 	bl	800b062 <memset>
      if (myAnchor.extCnt > 0)
 8001e1a:	4b90      	ldr	r3, [pc, #576]	@ (800205c <main+0xaac>)
 8001e1c:	78db      	ldrb	r3, [r3, #3]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d056      	beq.n	8001ed0 <main+0x920>
      {
        // Add extend part into Beacon Message
        if (myAnchor.bcnFlag == PROV_TAG)
 8001e22:	4b8e      	ldr	r3, [pc, #568]	@ (800205c <main+0xaac>)
 8001e24:	789b      	ldrb	r3, [r3, #2]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d111      	bne.n	8001e4e <main+0x89e>
        {
          beaconHandle.beaconMess.flag = (1 << PROV_TAG);
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	f887 3415 	strb.w	r3, [r7, #1045]	@ 0x415
          memcpy(beaconHandle.beaconMess.beaconExt.tagAddr, rtls_obj.cfg_tag.address, sizeof(rtls_obj.cfg_tag.address));
 8001e30:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001e34:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001e38:	89db      	ldrh	r3, [r3, #14]
 8001e3a:	f8a7 3418 	strh.w	r3, [r7, #1048]	@ 0x418
          beaconHandle.beaconMess.beaconExt.twrSlotNumber = rtls_obj.cfg_tag.slot;
 8001e3e:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001e42:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001e46:	7c1b      	ldrb	r3, [r3, #16]
 8001e48:	f887 341a 	strb.w	r3, [r7, #1050]	@ 0x41a
 8001e4c:	e016      	b.n	8001e7c <main+0x8cc>
        }
        else if (myAnchor.bcnFlag == DEL_TAG)
 8001e4e:	4b83      	ldr	r3, [pc, #524]	@ (800205c <main+0xaac>)
 8001e50:	789b      	ldrb	r3, [r3, #2]
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	d112      	bne.n	8001e7c <main+0x8cc>
        {
          beaconHandle.beaconMess.flag = (1 << DEL_TAG);
 8001e56:	2304      	movs	r3, #4
 8001e58:	f887 3415 	strb.w	r3, [r7, #1045]	@ 0x415
          memcpy(beaconHandle.beaconMess.beaconExt.tagAddr, rtls_obj.del_tag.address, sizeof(rtls_obj.del_tag.address));
 8001e5c:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001e60:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001e64:	f8b3 3011 	ldrh.w	r3, [r3, #17]
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	f8a7 3418 	strh.w	r3, [r7, #1048]	@ 0x418
          beaconHandle.beaconMess.beaconExt.twrSlotNumber = rtls_obj.del_tag.slot;
 8001e6e:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001e72:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8001e76:	7cdb      	ldrb	r3, [r3, #19]
 8001e78:	f887 341a 	strb.w	r3, [r7, #1050]	@ 0x41a
        }
        myAnchor.extCnt--;
 8001e7c:	4b77      	ldr	r3, [pc, #476]	@ (800205c <main+0xaac>)
 8001e7e:	78db      	ldrb	r3, [r3, #3]
 8001e80:	3b01      	subs	r3, #1
 8001e82:	b2da      	uxtb	r2, r3
 8001e84:	4b75      	ldr	r3, [pc, #468]	@ (800205c <main+0xaac>)
 8001e86:	70da      	strb	r2, [r3, #3]
        if (myAnchor.extCnt == 0)
 8001e88:	4b74      	ldr	r3, [pc, #464]	@ (800205c <main+0xaac>)
 8001e8a:	78db      	ldrb	r3, [r3, #3]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d122      	bne.n	8001ed6 <main+0x926>
        {
          if (myAnchor.bcnFlag == PROV_TAG)
 8001e90:	4b72      	ldr	r3, [pc, #456]	@ (800205c <main+0xaac>)
 8001e92:	789b      	ldrb	r3, [r3, #2]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d10b      	bne.n	8001eb0 <main+0x900>
          {
            memset(&rtls_obj.cfg_tag, 0, sizeof(rtls_obj.cfg_tag));
 8001e98:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001e9c:	330e      	adds	r3, #14
 8001e9e:	2203      	movs	r2, #3
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f009 f8dd 	bl	800b062 <memset>
            myAnchor.bcnFlag = NONE;
 8001ea8:	4b6c      	ldr	r3, [pc, #432]	@ (800205c <main+0xaac>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	709a      	strb	r2, [r3, #2]
 8001eae:	e012      	b.n	8001ed6 <main+0x926>
          }
          else if (myAnchor.bcnFlag == DEL_TAG)
 8001eb0:	4b6a      	ldr	r3, [pc, #424]	@ (800205c <main+0xaac>)
 8001eb2:	789b      	ldrb	r3, [r3, #2]
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d10e      	bne.n	8001ed6 <main+0x926>
          {
            memset(&rtls_obj.del_tag, 0, sizeof(rtls_obj.del_tag));
 8001eb8:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001ebc:	3311      	adds	r3, #17
 8001ebe:	2203      	movs	r2, #3
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f009 f8cd 	bl	800b062 <memset>
            myAnchor.bcnFlag = NONE;
 8001ec8:	4b64      	ldr	r3, [pc, #400]	@ (800205c <main+0xaac>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	709a      	strb	r2, [r3, #2]
 8001ece:	e002      	b.n	8001ed6 <main+0x926>
          }
        }
      }
      else
      {
        beaconHandle.beaconMess.flag = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f887 3415 	strb.w	r3, [r7, #1045]	@ 0x415
      }
      if (myAnchor.anchorMain)
 8001ed6:	4b61      	ldr	r3, [pc, #388]	@ (800205c <main+0xaac>)
 8001ed8:	785b      	ldrb	r3, [r3, #1]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f000 80b4 	beq.w	8002048 <main+0xa98>
      {
        rtlsTimes.bcnStart = TIM2->CNT;
 8001ee0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee6:	4a5e      	ldr	r2, [pc, #376]	@ (8002060 <main+0xab0>)
 8001ee8:	6013      	str	r3, [r2, #0]
        systemHandle.testOneCnt++;
 8001eea:	4b5e      	ldr	r3, [pc, #376]	@ (8002064 <main+0xab4>)
 8001eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eee:	3301      	adds	r3, #1
 8001ef0:	4a5c      	ldr	r2, [pc, #368]	@ (8002064 <main+0xab4>)
 8001ef2:	6293      	str	r3, [r2, #40]	@ 0x28
        // Anchor Main
        while (TIM2->CNT < 100 / DIV)
 8001ef4:	bf00      	nop
 8001ef6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001efc:	2b63      	cmp	r3, #99	@ 0x63
 8001efe:	d9fa      	bls.n	8001ef6 <main+0x946>
          ;
        beaconHandle.beaconMess.messID = TYPE_BEAC;
 8001f00:	2310      	movs	r3, #16
 8001f02:	f887 3414 	strb.w	r3, [r7, #1044]	@ 0x414
        beaconHandle.beaconMess.sfNumber = superframe.sfNumberCurrent;
 8001f06:	4b54      	ldr	r3, [pc, #336]	@ (8002058 <main+0xaa8>)
 8001f08:	79db      	ldrb	r3, [r3, #7]
 8001f0a:	f887 3416 	strb.w	r3, [r7, #1046]	@ 0x416
        beaconHandle.beaconMess.bcnSlotNumber = 0;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
        memset(&beaconPacket, 0, sizeof(beaconPacket));
 8001f14:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001f18:	2289      	movs	r2, #137	@ 0x89
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f009 f8a0 	bl	800b062 <memset>
        MAC80215_PACKET_INIT(beaconPacket, MAC802154_TYPE_DATA);
 8001f22:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001f26:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8001f2a:	7813      	ldrb	r3, [r2, #0]
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	f361 0302 	bfi	r3, r1, #0, #3
 8001f32:	7013      	strb	r3, [r2, #0]
 8001f34:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001f38:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8001f3c:	7813      	ldrb	r3, [r2, #0]
 8001f3e:	f36f 03c3 	bfc	r3, #3, #1
 8001f42:	7013      	strb	r3, [r2, #0]
 8001f44:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001f48:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8001f4c:	7813      	ldrb	r3, [r2, #0]
 8001f4e:	f36f 1304 	bfc	r3, #4, #1
 8001f52:	7013      	strb	r3, [r2, #0]
 8001f54:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001f58:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8001f5c:	7813      	ldrb	r3, [r2, #0]
 8001f5e:	f36f 1345 	bfc	r3, #5, #1
 8001f62:	7013      	strb	r3, [r2, #0]
 8001f64:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001f68:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8001f6c:	7813      	ldrb	r3, [r2, #0]
 8001f6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f72:	7013      	strb	r3, [r2, #0]
 8001f74:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001f78:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8001f7c:	7853      	ldrb	r3, [r2, #1]
 8001f7e:	2102      	movs	r1, #2
 8001f80:	f361 0383 	bfi	r3, r1, #2, #2
 8001f84:	7053      	strb	r3, [r2, #1]
 8001f86:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001f8a:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8001f8e:	7853      	ldrb	r3, [r2, #1]
 8001f90:	2101      	movs	r1, #1
 8001f92:	f361 1305 	bfi	r3, r1, #4, #2
 8001f96:	7053      	strb	r3, [r2, #1]
 8001f98:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001f9c:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8001fa0:	7853      	ldrb	r3, [r2, #1]
 8001fa2:	2102      	movs	r1, #2
 8001fa4:	f361 1387 	bfi	r3, r1, #6, #2
 8001fa8:	7053      	strb	r3, [r2, #1]
 8001faa:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001fae:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8001fb8:	70da      	strb	r2, [r3, #3]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8001fc0:	711a      	strb	r2, [r3, #4]
        memset(beaconPacket.destAddress, 0xFF, 2);
 8001fc2:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8001fc6:	3305      	adds	r3, #5
 8001fc8:	2202      	movs	r2, #2
 8001fca:	21ff      	movs	r1, #255	@ 0xff
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f009 f848 	bl	800b062 <memset>
        memcpy(beaconPacket.sourceAddress, myAnchor.anchorAddress, sizeof(myAnchor.anchorAddress));
 8001fd2:	4b22      	ldr	r3, [pc, #136]	@ (800205c <main+0xaac>)
 8001fd4:	889a      	ldrh	r2, [r3, #4]
 8001fd6:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001fda:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001fde:	f8a3 2007 	strh.w	r2, [r3, #7]
        memcpy(beaconPacket.payload, (uint8_t *)&beaconHandle.beaconMess, sizeof(beaconHandle.beaconMess));
 8001fe2:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001fe6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001fea:	3309      	adds	r3, #9
 8001fec:	f207 4214 	addw	r2, r7, #1044	@ 0x414
 8001ff0:	6810      	ldr	r0, [r2, #0]
 8001ff2:	6018      	str	r0, [r3, #0]
 8001ff4:	8891      	ldrh	r1, [r2, #4]
 8001ff6:	7992      	ldrb	r2, [r2, #6]
 8001ff8:	8099      	strh	r1, [r3, #4]
 8001ffa:	719a      	strb	r2, [r3, #6]
        dwNewTransmit(&device);
 8001ffc:	481a      	ldr	r0, [pc, #104]	@ (8002068 <main+0xab8>)
 8001ffe:	f001 ff5c 	bl	8003eba <dwNewTransmit>
        dwSetDefaults(&device);
 8002002:	4819      	ldr	r0, [pc, #100]	@ (8002068 <main+0xab8>)
 8002004:	f002 fa08 	bl	8004418 <dwSetDefaults>
        dwSetData(&device, (uint8_t *)&beaconPacket, MAC802154_HEADER_LENGTH + sizeof(beaconHandle.beaconMess));
 8002008:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 800200c:	2210      	movs	r2, #16
 800200e:	4619      	mov	r1, r3
 8002010:	4815      	ldr	r0, [pc, #84]	@ (8002068 <main+0xab8>)
 8002012:	f002 fa5f 	bl	80044d4 <dwSetData>
        dwStartTransmit(&device, false);
 8002016:	2100      	movs	r1, #0
 8002018:	4813      	ldr	r0, [pc, #76]	@ (8002068 <main+0xab8>)
 800201a:	f001 ff66 	bl	8003eea <dwStartTransmit>
        do
        {
          dwReadSystemEventStatusRegister(&device);
 800201e:	4812      	ldr	r0, [pc, #72]	@ (8002068 <main+0xab8>)
 8002020:	f001 fd03 	bl	8003a2a <dwReadSystemEventStatusRegister>
        } while (!(device.sysstatus[0] & (1 << TXFRS_BIT)));
 8002024:	4b10      	ldr	r3, [pc, #64]	@ (8002068 <main+0xab8>)
 8002026:	7e5b      	ldrb	r3, [r3, #25]
 8002028:	b25b      	sxtb	r3, r3
 800202a:	2b00      	cmp	r3, #0
 800202c:	daf7      	bge.n	800201e <main+0xa6e>
        rtlsTimes.bcnSent = TIM2->CNT;
 800202e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002034:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <main+0xab0>)
 8002036:	6053      	str	r3, [r2, #4]
        dwInteruptHandler();
 8002038:	f7ff f95a 	bl	80012f0 <dwInteruptHandler>
        rtlsTimes.bcnEnd = TIM2->CNT;
 800203c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002042:	4a07      	ldr	r2, [pc, #28]	@ (8002060 <main+0xab0>)
 8002044:	6093      	str	r3, [r2, #8]
 8002046:	e1b1      	b.n	80023ac <main+0xdfc>
      }
      else
      {
        superframe.bcnSlotCurrent = 0;
 8002048:	4b03      	ldr	r3, [pc, #12]	@ (8002058 <main+0xaa8>)
 800204a:	2200      	movs	r2, #0
 800204c:	715a      	strb	r2, [r3, #5]
        systemHandle.anchorSfSync = false;
 800204e:	4b05      	ldr	r3, [pc, #20]	@ (8002064 <main+0xab4>)
 8002050:	2200      	movs	r2, #0
 8002052:	719a      	strb	r2, [r3, #6]
        while (superframe.bcnSlotCurrent < superframe.bcnSlotTotal)
 8002054:	e18e      	b.n	8002374 <main+0xdc4>
 8002056:	bf00      	nop
 8002058:	20000000 	.word	0x20000000
 800205c:	20000298 	.word	0x20000298
 8002060:	200002a8 	.word	0x200002a8
 8002064:	20000268 	.word	0x20000268
 8002068:	20000008 	.word	0x20000008
        {
          while (TIM2->CNT < bcnTimes[superframe.bcnSlotCurrent])
 800206c:	bf00      	nop
 800206e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002072:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002074:	4ba8      	ldr	r3, [pc, #672]	@ (8002318 <main+0xd68>)
 8002076:	795b      	ldrb	r3, [r3, #5]
 8002078:	4619      	mov	r1, r3
 800207a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800207e:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8002082:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002086:	429a      	cmp	r2, r3
 8002088:	d3f1      	bcc.n	800206e <main+0xabe>
            ;
          if (myAnchor.bcnSlotNumber == superframe.bcnSlotCurrent)
 800208a:	4ba4      	ldr	r3, [pc, #656]	@ (800231c <main+0xd6c>)
 800208c:	799a      	ldrb	r2, [r3, #6]
 800208e:	4ba2      	ldr	r3, [pc, #648]	@ (8002318 <main+0xd68>)
 8002090:	795b      	ldrb	r3, [r3, #5]
 8002092:	429a      	cmp	r2, r3
 8002094:	f040 80ba 	bne.w	800220c <main+0xc5c>
          {
		    rtlsTimes.bcnStart = TIM2->CNT;
 8002098:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800209c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209e:	4aa0      	ldr	r2, [pc, #640]	@ (8002320 <main+0xd70>)
 80020a0:	6013      	str	r3, [r2, #0]
            while (TIM2->CNT < (bcnTimes[superframe.bcnSlotCurrent] + 100 / DIV))
 80020a2:	bf00      	nop
 80020a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80020a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020aa:	4b9b      	ldr	r3, [pc, #620]	@ (8002318 <main+0xd68>)
 80020ac:	795b      	ldrb	r3, [r3, #5]
 80020ae:	4619      	mov	r1, r3
 80020b0:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80020b4:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80020b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80020bc:	3364      	adds	r3, #100	@ 0x64
 80020be:	429a      	cmp	r2, r3
 80020c0:	d3f0      	bcc.n	80020a4 <main+0xaf4>
              ;
            beaconHandle.beaconMess.messID = TYPE_BEAC;
 80020c2:	2310      	movs	r3, #16
 80020c4:	f887 3414 	strb.w	r3, [r7, #1044]	@ 0x414
            beaconHandle.beaconMess.sfNumber = superframe.sfNumberCurrent;
 80020c8:	4b93      	ldr	r3, [pc, #588]	@ (8002318 <main+0xd68>)
 80020ca:	79db      	ldrb	r3, [r3, #7]
 80020cc:	f887 3416 	strb.w	r3, [r7, #1046]	@ 0x416
            beaconHandle.beaconMess.bcnSlotNumber = superframe.bcnSlotCurrent;
 80020d0:	4b91      	ldr	r3, [pc, #580]	@ (8002318 <main+0xd68>)
 80020d2:	795b      	ldrb	r3, [r3, #5]
 80020d4:	f887 3417 	strb.w	r3, [r7, #1047]	@ 0x417
            memset(&beaconPacket, 0, sizeof(beaconPacket));
 80020d8:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80020dc:	2289      	movs	r2, #137	@ 0x89
 80020de:	2100      	movs	r1, #0
 80020e0:	4618      	mov	r0, r3
 80020e2:	f008 ffbe 	bl	800b062 <memset>
            MAC80215_PACKET_INIT(beaconPacket, MAC802154_TYPE_DATA);
 80020e6:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80020ea:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 80020ee:	7813      	ldrb	r3, [r2, #0]
 80020f0:	2101      	movs	r1, #1
 80020f2:	f361 0302 	bfi	r3, r1, #0, #3
 80020f6:	7013      	strb	r3, [r2, #0]
 80020f8:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80020fc:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8002100:	7813      	ldrb	r3, [r2, #0]
 8002102:	f36f 03c3 	bfc	r3, #3, #1
 8002106:	7013      	strb	r3, [r2, #0]
 8002108:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800210c:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8002110:	7813      	ldrb	r3, [r2, #0]
 8002112:	f36f 1304 	bfc	r3, #4, #1
 8002116:	7013      	strb	r3, [r2, #0]
 8002118:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800211c:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8002120:	7813      	ldrb	r3, [r2, #0]
 8002122:	f36f 1345 	bfc	r3, #5, #1
 8002126:	7013      	strb	r3, [r2, #0]
 8002128:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800212c:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8002130:	7813      	ldrb	r3, [r2, #0]
 8002132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002136:	7013      	strb	r3, [r2, #0]
 8002138:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800213c:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8002140:	7853      	ldrb	r3, [r2, #1]
 8002142:	2102      	movs	r1, #2
 8002144:	f361 0383 	bfi	r3, r1, #2, #2
 8002148:	7053      	strb	r3, [r2, #1]
 800214a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800214e:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8002152:	7853      	ldrb	r3, [r2, #1]
 8002154:	2101      	movs	r1, #1
 8002156:	f361 1305 	bfi	r3, r1, #4, #2
 800215a:	7053      	strb	r3, [r2, #1]
 800215c:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002160:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8002164:	7853      	ldrb	r3, [r2, #1]
 8002166:	2102      	movs	r1, #2
 8002168:	f361 1387 	bfi	r3, r1, #6, #2
 800216c:	7053      	strb	r3, [r2, #1]
 800216e:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002172:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002176:	2200      	movs	r2, #0
 8002178:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800217c:	70da      	strb	r2, [r3, #3]
 800217e:	2200      	movs	r2, #0
 8002180:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8002184:	711a      	strb	r2, [r3, #4]
            memset(beaconPacket.destAddress, 0xFF, 2);
 8002186:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 800218a:	3305      	adds	r3, #5
 800218c:	2202      	movs	r2, #2
 800218e:	21ff      	movs	r1, #255	@ 0xff
 8002190:	4618      	mov	r0, r3
 8002192:	f008 ff66 	bl	800b062 <memset>
            memcpy(beaconPacket.sourceAddress, myAnchor.anchorAddress, sizeof(myAnchor.anchorAddress));
 8002196:	4b61      	ldr	r3, [pc, #388]	@ (800231c <main+0xd6c>)
 8002198:	889a      	ldrh	r2, [r3, #4]
 800219a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800219e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80021a2:	f8a3 2007 	strh.w	r2, [r3, #7]
            memcpy(beaconPacket.payload, (uint8_t *)&beaconHandle.beaconMess, sizeof(beaconHandle.beaconMess));
 80021a6:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80021aa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80021ae:	3309      	adds	r3, #9
 80021b0:	f207 4214 	addw	r2, r7, #1044	@ 0x414
 80021b4:	6810      	ldr	r0, [r2, #0]
 80021b6:	6018      	str	r0, [r3, #0]
 80021b8:	8891      	ldrh	r1, [r2, #4]
 80021ba:	7992      	ldrb	r2, [r2, #6]
 80021bc:	8099      	strh	r1, [r3, #4]
 80021be:	719a      	strb	r2, [r3, #6]
            dwNewTransmit(&device);
 80021c0:	4858      	ldr	r0, [pc, #352]	@ (8002324 <main+0xd74>)
 80021c2:	f001 fe7a 	bl	8003eba <dwNewTransmit>
            dwSetDefaults(&device);
 80021c6:	4857      	ldr	r0, [pc, #348]	@ (8002324 <main+0xd74>)
 80021c8:	f002 f926 	bl	8004418 <dwSetDefaults>
            dwSetData(&device, (uint8_t *)&beaconPacket, MAC802154_HEADER_LENGTH + sizeof(beaconHandle.beaconMess));
 80021cc:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80021d0:	2210      	movs	r2, #16
 80021d2:	4619      	mov	r1, r3
 80021d4:	4853      	ldr	r0, [pc, #332]	@ (8002324 <main+0xd74>)
 80021d6:	f002 f97d 	bl	80044d4 <dwSetData>
            dwStartTransmit(&device, false);
 80021da:	2100      	movs	r1, #0
 80021dc:	4851      	ldr	r0, [pc, #324]	@ (8002324 <main+0xd74>)
 80021de:	f001 fe84 	bl	8003eea <dwStartTransmit>
            do
            {
              dwReadSystemEventStatusRegister(&device);
 80021e2:	4850      	ldr	r0, [pc, #320]	@ (8002324 <main+0xd74>)
 80021e4:	f001 fc21 	bl	8003a2a <dwReadSystemEventStatusRegister>
            } while (!(device.sysstatus[0] & (1 << TXFRS_BIT)));
 80021e8:	4b4e      	ldr	r3, [pc, #312]	@ (8002324 <main+0xd74>)
 80021ea:	7e5b      	ldrb	r3, [r3, #25]
 80021ec:	b25b      	sxtb	r3, r3
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	daf7      	bge.n	80021e2 <main+0xc32>
            rtlsTimes.bcnSent = TIM2->CNT;
 80021f2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80021f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f8:	4a49      	ldr	r2, [pc, #292]	@ (8002320 <main+0xd70>)
 80021fa:	6053      	str	r3, [r2, #4]
            dwInteruptHandler();
 80021fc:	f7ff f878 	bl	80012f0 <dwInteruptHandler>
            rtlsTimes.bcnEnd = TIM2->CNT;
 8002200:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002206:	4a46      	ldr	r2, [pc, #280]	@ (8002320 <main+0xd70>)
 8002208:	6093      	str	r3, [r2, #8]
 800220a:	e0ad      	b.n	8002368 <main+0xdb8>
          }
          else if (systemHandle.anchorSfSync == false)
 800220c:	4b46      	ldr	r3, [pc, #280]	@ (8002328 <main+0xd78>)
 800220e:	799b      	ldrb	r3, [r3, #6]
 8002210:	f083 0301 	eor.w	r3, r3, #1
 8002214:	b2db      	uxtb	r3, r3
 8002216:	2b00      	cmp	r3, #0
 8002218:	f000 80a6 	beq.w	8002368 <main+0xdb8>
          {
            dwSetReceiveWaitTimeout(&device, RX_BEACON_TIMEOUT);
 800221c:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8002220:	4840      	ldr	r0, [pc, #256]	@ (8002324 <main+0xd74>)
 8002222:	f001 fc9b 	bl	8003b5c <dwSetReceiveWaitTimeout>
            dwWriteSystemConfigurationRegister(&device);
 8002226:	483f      	ldr	r0, [pc, #252]	@ (8002324 <main+0xd74>)
 8002228:	f001 fbee 	bl	8003a08 <dwWriteSystemConfigurationRegister>
            dwNewReceive(&device);
 800222c:	483d      	ldr	r0, [pc, #244]	@ (8002324 <main+0xd74>)
 800222e:	f001 fe00 	bl	8003e32 <dwNewReceive>
            dwSetDefaults(&device);
 8002232:	483c      	ldr	r0, [pc, #240]	@ (8002324 <main+0xd74>)
 8002234:	f002 f8f0 	bl	8004418 <dwSetDefaults>
            dwStartReceive(&device);
 8002238:	483a      	ldr	r0, [pc, #232]	@ (8002324 <main+0xd74>)
 800223a:	f001 fe12 	bl	8003e62 <dwStartReceive>
            do
            {
              dwReadSystemEventStatusRegister(&device);
 800223e:	4839      	ldr	r0, [pc, #228]	@ (8002324 <main+0xd74>)
 8002240:	f001 fbf3 	bl	8003a2a <dwReadSystemEventStatusRegister>
            } while (!((device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)) || (device.sysstatus[2] & ((1 << RXRFTO_BIT) >> 16))));
 8002244:	4b37      	ldr	r3, [pc, #220]	@ (8002324 <main+0xd74>)
 8002246:	7e9b      	ldrb	r3, [r3, #26]
 8002248:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800224c:	2b00      	cmp	r3, #0
 800224e:	d105      	bne.n	800225c <main+0xcac>
 8002250:	4b34      	ldr	r3, [pc, #208]	@ (8002324 <main+0xd74>)
 8002252:	7edb      	ldrb	r3, [r3, #27]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d0f0      	beq.n	800223e <main+0xc8e>
            systemHandle.timeSyncRecv = TIM2->CNT;
 800225c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002262:	4a31      	ldr	r2, [pc, #196]	@ (8002328 <main+0xd78>)
 8002264:	6093      	str	r3, [r2, #8]
            dwInteruptHandler();
 8002266:	f7ff f843 	bl	80012f0 <dwInteruptHandler>
            if (device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8))
 800226a:	4b2e      	ldr	r3, [pc, #184]	@ (8002324 <main+0xd74>)
 800226c:	7e9b      	ldrb	r3, [r3, #26]
 800226e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002272:	2b00      	cmp	r3, #0
 8002274:	d078      	beq.n	8002368 <main+0xdb8>
            {
              int length = dwGetDataLength(&device);
 8002276:	482b      	ldr	r0, [pc, #172]	@ (8002324 <main+0xd74>)
 8002278:	f002 f96e 	bl	8004558 <dwGetDataLength>
 800227c:	4603      	mov	r3, r0
 800227e:	f8c7 3450 	str.w	r3, [r7, #1104]	@ 0x450
              if (length > 0)
 8002282:	f8d7 3450 	ldr.w	r3, [r7, #1104]	@ 0x450
 8002286:	2b00      	cmp	r3, #0
 8002288:	dd6e      	ble.n	8002368 <main+0xdb8>
              {
                memset(&beaconPacket, 0, sizeof(beaconPacket));
 800228a:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 800228e:	2289      	movs	r2, #137	@ 0x89
 8002290:	2100      	movs	r1, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f008 fee5 	bl	800b062 <memset>
                dwGetData(&device, (uint8_t *)&beaconPacket, length);
 8002298:	f8d7 2450 	ldr.w	r2, [r7, #1104]	@ 0x450
 800229c:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80022a0:	4619      	mov	r1, r3
 80022a2:	4820      	ldr	r0, [pc, #128]	@ (8002324 <main+0xd74>)
 80022a4:	f002 f990 	bl	80045c8 <dwGetData>
                if (beaconPacket.payload[BEAC_ID] == TYPE_BEAC)
 80022a8:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80022ac:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022b0:	7a5b      	ldrb	r3, [r3, #9]
 80022b2:	2b10      	cmp	r3, #16
 80022b4:	d158      	bne.n	8002368 <main+0xdb8>
                  //				  for (uint32_t j = 0; j < superframe.twrSlotTotal; j++)
                  //				  {
                  //				    twrTimes[j] *= systemHandle.ratio;
                  //				  }
                  //				  uartTime *= systemHandle.ratio;
                  systemHandle.timeSyncEnd = TIM2->CNT;
 80022b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80022ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022bc:	4a1a      	ldr	r2, [pc, #104]	@ (8002328 <main+0xd78>)
 80022be:	60d3      	str	r3, [r2, #12]
                  if (systemHandle.anchorSfSync == false)
 80022c0:	4b19      	ldr	r3, [pc, #100]	@ (8002328 <main+0xd78>)
 80022c2:	799b      	ldrb	r3, [r3, #6]
 80022c4:	f083 0301 	eor.w	r3, r3, #1
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d04c      	beq.n	8002368 <main+0xdb8>
                  {
                	systemHandle.testOneCnt++;
 80022ce:	4b16      	ldr	r3, [pc, #88]	@ (8002328 <main+0xd78>)
 80022d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d2:	3301      	adds	r3, #1
 80022d4:	4a14      	ldr	r2, [pc, #80]	@ (8002328 <main+0xd78>)
 80022d6:	6293      	str	r3, [r2, #40]	@ 0x28
                    if (systemHandle.timeSyncEnd > systemHandle.timeSyncRecv)
 80022d8:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <main+0xd78>)
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	4b12      	ldr	r3, [pc, #72]	@ (8002328 <main+0xd78>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d923      	bls.n	800232c <main+0xd7c>
                    {
                      TIM2->CNT = bcnTimes[beaconPacket.payload[BEAC_BCN_SLOT_NUM]] + superframe.sfOffset + (systemHandle.timeSyncEnd - systemHandle.timeSyncRecv);
 80022e4:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80022e8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022ec:	7b1b      	ldrb	r3, [r3, #12]
 80022ee:	461a      	mov	r2, r3
 80022f0:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80022f4:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80022f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022fc:	4a06      	ldr	r2, [pc, #24]	@ (8002318 <main+0xd68>)
 80022fe:	8812      	ldrh	r2, [r2, #0]
 8002300:	441a      	add	r2, r3
 8002302:	4b09      	ldr	r3, [pc, #36]	@ (8002328 <main+0xd78>)
 8002304:	68d9      	ldr	r1, [r3, #12]
 8002306:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <main+0xd78>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	1acb      	subs	r3, r1, r3
 800230c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002310:	4413      	add	r3, r2
 8002312:	624b      	str	r3, [r1, #36]	@ 0x24
 8002314:	e025      	b.n	8002362 <main+0xdb2>
 8002316:	bf00      	nop
 8002318:	20000000 	.word	0x20000000
 800231c:	20000298 	.word	0x20000298
 8002320:	200002a8 	.word	0x200002a8
 8002324:	20000008 	.word	0x20000008
 8002328:	20000268 	.word	0x20000268
                    }
                    else
                    {
                      TIM2->CNT = bcnTimes[beaconPacket.payload[BEAC_BCN_SLOT_NUM]] + superframe.sfOffset + (systemHandle.timeSyncEnd + 100000 / DIV - systemHandle.timeSyncRecv);
 800232c:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002330:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002334:	7b1b      	ldrb	r3, [r3, #12]
 8002336:	461a      	mov	r2, r3
 8002338:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800233c:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8002340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002344:	4a24      	ldr	r2, [pc, #144]	@ (80023d8 <main+0xe28>)
 8002346:	8812      	ldrh	r2, [r2, #0]
 8002348:	441a      	add	r2, r3
 800234a:	4b24      	ldr	r3, [pc, #144]	@ (80023dc <main+0xe2c>)
 800234c:	68d9      	ldr	r1, [r3, #12]
 800234e:	4b23      	ldr	r3, [pc, #140]	@ (80023dc <main+0xe2c>)
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	1acb      	subs	r3, r1, r3
 8002354:	4413      	add	r3, r2
 8002356:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800235a:	f503 33c3 	add.w	r3, r3, #99840	@ 0x18600
 800235e:	33a0      	adds	r3, #160	@ 0xa0
 8002360:	6253      	str	r3, [r2, #36]	@ 0x24
                    }
                    systemHandle.anchorSfSync = true;
 8002362:	4b1e      	ldr	r3, [pc, #120]	@ (80023dc <main+0xe2c>)
 8002364:	2201      	movs	r2, #1
 8002366:	719a      	strb	r2, [r3, #6]
            }
            else
            {
            }
          }
          superframe.bcnSlotCurrent++;
 8002368:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <main+0xe28>)
 800236a:	795b      	ldrb	r3, [r3, #5]
 800236c:	3301      	adds	r3, #1
 800236e:	b2da      	uxtb	r2, r3
 8002370:	4b19      	ldr	r3, [pc, #100]	@ (80023d8 <main+0xe28>)
 8002372:	715a      	strb	r2, [r3, #5]
        while (superframe.bcnSlotCurrent < superframe.bcnSlotTotal)
 8002374:	4b18      	ldr	r3, [pc, #96]	@ (80023d8 <main+0xe28>)
 8002376:	795a      	ldrb	r2, [r3, #5]
 8002378:	4b17      	ldr	r3, [pc, #92]	@ (80023d8 <main+0xe28>)
 800237a:	789b      	ldrb	r3, [r3, #2]
 800237c:	429a      	cmp	r2, r3
 800237e:	f4ff ae75 	bcc.w	800206c <main+0xabc>
        }
        if (systemHandle.anchorSfSync == true)
 8002382:	4b16      	ldr	r3, [pc, #88]	@ (80023dc <main+0xe2c>)
 8002384:	799b      	ldrb	r3, [r3, #6]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d003      	beq.n	8002392 <main+0xde2>
        {
          systemHandle.notSyncCnt = 0;
 800238a:	4b14      	ldr	r3, [pc, #80]	@ (80023dc <main+0xe2c>)
 800238c:	2200      	movs	r2, #0
 800238e:	71da      	strb	r2, [r3, #7]
 8002390:	e00c      	b.n	80023ac <main+0xdfc>
        }
        else
        {
          systemHandle.notSyncCnt++;
 8002392:	4b12      	ldr	r3, [pc, #72]	@ (80023dc <main+0xe2c>)
 8002394:	79db      	ldrb	r3, [r3, #7]
 8002396:	3301      	adds	r3, #1
 8002398:	b2da      	uxtb	r2, r3
 800239a:	4b10      	ldr	r3, [pc, #64]	@ (80023dc <main+0xe2c>)
 800239c:	71da      	strb	r2, [r3, #7]
          if (systemHandle.notSyncCnt >= 5)
 800239e:	4b0f      	ldr	r3, [pc, #60]	@ (80023dc <main+0xe2c>)
 80023a0:	79db      	ldrb	r3, [r3, #7]
 80023a2:	2b04      	cmp	r3, #4
 80023a4:	d902      	bls.n	80023ac <main+0xdfc>
          {
            systemHandle.anchorSync = false;
 80023a6:	4b0d      	ldr	r3, [pc, #52]	@ (80023dc <main+0xe2c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	705a      	strb	r2, [r3, #1]
          }
        }
      }
      // TWR
      superframe.twrSlotCurrent = 0;
 80023ac:	4b0a      	ldr	r3, [pc, #40]	@ (80023d8 <main+0xe28>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	719a      	strb	r2, [r3, #6]
      systemHandle.locCnt = 0;
 80023b2:	4b0a      	ldr	r3, [pc, #40]	@ (80023dc <main+0xe2c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	761a      	strb	r2, [r3, #24]
      memset(tagLoc, 0, superframe.twrSlotTotal * sizeof(tagLoc_t));
 80023b8:	4b07      	ldr	r3, [pc, #28]	@ (80023d8 <main+0xe28>)
 80023ba:	78db      	ldrb	r3, [r3, #3]
 80023bc:	461a      	mov	r2, r3
 80023be:	4613      	mov	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4413      	add	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	441a      	add	r2, r3
 80023c8:	f107 030c 	add.w	r3, r7, #12
 80023cc:	2100      	movs	r1, #0
 80023ce:	4618      	mov	r0, r3
 80023d0:	f008 fe47 	bl	800b062 <memset>
      while (superframe.twrSlotCurrent < superframe.twrSlotTotal)
 80023d4:	e2c5      	b.n	8002962 <main+0x13b2>
 80023d6:	bf00      	nop
 80023d8:	20000000 	.word	0x20000000
 80023dc:	20000268 	.word	0x20000268
      {
        while (TIM2->CNT < twrTimes[superframe.twrSlotCurrent])
 80023e0:	bf00      	nop
 80023e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80023e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023e8:	4bd5      	ldr	r3, [pc, #852]	@ (8002740 <main+0x1190>)
 80023ea:	799b      	ldrb	r3, [r3, #6]
 80023ec:	4619      	mov	r1, r3
 80023ee:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80023f2:	f5a3 736e 	sub.w	r3, r3, #952	@ 0x3b8
 80023f6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d3f1      	bcc.n	80023e2 <main+0xe32>
          ;
        dwSetReceiveWaitTimeout(&device, RX_POLL_TIMEOUT);
 80023fe:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8002402:	48d0      	ldr	r0, [pc, #832]	@ (8002744 <main+0x1194>)
 8002404:	f001 fbaa 	bl	8003b5c <dwSetReceiveWaitTimeout>
        dwWriteSystemConfigurationRegister(&device);
 8002408:	48ce      	ldr	r0, [pc, #824]	@ (8002744 <main+0x1194>)
 800240a:	f001 fafd 	bl	8003a08 <dwWriteSystemConfigurationRegister>
        dwNewReceive(&device);
 800240e:	48cd      	ldr	r0, [pc, #820]	@ (8002744 <main+0x1194>)
 8002410:	f001 fd0f 	bl	8003e32 <dwNewReceive>
        dwSetDefaults(&device);
 8002414:	48cb      	ldr	r0, [pc, #812]	@ (8002744 <main+0x1194>)
 8002416:	f001 ffff 	bl	8004418 <dwSetDefaults>
        dwStartReceive(&device);
 800241a:	48ca      	ldr	r0, [pc, #808]	@ (8002744 <main+0x1194>)
 800241c:	f001 fd21 	bl	8003e62 <dwStartReceive>
        do
        {
          dwReadSystemEventStatusRegister(&device);
 8002420:	48c8      	ldr	r0, [pc, #800]	@ (8002744 <main+0x1194>)
 8002422:	f001 fb02 	bl	8003a2a <dwReadSystemEventStatusRegister>
        } while (!((device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)) || (device.sysstatus[2] & ((1 << RXRFTO_BIT) >> 16))));
 8002426:	4bc7      	ldr	r3, [pc, #796]	@ (8002744 <main+0x1194>)
 8002428:	7e9b      	ldrb	r3, [r3, #26]
 800242a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800242e:	2b00      	cmp	r3, #0
 8002430:	d105      	bne.n	800243e <main+0xe8e>
 8002432:	4bc4      	ldr	r3, [pc, #784]	@ (8002744 <main+0x1194>)
 8002434:	7edb      	ldrb	r3, [r3, #27]
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d0f0      	beq.n	8002420 <main+0xe70>
        rtlsTimes.pollRecv[superframe.twrSlotCurrent] = TIM2->CNT;
 800243e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002442:	4abf      	ldr	r2, [pc, #764]	@ (8002740 <main+0x1190>)
 8002444:	7992      	ldrb	r2, [r2, #6]
 8002446:	4610      	mov	r0, r2
 8002448:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800244a:	49bf      	ldr	r1, [pc, #764]	@ (8002748 <main+0x1198>)
 800244c:	1c83      	adds	r3, r0, #2
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	440b      	add	r3, r1
 8002452:	605a      	str	r2, [r3, #4]
        dwInteruptHandler();
 8002454:	f7fe ff4c 	bl	80012f0 <dwInteruptHandler>
        if (device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8))
 8002458:	4bba      	ldr	r3, [pc, #744]	@ (8002744 <main+0x1194>)
 800245a:	7e9b      	ldrb	r3, [r3, #26]
 800245c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002460:	2b00      	cmp	r3, #0
 8002462:	f000 826c 	beq.w	800293e <main+0x138e>
        {
          int length = dwGetDataLength(&device);
 8002466:	48b7      	ldr	r0, [pc, #732]	@ (8002744 <main+0x1194>)
 8002468:	f002 f876 	bl	8004558 <dwGetDataLength>
 800246c:	4603      	mov	r3, r0
 800246e:	f8c7 3440 	str.w	r3, [r7, #1088]	@ 0x440
          if (length > 0)
 8002472:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8002476:	2b00      	cmp	r3, #0
 8002478:	f340 826d 	ble.w	8002956 <main+0x13a6>
          {
            memset(&pollPacket, 0, sizeof(pollPacket));
 800247c:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 8002480:	2289      	movs	r2, #137	@ 0x89
 8002482:	2100      	movs	r1, #0
 8002484:	4618      	mov	r0, r3
 8002486:	f008 fdec 	bl	800b062 <memset>
            dwGetData(&device, (uint8_t *)&pollPacket, length);
 800248a:	f8d7 2440 	ldr.w	r2, [r7, #1088]	@ 0x440
 800248e:	f507 732d 	add.w	r3, r7, #692	@ 0x2b4
 8002492:	4619      	mov	r1, r3
 8002494:	48ab      	ldr	r0, [pc, #684]	@ (8002744 <main+0x1194>)
 8002496:	f002 f897 	bl	80045c8 <dwGetData>
            if (pollPacket.payload[POLL_ID] == TYPE_POLL)
 800249a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800249e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80024a2:	7a5b      	ldrb	r3, [r3, #9]
 80024a4:	2b21      	cmp	r3, #33	@ 0x21
 80024a6:	f040 8256 	bne.w	8002956 <main+0x13a6>
            {
              memset(&pollHandle, 0, sizeof(pollHandle));
 80024aa:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 80024ae:	2218      	movs	r2, #24
 80024b0:	2100      	movs	r1, #0
 80024b2:	4618      	mov	r0, r3
 80024b4:	f008 fdd5 	bl	800b062 <memset>
              memcpy(&pollHandle.pollMess, pollPacket.payload, sizeof(pollHandle.pollMess));
 80024b8:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80024bc:	f5a3 72d6 	sub.w	r2, r3, #428	@ 0x1ac
 80024c0:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 80024c4:	f102 0409 	add.w	r4, r2, #9
 80024c8:	6820      	ldr	r0, [r4, #0]
 80024ca:	6861      	ldr	r1, [r4, #4]
 80024cc:	68a2      	ldr	r2, [r4, #8]
 80024ce:	c307      	stmia	r3!, {r0, r1, r2}
 80024d0:	7b22      	ldrb	r2, [r4, #12]
 80024d2:	701a      	strb	r2, [r3, #0]
              int myAddrIndex = findAddress(pollHandle.pollMess.anchorAddr, myAnchor.anchorAddress, sizeof(pollHandle.pollMess.anchorAddr));
 80024d4:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 80024d8:	3305      	adds	r3, #5
 80024da:	2208      	movs	r2, #8
 80024dc:	499b      	ldr	r1, [pc, #620]	@ (800274c <main+0x119c>)
 80024de:	4618      	mov	r0, r3
 80024e0:	f7fe ff82 	bl	80013e8 <findAddress>
 80024e4:	f8c7 043c 	str.w	r0, [r7, #1084]	@ 0x43c
              if (myAddrIndex != -1)
 80024e8:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 80024ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f0:	f000 8231 	beq.w	8002956 <main+0x13a6>
              {
                // Have my address
                dwGetReceiveTimestamp(&device, &pollHandle.timestamp);
 80024f4:	f507 737e 	add.w	r3, r7, #1016	@ 0x3f8
 80024f8:	3310      	adds	r3, #16
 80024fa:	4619      	mov	r1, r3
 80024fc:	4891      	ldr	r0, [pc, #580]	@ (8002744 <main+0x1194>)
 80024fe:	f002 f879 	bl	80045f4 <dwGetReceiveTimestamp>
                int myRespIndex = myAddrIndex / 2;
 8002502:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8002506:	0fda      	lsrs	r2, r3, #31
 8002508:	4413      	add	r3, r2
 800250a:	105b      	asrs	r3, r3, #1
 800250c:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438
                rtlsTimes.pollEnd[superframe.twrSlotCurrent] = TIM2->CNT;
 8002510:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002514:	4a8a      	ldr	r2, [pc, #552]	@ (8002740 <main+0x1190>)
 8002516:	7992      	ldrb	r2, [r2, #6]
 8002518:	4610      	mov	r0, r2
 800251a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800251c:	498a      	ldr	r1, [pc, #552]	@ (8002748 <main+0x1198>)
 800251e:	f100 030c 	add.w	r3, r0, #12
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	440b      	add	r3, r1
 8002526:	605a      	str	r2, [r3, #4]
                while (TIM2->CNT < twrTimes[superframe.twrSlotCurrent] + (SF_POLL_SLOT_TIME + myRespIndex * SF_RESP_SLOT_TIME + 100) / DIV)
 8002528:	bf00      	nop
 800252a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800252e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002530:	4b83      	ldr	r3, [pc, #524]	@ (8002740 <main+0x1190>)
 8002532:	799b      	ldrb	r3, [r3, #6]
 8002534:	4619      	mov	r1, r3
 8002536:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800253a:	f5a3 736e 	sub.w	r3, r3, #952	@ 0x3b8
 800253e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002542:	f8d7 1438 	ldr.w	r1, [r7, #1080]	@ 0x438
 8002546:	3101      	adds	r1, #1
 8002548:	f240 5014 	movw	r0, #1300	@ 0x514
 800254c:	fb00 f101 	mul.w	r1, r0, r1
 8002550:	440b      	add	r3, r1
 8002552:	429a      	cmp	r2, r3
 8002554:	d3e9      	bcc.n	800252a <main+0xf7a>
                  ;
                rtlsTimes.respStart[superframe.twrSlotCurrent] = TIM2->CNT;
 8002556:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800255a:	4a79      	ldr	r2, [pc, #484]	@ (8002740 <main+0x1190>)
 800255c:	7992      	ldrb	r2, [r2, #6]
 800255e:	4610      	mov	r0, r2
 8002560:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002562:	4979      	ldr	r1, [pc, #484]	@ (8002748 <main+0x1198>)
 8002564:	f100 0316 	add.w	r3, r0, #22
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	440b      	add	r3, r1
 800256c:	605a      	str	r2, [r3, #4]
                memset(&respPacket, 0, sizeof(respPacket));
 800256e:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8002572:	2289      	movs	r2, #137	@ 0x89
 8002574:	2100      	movs	r1, #0
 8002576:	4618      	mov	r0, r3
 8002578:	f008 fd73 	bl	800b062 <memset>
                memset(&respHandle, 0, sizeof(respHandle));
 800257c:	f507 7376 	add.w	r3, r7, #984	@ 0x3d8
 8002580:	2220      	movs	r2, #32
 8002582:	2100      	movs	r1, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f008 fd6c 	bl	800b062 <memset>
                MAC80215_PACKET_INIT(respPacket, MAC802154_TYPE_DATA);
 800258a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800258e:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 8002592:	7813      	ldrb	r3, [r2, #0]
 8002594:	2101      	movs	r1, #1
 8002596:	f361 0302 	bfi	r3, r1, #0, #3
 800259a:	7013      	strb	r3, [r2, #0]
 800259c:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80025a0:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 80025a4:	7813      	ldrb	r3, [r2, #0]
 80025a6:	f36f 03c3 	bfc	r3, #3, #1
 80025aa:	7013      	strb	r3, [r2, #0]
 80025ac:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80025b0:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 80025b4:	7813      	ldrb	r3, [r2, #0]
 80025b6:	f36f 1304 	bfc	r3, #4, #1
 80025ba:	7013      	strb	r3, [r2, #0]
 80025bc:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80025c0:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 80025c4:	7813      	ldrb	r3, [r2, #0]
 80025c6:	f36f 1345 	bfc	r3, #5, #1
 80025ca:	7013      	strb	r3, [r2, #0]
 80025cc:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80025d0:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 80025d4:	7813      	ldrb	r3, [r2, #0]
 80025d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025da:	7013      	strb	r3, [r2, #0]
 80025dc:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80025e0:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 80025e4:	7853      	ldrb	r3, [r2, #1]
 80025e6:	2102      	movs	r1, #2
 80025e8:	f361 0383 	bfi	r3, r1, #2, #2
 80025ec:	7053      	strb	r3, [r2, #1]
 80025ee:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80025f2:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 80025f6:	7853      	ldrb	r3, [r2, #1]
 80025f8:	2101      	movs	r1, #1
 80025fa:	f361 1305 	bfi	r3, r1, #4, #2
 80025fe:	7053      	strb	r3, [r2, #1]
 8002600:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002604:	f5a3 720e 	sub.w	r2, r3, #568	@ 0x238
 8002608:	7853      	ldrb	r3, [r2, #1]
 800260a:	2102      	movs	r1, #2
 800260c:	f361 1387 	bfi	r3, r1, #6, #2
 8002610:	7053      	strb	r3, [r2, #1]
 8002612:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002616:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800261a:	2200      	movs	r2, #0
 800261c:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8002620:	70da      	strb	r2, [r3, #3]
 8002622:	2200      	movs	r2, #0
 8002624:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8002628:	711a      	strb	r2, [r3, #4]
                memcpy(respPacket.destAddress, pollPacket.sourceAddress, sizeof(pollPacket.sourceAddress));
 800262a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800262e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002632:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8002636:	b29a      	uxth	r2, r3
 8002638:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800263c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8002640:	f8a3 2005 	strh.w	r2, [r3, #5]
                memcpy(respPacket.sourceAddress, myAnchor.anchorAddress, sizeof(myAnchor.anchorAddress));
 8002644:	4b42      	ldr	r3, [pc, #264]	@ (8002750 <main+0x11a0>)
 8002646:	889a      	ldrh	r2, [r3, #4]
 8002648:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800264c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8002650:	f8a3 2007 	strh.w	r2, [r3, #7]
                respHandle.respMess.messID = TYPE_RESP;
 8002654:	2332      	movs	r3, #50	@ 0x32
 8002656:	f887 33d8 	strb.w	r3, [r7, #984]	@ 0x3d8
                respHandle.respMess.x.xVal = myAnchor.x.xVal;
 800265a:	4b3d      	ldr	r3, [pc, #244]	@ (8002750 <main+0x11a0>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f8c7 33d9 	str.w	r3, [r7, #985]	@ 0x3d9
                respHandle.respMess.y.yVal = myAnchor.y.yVal;
 8002662:	4b3b      	ldr	r3, [pc, #236]	@ (8002750 <main+0x11a0>)
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	f8c7 33dd 	str.w	r3, [r7, #989]	@ 0x3dd
                memcpy(respHandle.respMess.rxTimestamp.timeRaw, pollHandle.timestamp.timeRaw, sizeof(pollHandle.timestamp.timeRaw));
 800266a:	f207 33e1 	addw	r3, r7, #993	@ 0x3e1
 800266e:	f507 6281 	add.w	r2, r7, #1032	@ 0x408
 8002672:	6810      	ldr	r0, [r2, #0]
 8002674:	6018      	str	r0, [r3, #0]
 8002676:	7912      	ldrb	r2, [r2, #4]
 8002678:	711a      	strb	r2, [r3, #4]
                uint64_t delayTx = US_TO_DECAWAVE_TICK * RESP_DELAY;
 800267a:	a32f      	add	r3, pc, #188	@ (adr r3, 8002738 <main+0x1188>)
 800267c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002680:	f507 6186 	add.w	r1, r7, #1072	@ 0x430
 8002684:	e9c1 2300 	strd	r2, r3, [r1]
                respHandle.timestamp.timeFull = dwSetTxDelay(&device, delayTx);
 8002688:	f507 6386 	add.w	r3, r7, #1072	@ 0x430
 800268c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002690:	482c      	ldr	r0, [pc, #176]	@ (8002744 <main+0x1194>)
 8002692:	f001 fd07 	bl	80040a4 <dwSetTxDelay>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	e9c7 23fc 	strd	r2, r3, [r7, #1008]	@ 0x3f0
                memcpy(respHandle.respMess.txTimestamp.timeRaw, respHandle.timestamp.timeRaw, sizeof(respHandle.timestamp.timeRaw));
 800269e:	f207 33e6 	addw	r3, r7, #998	@ 0x3e6
 80026a2:	f507 727c 	add.w	r2, r7, #1008	@ 0x3f0
 80026a6:	6810      	ldr	r0, [r2, #0]
 80026a8:	6018      	str	r0, [r3, #0]
 80026aa:	7912      	ldrb	r2, [r2, #4]
 80026ac:	711a      	strb	r2, [r3, #4]
                memcpy(respPacket.payload, (uint8_t *)&respHandle.respMess, sizeof(respHandle.respMess));
 80026ae:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80026b2:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80026b6:	f103 0509 	add.w	r5, r3, #9
 80026ba:	f507 7476 	add.w	r4, r7, #984	@ 0x3d8
 80026be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026c0:	6028      	str	r0, [r5, #0]
 80026c2:	6069      	str	r1, [r5, #4]
 80026c4:	60aa      	str	r2, [r5, #8]
 80026c6:	60eb      	str	r3, [r5, #12]
 80026c8:	8823      	ldrh	r3, [r4, #0]
 80026ca:	78a2      	ldrb	r2, [r4, #2]
 80026cc:	822b      	strh	r3, [r5, #16]
 80026ce:	4613      	mov	r3, r2
 80026d0:	74ab      	strb	r3, [r5, #18]
                dwNewTransmit(&device);
 80026d2:	481c      	ldr	r0, [pc, #112]	@ (8002744 <main+0x1194>)
 80026d4:	f001 fbf1 	bl	8003eba <dwNewTransmit>
                dwSetDefaults(&device);
 80026d8:	481a      	ldr	r0, [pc, #104]	@ (8002744 <main+0x1194>)
 80026da:	f001 fe9d 	bl	8004418 <dwSetDefaults>
                dwSetData(&device, (uint8_t *)&respPacket, MAC802154_HEADER_LENGTH + sizeof(respHandle.respMess));
 80026de:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80026e2:	221c      	movs	r2, #28
 80026e4:	4619      	mov	r1, r3
 80026e6:	4817      	ldr	r0, [pc, #92]	@ (8002744 <main+0x1194>)
 80026e8:	f001 fef4 	bl	80044d4 <dwSetData>
                dwStartTransmit(&device, true);
 80026ec:	2101      	movs	r1, #1
 80026ee:	4815      	ldr	r0, [pc, #84]	@ (8002744 <main+0x1194>)
 80026f0:	f001 fbfb 	bl	8003eea <dwStartTransmit>
                do
                {
                  dwReadSystemEventStatusRegister(&device);
 80026f4:	4813      	ldr	r0, [pc, #76]	@ (8002744 <main+0x1194>)
 80026f6:	f001 f998 	bl	8003a2a <dwReadSystemEventStatusRegister>
                } while (!(device.sysstatus[0] & (1 << TXFRS_BIT)));
 80026fa:	4b12      	ldr	r3, [pc, #72]	@ (8002744 <main+0x1194>)
 80026fc:	7e5b      	ldrb	r3, [r3, #25]
 80026fe:	b25b      	sxtb	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	daf7      	bge.n	80026f4 <main+0x1144>
                rtlsTimes.respSent[superframe.twrSlotCurrent] = TIM2->CNT;
 8002704:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002708:	4a0d      	ldr	r2, [pc, #52]	@ (8002740 <main+0x1190>)
 800270a:	7992      	ldrb	r2, [r2, #6]
 800270c:	4610      	mov	r0, r2
 800270e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002710:	490d      	ldr	r1, [pc, #52]	@ (8002748 <main+0x1198>)
 8002712:	f100 0320 	add.w	r3, r0, #32
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	440b      	add	r3, r1
 800271a:	605a      	str	r2, [r3, #4]
                dwInteruptHandler();
 800271c:	f7fe fde8 	bl	80012f0 <dwInteruptHandler>
                rtlsTimes.respEnd[superframe.twrSlotCurrent] = TIM2->CNT;
 8002720:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002724:	4a06      	ldr	r2, [pc, #24]	@ (8002740 <main+0x1190>)
 8002726:	7992      	ldrb	r2, [r2, #6]
 8002728:	4610      	mov	r0, r2
 800272a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800272c:	4906      	ldr	r1, [pc, #24]	@ (8002748 <main+0x1198>)
 800272e:	f100 032a 	add.w	r3, r0, #42	@ 0x2a
 8002732:	e00f      	b.n	8002754 <main+0x11a4>
 8002734:	f3af 8000 	nop.w
 8002738:	015f0090 	.word	0x015f0090
 800273c:	00000000 	.word	0x00000000
 8002740:	20000000 	.word	0x20000000
 8002744:	20000008 	.word	0x20000008
 8002748:	200002a8 	.word	0x200002a8
 800274c:	2000029c 	.word	0x2000029c
 8002750:	20000298 	.word	0x20000298
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	440b      	add	r3, r1
 8002758:	605a      	str	r2, [r3, #4]
                while (TIM2->CNT < twrTimes[superframe.twrSlotCurrent] + (SF_POLL_SLOT_TIME + 4 * SF_RESP_SLOT_TIME) / DIV)
 800275a:	bf00      	nop
 800275c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002760:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002762:	4bb1      	ldr	r3, [pc, #708]	@ (8002a28 <main+0x1478>)
 8002764:	799b      	ldrb	r3, [r3, #6]
 8002766:	4619      	mov	r1, r3
 8002768:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800276c:	f5a3 736e 	sub.w	r3, r3, #952	@ 0x3b8
 8002770:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002774:	f503 53c8 	add.w	r3, r3, #6400	@ 0x1900
 8002778:	429a      	cmp	r2, r3
 800277a:	d3ef      	bcc.n	800275c <main+0x11ac>
                  ;
                dwSetReceiveWaitTimeout(&device, RX_LOC_TIMEOUT);
 800277c:	f44f 7116 	mov.w	r1, #600	@ 0x258
 8002780:	48aa      	ldr	r0, [pc, #680]	@ (8002a2c <main+0x147c>)
 8002782:	f001 f9eb 	bl	8003b5c <dwSetReceiveWaitTimeout>
                dwWriteSystemConfigurationRegister(&device);
 8002786:	48a9      	ldr	r0, [pc, #676]	@ (8002a2c <main+0x147c>)
 8002788:	f001 f93e 	bl	8003a08 <dwWriteSystemConfigurationRegister>
                dwNewReceive(&device);
 800278c:	48a7      	ldr	r0, [pc, #668]	@ (8002a2c <main+0x147c>)
 800278e:	f001 fb50 	bl	8003e32 <dwNewReceive>
                dwSetDefaults(&device);
 8002792:	48a6      	ldr	r0, [pc, #664]	@ (8002a2c <main+0x147c>)
 8002794:	f001 fe40 	bl	8004418 <dwSetDefaults>
                dwStartReceive(&device);
 8002798:	48a4      	ldr	r0, [pc, #656]	@ (8002a2c <main+0x147c>)
 800279a:	f001 fb62 	bl	8003e62 <dwStartReceive>
                do
                {
                  dwReadSystemEventStatusRegister(&device);
 800279e:	48a3      	ldr	r0, [pc, #652]	@ (8002a2c <main+0x147c>)
 80027a0:	f001 f943 	bl	8003a2a <dwReadSystemEventStatusRegister>
                } while (!((device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8)) || (device.sysstatus[2] & ((1 << RXRFTO_BIT) >> 16))));
 80027a4:	4ba1      	ldr	r3, [pc, #644]	@ (8002a2c <main+0x147c>)
 80027a6:	7e9b      	ldrb	r3, [r3, #26]
 80027a8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d105      	bne.n	80027bc <main+0x120c>
 80027b0:	4b9e      	ldr	r3, [pc, #632]	@ (8002a2c <main+0x147c>)
 80027b2:	7edb      	ldrb	r3, [r3, #27]
 80027b4:	f003 0302 	and.w	r3, r3, #2
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d0f0      	beq.n	800279e <main+0x11ee>
                rtlsTimes.locRecv[superframe.twrSlotCurrent] = TIM2->CNT;
 80027bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80027c0:	4a99      	ldr	r2, [pc, #612]	@ (8002a28 <main+0x1478>)
 80027c2:	7992      	ldrb	r2, [r2, #6]
 80027c4:	4610      	mov	r0, r2
 80027c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027c8:	4999      	ldr	r1, [pc, #612]	@ (8002a30 <main+0x1480>)
 80027ca:	f100 0334 	add.w	r3, r0, #52	@ 0x34
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	440b      	add	r3, r1
 80027d2:	605a      	str	r2, [r3, #4]
                dwInteruptHandler();
 80027d4:	f7fe fd8c 	bl	80012f0 <dwInteruptHandler>
                if (device.sysstatus[1] & (((1 << RXDFR_BIT) | (1 << RXFCG_BIT)) >> 8))
 80027d8:	4b94      	ldr	r3, [pc, #592]	@ (8002a2c <main+0x147c>)
 80027da:	7e9b      	ldrb	r3, [r3, #26]
 80027dc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	f000 809f 	beq.w	8002924 <main+0x1374>
                {
                  int length = dwGetDataLength(&device);
 80027e6:	4891      	ldr	r0, [pc, #580]	@ (8002a2c <main+0x147c>)
 80027e8:	f001 feb6 	bl	8004558 <dwGetDataLength>
 80027ec:	4603      	mov	r3, r0
 80027ee:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c
                  if (length > 0)
 80027f2:	f8d7 342c 	ldr.w	r3, [r7, #1068]	@ 0x42c
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	f340 8087 	ble.w	800290a <main+0x135a>
                  {
                    memset(&locPacket, 0, sizeof(locPacket));
 80027fc:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
 8002800:	2289      	movs	r2, #137	@ 0x89
 8002802:	2100      	movs	r1, #0
 8002804:	4618      	mov	r0, r3
 8002806:	f008 fc2c 	bl	800b062 <memset>
                    memset(&locMess, 0, sizeof(locMess));
 800280a:	f507 7373 	add.w	r3, r7, #972	@ 0x3cc
 800280e:	220a      	movs	r2, #10
 8002810:	2100      	movs	r1, #0
 8002812:	4618      	mov	r0, r3
 8002814:	f008 fc25 	bl	800b062 <memset>
                    dwGetData(&device, (uint8_t *)&locPacket, length);
 8002818:	f8d7 242c 	ldr.w	r2, [r7, #1068]	@ 0x42c
 800281c:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
 8002820:	4619      	mov	r1, r3
 8002822:	4882      	ldr	r0, [pc, #520]	@ (8002a2c <main+0x147c>)
 8002824:	f001 fed0 	bl	80045c8 <dwGetData>

                    if (locPacket.payload[LOC_ID] == TYPE_LOC && memcmp(locPacket.destAddress, myAnchor.anchorAddress, sizeof(myAnchor.anchorAddress)) == 0)
 8002828:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 800282c:	f5a3 7331 	sub.w	r3, r3, #708	@ 0x2c4
 8002830:	7a5b      	ldrb	r3, [r3, #9]
 8002832:	2b43      	cmp	r3, #67	@ 0x43
 8002834:	d169      	bne.n	800290a <main+0x135a>
 8002836:	f507 73ce 	add.w	r3, r7, #412	@ 0x19c
 800283a:	3305      	adds	r3, #5
 800283c:	2202      	movs	r2, #2
 800283e:	497d      	ldr	r1, [pc, #500]	@ (8002a34 <main+0x1484>)
 8002840:	4618      	mov	r0, r3
 8002842:	f008 fbfe 	bl	800b042 <memcmp>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d15e      	bne.n	800290a <main+0x135a>
                    {
                      memcpy((uint8_t *)&locMess, locPacket.payload, sizeof(locMess));
 800284c:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002850:	f5a3 7231 	sub.w	r2, r3, #708	@ 0x2c4
 8002854:	f507 7373 	add.w	r3, r7, #972	@ 0x3cc
 8002858:	3209      	adds	r2, #9
 800285a:	6810      	ldr	r0, [r2, #0]
 800285c:	6851      	ldr	r1, [r2, #4]
 800285e:	c303      	stmia	r3!, {r0, r1}
 8002860:	8912      	ldrh	r2, [r2, #8]
 8002862:	801a      	strh	r2, [r3, #0]
                      memcpy(tagLoc[systemHandle.locCnt].tagAddress, locPacket.sourceAddress, sizeof(locPacket.sourceAddress));
 8002864:	4b74      	ldr	r3, [pc, #464]	@ (8002a38 <main+0x1488>)
 8002866:	7e1b      	ldrb	r3, [r3, #24]
 8002868:	461a      	mov	r2, r3
 800286a:	f107 010c 	add.w	r1, r7, #12
 800286e:	4613      	mov	r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	4413      	add	r3, r2
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	4413      	add	r3, r2
 8002878:	440b      	add	r3, r1
 800287a:	f507 628c 	add.w	r2, r7, #1120	@ 0x460
 800287e:	f5a2 7231 	sub.w	r2, r2, #708	@ 0x2c4
 8002882:	f8b2 2007 	ldrh.w	r2, [r2, #7]
 8002886:	b292      	uxth	r2, r2
 8002888:	801a      	strh	r2, [r3, #0]
                      tagLoc[systemHandle.locCnt].twrSlotNumber = locMess.twrSlotNumber;
 800288a:	4b6b      	ldr	r3, [pc, #428]	@ (8002a38 <main+0x1488>)
 800288c:	7e1b      	ldrb	r3, [r3, #24]
 800288e:	461a      	mov	r2, r3
 8002890:	f897 03cd 	ldrb.w	r0, [r7, #973]	@ 0x3cd
 8002894:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002898:	f2a3 4154 	subw	r1, r3, #1108	@ 0x454
 800289c:	4613      	mov	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	4413      	add	r3, r2
 80028a2:	005b      	lsls	r3, r3, #1
 80028a4:	4413      	add	r3, r2
 80028a6:	440b      	add	r3, r1
 80028a8:	3302      	adds	r3, #2
 80028aa:	4602      	mov	r2, r0
 80028ac:	701a      	strb	r2, [r3, #0]
                      tagLoc[systemHandle.locCnt].x.xVal = locMess.x.xVal;
 80028ae:	4b62      	ldr	r3, [pc, #392]	@ (8002a38 <main+0x1488>)
 80028b0:	7e1b      	ldrb	r3, [r3, #24]
 80028b2:	461a      	mov	r2, r3
 80028b4:	f8d7 03ce 	ldr.w	r0, [r7, #974]	@ 0x3ce
 80028b8:	4603      	mov	r3, r0
 80028ba:	4618      	mov	r0, r3
 80028bc:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80028c0:	f2a3 4154 	subw	r1, r3, #1108	@ 0x454
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	4413      	add	r3, r2
 80028ce:	440b      	add	r3, r1
 80028d0:	3303      	adds	r3, #3
 80028d2:	4602      	mov	r2, r0
 80028d4:	601a      	str	r2, [r3, #0]
                      tagLoc[systemHandle.locCnt].y.yVal = locMess.y.yVal;
 80028d6:	4b58      	ldr	r3, [pc, #352]	@ (8002a38 <main+0x1488>)
 80028d8:	7e1b      	ldrb	r3, [r3, #24]
 80028da:	461a      	mov	r2, r3
 80028dc:	f8d7 03d2 	ldr.w	r0, [r7, #978]	@ 0x3d2
 80028e0:	4603      	mov	r3, r0
 80028e2:	4618      	mov	r0, r3
 80028e4:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 80028e8:	f2a3 4154 	subw	r1, r3, #1108	@ 0x454
 80028ec:	4613      	mov	r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	4413      	add	r3, r2
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	4413      	add	r3, r2
 80028f6:	440b      	add	r3, r1
 80028f8:	3307      	adds	r3, #7
 80028fa:	4602      	mov	r2, r0
 80028fc:	601a      	str	r2, [r3, #0]
                      systemHandle.locCnt++;
 80028fe:	4b4e      	ldr	r3, [pc, #312]	@ (8002a38 <main+0x1488>)
 8002900:	7e1b      	ldrb	r3, [r3, #24]
 8002902:	3301      	adds	r3, #1
 8002904:	b2da      	uxtb	r2, r3
 8002906:	4b4c      	ldr	r3, [pc, #304]	@ (8002a38 <main+0x1488>)
 8002908:	761a      	strb	r2, [r3, #24]
                    }
                  }
                  rtlsTimes.locEnd[superframe.twrSlotCurrent] = TIM2->CNT;
 800290a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800290e:	4a46      	ldr	r2, [pc, #280]	@ (8002a28 <main+0x1478>)
 8002910:	7992      	ldrb	r2, [r2, #6]
 8002912:	4610      	mov	r0, r2
 8002914:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002916:	4946      	ldr	r1, [pc, #280]	@ (8002a30 <main+0x1480>)
 8002918:	f100 033e 	add.w	r3, r0, #62	@ 0x3e
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	440b      	add	r3, r1
 8002920:	605a      	str	r2, [r3, #4]
 8002922:	e018      	b.n	8002956 <main+0x13a6>
                }
                else
                {
                	rtlsTimes.locEnd[superframe.twrSlotCurrent] = TIM2->CNT;
 8002924:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002928:	4a3f      	ldr	r2, [pc, #252]	@ (8002a28 <main+0x1478>)
 800292a:	7992      	ldrb	r2, [r2, #6]
 800292c:	4610      	mov	r0, r2
 800292e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002930:	493f      	ldr	r1, [pc, #252]	@ (8002a30 <main+0x1480>)
 8002932:	f100 033e 	add.w	r3, r0, #62	@ 0x3e
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	605a      	str	r2, [r3, #4]
 800293c:	e00b      	b.n	8002956 <main+0x13a6>
            }
          }
        }
        else
        {
        	rtlsTimes.pollEnd[superframe.twrSlotCurrent] = TIM2->CNT;
 800293e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002942:	4a39      	ldr	r2, [pc, #228]	@ (8002a28 <main+0x1478>)
 8002944:	7992      	ldrb	r2, [r2, #6]
 8002946:	4610      	mov	r0, r2
 8002948:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800294a:	4939      	ldr	r1, [pc, #228]	@ (8002a30 <main+0x1480>)
 800294c:	f100 030c 	add.w	r3, r0, #12
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	440b      	add	r3, r1
 8002954:	605a      	str	r2, [r3, #4]
        }
        superframe.twrSlotCurrent++;
 8002956:	4b34      	ldr	r3, [pc, #208]	@ (8002a28 <main+0x1478>)
 8002958:	799b      	ldrb	r3, [r3, #6]
 800295a:	3301      	adds	r3, #1
 800295c:	b2da      	uxtb	r2, r3
 800295e:	4b32      	ldr	r3, [pc, #200]	@ (8002a28 <main+0x1478>)
 8002960:	719a      	strb	r2, [r3, #6]
      while (superframe.twrSlotCurrent < superframe.twrSlotTotal)
 8002962:	4b31      	ldr	r3, [pc, #196]	@ (8002a28 <main+0x1478>)
 8002964:	799a      	ldrb	r2, [r3, #6]
 8002966:	4b30      	ldr	r3, [pc, #192]	@ (8002a28 <main+0x1478>)
 8002968:	78db      	ldrb	r3, [r3, #3]
 800296a:	429a      	cmp	r2, r3
 800296c:	f4ff ad38 	bcc.w	80023e0 <main+0xe30>
      }
      // UART
      while (TIM2->CNT < uartTime)
 8002970:	bf00      	nop
 8002972:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002978:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 800297c:	429a      	cmp	r2, r3
 800297e:	d8f8      	bhi.n	8002972 <main+0x13c2>
        ;
      rtlsTimes.uartStart = TIM2->CNT;
 8002980:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002986:	4a2a      	ldr	r2, [pc, #168]	@ (8002a30 <main+0x1480>)
 8002988:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
      if (systemHandle.locCnt > 0)
 800298c:	4b2a      	ldr	r3, [pc, #168]	@ (8002a38 <main+0x1488>)
 800298e:	7e1b      	ldrb	r3, [r3, #24]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d032      	beq.n	80029fa <main+0x144a>
      {
        uint8_t *tagPayload = calloc(sizeof(tagLoc_t) * systemHandle.locCnt + 20, sizeof(uint8_t));
 8002994:	4b28      	ldr	r3, [pc, #160]	@ (8002a38 <main+0x1488>)
 8002996:	7e1b      	ldrb	r3, [r3, #24]
 8002998:	461a      	mov	r2, r3
 800299a:	4613      	mov	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4413      	add	r3, r2
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	4413      	add	r3, r2
 80029a4:	3314      	adds	r3, #20
 80029a6:	2101      	movs	r1, #1
 80029a8:	4618      	mov	r0, r3
 80029aa:	f007 facd 	bl	8009f48 <calloc>
 80029ae:	4603      	mov	r3, r0
 80029b0:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
        int len = formatLocCmd((char *)tagPayload, "$location", (char *)tagLoc, systemHandle.locCnt, sizeof(tagLoc_t) * systemHandle.locCnt);
 80029b4:	4b20      	ldr	r3, [pc, #128]	@ (8002a38 <main+0x1488>)
 80029b6:	7e19      	ldrb	r1, [r3, #24]
 80029b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a38 <main+0x1488>)
 80029ba:	7e1b      	ldrb	r3, [r3, #24]
 80029bc:	461a      	mov	r2, r3
 80029be:	4613      	mov	r3, r2
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	4413      	add	r3, r2
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	4413      	add	r3, r2
 80029c8:	f107 020c 	add.w	r2, r7, #12
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	460b      	mov	r3, r1
 80029d0:	491a      	ldr	r1, [pc, #104]	@ (8002a3c <main+0x148c>)
 80029d2:	f8d7 044c 	ldr.w	r0, [r7, #1100]	@ 0x44c
 80029d6:	f7fe fd78 	bl	80014ca <formatLocCmd>
 80029da:	f8c7 0448 	str.w	r0, [r7, #1096]	@ 0x448
        HAL_UART_Transmit(&huart3, tagPayload, len, 1000);
 80029de:	f8d7 3448 	ldr.w	r3, [r7, #1096]	@ 0x448
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029e8:	f8d7 144c 	ldr.w	r1, [r7, #1100]	@ 0x44c
 80029ec:	4814      	ldr	r0, [pc, #80]	@ (8002a40 <main+0x1490>)
 80029ee:	f005 fffa 	bl	80089e6 <HAL_UART_Transmit>
        free(tagPayload);
 80029f2:	f8d7 044c 	ldr.w	r0, [r7, #1100]	@ 0x44c
 80029f6:	f007 facb 	bl	8009f90 <free>
      }
      if (systemHandle.rxBufAvai == true)
 80029fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002a38 <main+0x1488>)
 80029fc:	789b      	ldrb	r3, [r3, #2]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 80f2 	beq.w	8002be8 <main+0x1638>
      {
        if (strstr(rxBuffer, "stop") != NULL)
 8002a04:	490f      	ldr	r1, [pc, #60]	@ (8002a44 <main+0x1494>)
 8002a06:	4810      	ldr	r0, [pc, #64]	@ (8002a48 <main+0x1498>)
 8002a08:	f008 fb33 	bl	800b072 <strstr>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d01c      	beq.n	8002a4c <main+0x149c>
        {
          HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, systemHandle.rxBufSize, 100);
 8002a12:	4b09      	ldr	r3, [pc, #36]	@ (8002a38 <main+0x1488>)
 8002a14:	889a      	ldrh	r2, [r3, #4]
 8002a16:	2364      	movs	r3, #100	@ 0x64
 8002a18:	490b      	ldr	r1, [pc, #44]	@ (8002a48 <main+0x1498>)
 8002a1a:	4809      	ldr	r0, [pc, #36]	@ (8002a40 <main+0x1490>)
 8002a1c:	f005 ffe3 	bl	80089e6 <HAL_UART_Transmit>
          HAL_NVIC_SystemReset();
 8002a20:	f003 fa4b 	bl	8005eba <HAL_NVIC_SystemReset>
 8002a24:	e0c9      	b.n	8002bba <main+0x160a>
 8002a26:	bf00      	nop
 8002a28:	20000000 	.word	0x20000000
 8002a2c:	20000008 	.word	0x20000008
 8002a30:	200002a8 	.word	0x200002a8
 8002a34:	2000029c 	.word	0x2000029c
 8002a38:	20000268 	.word	0x20000268
 8002a3c:	0800eb54 	.word	0x0800eb54
 8002a40:	20000704 	.word	0x20000704
 8002a44:	0800eb60 	.word	0x0800eb60
 8002a48:	200003d4 	.word	0x200003d4
        }
        else if (strstr(rxBuffer, "cfg_tag") != NULL)
 8002a4c:	496a      	ldr	r1, [pc, #424]	@ (8002bf8 <main+0x1648>)
 8002a4e:	486b      	ldr	r0, [pc, #428]	@ (8002bfc <main+0x164c>)
 8002a50:	f008 fb0f 	bl	800b072 <strstr>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d01d      	beq.n	8002a96 <main+0x14e6>
        {
          if (myAnchor.bcnFlag == NONE)
 8002a5a:	4b69      	ldr	r3, [pc, #420]	@ (8002c00 <main+0x1650>)
 8002a5c:	789b      	ldrb	r3, [r3, #2]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f040 80ab 	bne.w	8002bba <main+0x160a>
          {
            myAnchor.bcnFlag = PROV_TAG;
 8002a64:	4b66      	ldr	r3, [pc, #408]	@ (8002c00 <main+0x1650>)
 8002a66:	2201      	movs	r2, #1
 8002a68:	709a      	strb	r2, [r3, #2]
            myAnchor.extCnt = 5;
 8002a6a:	4b65      	ldr	r3, [pc, #404]	@ (8002c00 <main+0x1650>)
 8002a6c:	2205      	movs	r2, #5
 8002a6e:	70da      	strb	r2, [r3, #3]
            memcpy((uint8_t *)&rtls_obj.cfg_tag, &rxBuffer[8], sizeof(rtls_obj.cfg_tag));
 8002a70:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002a74:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8002a78:	4a60      	ldr	r2, [pc, #384]	@ (8002bfc <main+0x164c>)
 8002a7a:	330e      	adds	r3, #14
 8002a7c:	3208      	adds	r2, #8
 8002a7e:	8811      	ldrh	r1, [r2, #0]
 8002a80:	7892      	ldrb	r2, [r2, #2]
 8002a82:	8019      	strh	r1, [r3, #0]
 8002a84:	709a      	strb	r2, [r3, #2]
            HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, systemHandle.rxBufSize, 100);
 8002a86:	4b5f      	ldr	r3, [pc, #380]	@ (8002c04 <main+0x1654>)
 8002a88:	889a      	ldrh	r2, [r3, #4]
 8002a8a:	2364      	movs	r3, #100	@ 0x64
 8002a8c:	495b      	ldr	r1, [pc, #364]	@ (8002bfc <main+0x164c>)
 8002a8e:	485e      	ldr	r0, [pc, #376]	@ (8002c08 <main+0x1658>)
 8002a90:	f005 ffa9 	bl	80089e6 <HAL_UART_Transmit>
 8002a94:	e091      	b.n	8002bba <main+0x160a>
          }
        }
        else if (strstr(rxBuffer, "del_tag") != NULL)
 8002a96:	495d      	ldr	r1, [pc, #372]	@ (8002c0c <main+0x165c>)
 8002a98:	4858      	ldr	r0, [pc, #352]	@ (8002bfc <main+0x164c>)
 8002a9a:	f008 faea 	bl	800b072 <strstr>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d018      	beq.n	8002ad6 <main+0x1526>
        {
          myAnchor.bcnFlag = DEL_TAG;
 8002aa4:	4b56      	ldr	r3, [pc, #344]	@ (8002c00 <main+0x1650>)
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	709a      	strb	r2, [r3, #2]
          myAnchor.extCnt = 5;
 8002aaa:	4b55      	ldr	r3, [pc, #340]	@ (8002c00 <main+0x1650>)
 8002aac:	2205      	movs	r2, #5
 8002aae:	70da      	strb	r2, [r3, #3]
          memcpy((uint8_t *)&rtls_obj.del_tag, &rxBuffer[8], sizeof(rtls_obj.del_tag));
 8002ab0:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002ab4:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8002ab8:	4a50      	ldr	r2, [pc, #320]	@ (8002bfc <main+0x164c>)
 8002aba:	3311      	adds	r3, #17
 8002abc:	3208      	adds	r2, #8
 8002abe:	8811      	ldrh	r1, [r2, #0]
 8002ac0:	7892      	ldrb	r2, [r2, #2]
 8002ac2:	8019      	strh	r1, [r3, #0]
 8002ac4:	709a      	strb	r2, [r3, #2]
          HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, systemHandle.rxBufSize, 100);
 8002ac6:	4b4f      	ldr	r3, [pc, #316]	@ (8002c04 <main+0x1654>)
 8002ac8:	889a      	ldrh	r2, [r3, #4]
 8002aca:	2364      	movs	r3, #100	@ 0x64
 8002acc:	494b      	ldr	r1, [pc, #300]	@ (8002bfc <main+0x164c>)
 8002ace:	484e      	ldr	r0, [pc, #312]	@ (8002c08 <main+0x1658>)
 8002ad0:	f005 ff89 	bl	80089e6 <HAL_UART_Transmit>
 8002ad4:	e071      	b.n	8002bba <main+0x160a>
        }
        else if (strstr(rxBuffer, "get_info") != NULL)
 8002ad6:	494e      	ldr	r1, [pc, #312]	@ (8002c10 <main+0x1660>)
 8002ad8:	4848      	ldr	r0, [pc, #288]	@ (8002bfc <main+0x164c>)
 8002ada:	f008 faca 	bl	800b072 <strstr>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d04c      	beq.n	8002b7e <main+0x15ce>
        {
          memset(rxBuffer, 0, sizeof(rxBuffer));
 8002ae4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ae8:	2100      	movs	r1, #0
 8002aea:	4844      	ldr	r0, [pc, #272]	@ (8002bfc <main+0x164c>)
 8002aec:	f008 fab9 	bl	800b062 <memset>
          rtls_obj.info.bcnSlotTotal = superframe.bcnSlotTotal;
 8002af0:	4b48      	ldr	r3, [pc, #288]	@ (8002c14 <main+0x1664>)
 8002af2:	789a      	ldrb	r2, [r3, #2]
 8002af4:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002af8:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8002afc:	75da      	strb	r2, [r3, #23]
          rtls_obj.info.sfNumberTotal = superframe.sfNumberTotal;
 8002afe:	4b45      	ldr	r3, [pc, #276]	@ (8002c14 <main+0x1664>)
 8002b00:	791a      	ldrb	r2, [r3, #4]
 8002b02:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002b06:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8002b0a:	765a      	strb	r2, [r3, #25]
          rtls_obj.info.twrSlotTotal = superframe.twrSlotTotal;
 8002b0c:	4b41      	ldr	r3, [pc, #260]	@ (8002c14 <main+0x1664>)
 8002b0e:	78da      	ldrb	r2, [r3, #3]
 8002b10:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002b14:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8002b18:	761a      	strb	r2, [r3, #24]
          memcpy(rtls_obj.info.anchorInfo.address, myAnchor.anchorAddress, sizeof(myAnchor.anchorAddress));
 8002b1a:	4b39      	ldr	r3, [pc, #228]	@ (8002c00 <main+0x1650>)
 8002b1c:	889a      	ldrh	r2, [r3, #4]
 8002b1e:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002b22:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8002b26:	835a      	strh	r2, [r3, #26]
          rtls_obj.info.anchorInfo.slot = myAnchor.bcnSlotNumber;
 8002b28:	4b35      	ldr	r3, [pc, #212]	@ (8002c00 <main+0x1650>)
 8002b2a:	799a      	ldrb	r2, [r3, #6]
 8002b2c:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002b30:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8002b34:	771a      	strb	r2, [r3, #28]
          rtls_obj.info.anchorInfo.x.xVal = myAnchor.x.xVal;
 8002b36:	4b32      	ldr	r3, [pc, #200]	@ (8002c00 <main+0x1650>)
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002b3e:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8002b42:	f8c3 201d 	str.w	r2, [r3, #29]
          rtls_obj.info.anchorInfo.y.yVal = myAnchor.y.yVal;
 8002b46:	4b2e      	ldr	r3, [pc, #184]	@ (8002c00 <main+0x1650>)
 8002b48:	68da      	ldr	r2, [r3, #12]
 8002b4a:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8002b4e:	f5a3 7379 	sub.w	r3, r3, #996	@ 0x3e4
 8002b52:	f8c3 2021 	str.w	r2, [r3, #33]	@ 0x21
          int len = formatCmd((char *)rxBuffer, "$get_info", (char *)&rtls_obj.info, sizeof(rtls_obj.info));
 8002b56:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002b5a:	f103 0217 	add.w	r2, r3, #23
 8002b5e:	230e      	movs	r3, #14
 8002b60:	492d      	ldr	r1, [pc, #180]	@ (8002c18 <main+0x1668>)
 8002b62:	4826      	ldr	r0, [pc, #152]	@ (8002bfc <main+0x164c>)
 8002b64:	f7fe fc6c 	bl	8001440 <formatCmd>
 8002b68:	f8c7 0444 	str.w	r0, [r7, #1092]	@ 0x444
          HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, len, 100);
 8002b6c:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	2364      	movs	r3, #100	@ 0x64
 8002b74:	4921      	ldr	r1, [pc, #132]	@ (8002bfc <main+0x164c>)
 8002b76:	4824      	ldr	r0, [pc, #144]	@ (8002c08 <main+0x1658>)
 8002b78:	f005 ff35 	bl	80089e6 <HAL_UART_Transmit>
 8002b7c:	e01d      	b.n	8002bba <main+0x160a>
        }
        else if (strstr(rxBuffer, "get_test") != NULL)
 8002b7e:	4927      	ldr	r1, [pc, #156]	@ (8002c1c <main+0x166c>)
 8002b80:	481e      	ldr	r0, [pc, #120]	@ (8002bfc <main+0x164c>)
 8002b82:	f008 fa76 	bl	800b072 <strstr>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d016      	beq.n	8002bba <main+0x160a>
        {
        	memset(rxBuffer, 0, sizeof(rxBuffer));
 8002b8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b90:	2100      	movs	r1, #0
 8002b92:	481a      	ldr	r0, [pc, #104]	@ (8002bfc <main+0x164c>)
 8002b94:	f008 fa65 	bl	800b062 <memset>
        	sprintf(rxBuffer, "$get_test%d*", systemHandle.testOneCnt);
 8002b98:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <main+0x1654>)
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	4920      	ldr	r1, [pc, #128]	@ (8002c20 <main+0x1670>)
 8002ba0:	4816      	ldr	r0, [pc, #88]	@ (8002bfc <main+0x164c>)
 8002ba2:	f008 f9eb 	bl	800af7c <siprintf>
        	HAL_UART_Transmit(&huart3, (uint8_t *)rxBuffer, strlen(rxBuffer), 100);
 8002ba6:	4815      	ldr	r0, [pc, #84]	@ (8002bfc <main+0x164c>)
 8002ba8:	f7fd fb62 	bl	8000270 <strlen>
 8002bac:	4603      	mov	r3, r0
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	2364      	movs	r3, #100	@ 0x64
 8002bb2:	4912      	ldr	r1, [pc, #72]	@ (8002bfc <main+0x164c>)
 8002bb4:	4814      	ldr	r0, [pc, #80]	@ (8002c08 <main+0x1658>)
 8002bb6:	f005 ff16 	bl	80089e6 <HAL_UART_Transmit>
        }
        memset(rxBuffer, 0, sizeof(rxBuffer));
 8002bba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	480e      	ldr	r0, [pc, #56]	@ (8002bfc <main+0x164c>)
 8002bc2:	f008 fa4e 	bl	800b062 <memset>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rxBuffer, sizeof(rxBuffer));
 8002bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bca:	490c      	ldr	r1, [pc, #48]	@ (8002bfc <main+0x164c>)
 8002bcc:	480e      	ldr	r0, [pc, #56]	@ (8002c08 <main+0x1658>)
 8002bce:	f005 ff9c 	bl	8008b0a <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 8002bd2:	4b14      	ldr	r3, [pc, #80]	@ (8002c24 <main+0x1674>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	4b12      	ldr	r3, [pc, #72]	@ (8002c24 <main+0x1674>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f022 0208 	bic.w	r2, r2, #8
 8002be0:	601a      	str	r2, [r3, #0]
        systemHandle.rxBufAvai = false;
 8002be2:	4b08      	ldr	r3, [pc, #32]	@ (8002c04 <main+0x1654>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	709a      	strb	r2, [r3, #2]
      }
      rtlsTimes.uartEnd = TIM2->CNT;
 8002be8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bee:	4a0e      	ldr	r2, [pc, #56]	@ (8002c28 <main+0x1678>)
 8002bf0:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
    if (myAnchor.anchorMain == true)
 8002bf4:	f7ff b822 	b.w	8001c3c <main+0x68c>
 8002bf8:	0800eb68 	.word	0x0800eb68
 8002bfc:	200003d4 	.word	0x200003d4
 8002c00:	20000298 	.word	0x20000298
 8002c04:	20000268 	.word	0x20000268
 8002c08:	20000704 	.word	0x20000704
 8002c0c:	0800eb70 	.word	0x0800eb70
 8002c10:	0800eb1c 	.word	0x0800eb1c
 8002c14:	20000000 	.word	0x20000000
 8002c18:	0800eb48 	.word	0x0800eb48
 8002c1c:	0800eb78 	.word	0x0800eb78
 8002c20:	0800eb84 	.word	0x0800eb84
 8002c24:	20000748 	.word	0x20000748
 8002c28:	200002a8 	.word	0x200002a8

08002c2c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b094      	sub	sp, #80	@ 0x50
 8002c30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c32:	f107 0320 	add.w	r3, r7, #32
 8002c36:	2230      	movs	r2, #48	@ 0x30
 8002c38:	2100      	movs	r1, #0
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f008 fa11 	bl	800b062 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c40:	f107 030c 	add.w	r3, r7, #12
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	605a      	str	r2, [r3, #4]
 8002c4a:	609a      	str	r2, [r3, #8]
 8002c4c:	60da      	str	r2, [r3, #12]
 8002c4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c50:	2300      	movs	r3, #0
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	4b28      	ldr	r3, [pc, #160]	@ (8002cf8 <SystemClock_Config+0xcc>)
 8002c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c58:	4a27      	ldr	r2, [pc, #156]	@ (8002cf8 <SystemClock_Config+0xcc>)
 8002c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c60:	4b25      	ldr	r3, [pc, #148]	@ (8002cf8 <SystemClock_Config+0xcc>)
 8002c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c68:	60bb      	str	r3, [r7, #8]
 8002c6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	607b      	str	r3, [r7, #4]
 8002c70:	4b22      	ldr	r3, [pc, #136]	@ (8002cfc <SystemClock_Config+0xd0>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a21      	ldr	r2, [pc, #132]	@ (8002cfc <SystemClock_Config+0xd0>)
 8002c76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c7a:	6013      	str	r3, [r2, #0]
 8002c7c:	4b1f      	ldr	r3, [pc, #124]	@ (8002cfc <SystemClock_Config+0xd0>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c84:	607b      	str	r3, [r7, #4]
 8002c86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002c90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c92:	2302      	movs	r3, #2
 8002c94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002c96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002c9c:	2304      	movs	r3, #4
 8002c9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8002ca0:	23a0      	movs	r3, #160	@ 0xa0
 8002ca2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ca8:	2304      	movs	r3, #4
 8002caa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cac:	f107 0320 	add.w	r3, r7, #32
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f004 f8d5 	bl	8006e60 <HAL_RCC_OscConfig>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002cbc:	f000 f820 	bl	8002d00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002cc0:	230f      	movs	r3, #15
 8002cc2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002ccc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002cd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002cd8:	f107 030c 	add.w	r3, r7, #12
 8002cdc:	2105      	movs	r1, #5
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f004 fb36 	bl	8007350 <HAL_RCC_ClockConfig>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002cea:	f000 f809 	bl	8002d00 <Error_Handler>
  }
}
 8002cee:	bf00      	nop
 8002cf0:	3750      	adds	r7, #80	@ 0x50
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	40007000 	.word	0x40007000

08002d00 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d04:	b672      	cpsid	i
}
 8002d06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d08:	bf00      	nop
 8002d0a:	e7fd      	b.n	8002d08 <Error_Handler+0x8>

08002d0c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002d10:	4b17      	ldr	r3, [pc, #92]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d12:	4a18      	ldr	r2, [pc, #96]	@ (8002d74 <MX_SPI2_Init+0x68>)
 8002d14:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002d16:	4b16      	ldr	r3, [pc, #88]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d1c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002d1e:	4b14      	ldr	r3, [pc, #80]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d24:	4b12      	ldr	r3, [pc, #72]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d2a:	4b11      	ldr	r3, [pc, #68]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d30:	4b0f      	ldr	r3, [pc, #60]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002d36:	4b0e      	ldr	r3, [pc, #56]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d3c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d44:	4b0a      	ldr	r3, [pc, #40]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d4a:	4b09      	ldr	r3, [pc, #36]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d50:	4b07      	ldr	r3, [pc, #28]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002d56:	4b06      	ldr	r3, [pc, #24]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d58:	220a      	movs	r2, #10
 8002d5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002d5c:	4804      	ldr	r0, [pc, #16]	@ (8002d70 <MX_SPI2_Init+0x64>)
 8002d5e:	f004 fd17 	bl	8007790 <HAL_SPI_Init>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d001      	beq.n	8002d6c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002d68:	f7ff ffca 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002d6c:	bf00      	nop
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	200005d4 	.word	0x200005d4
 8002d74:	40003800 	.word	0x40003800

08002d78 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b08a      	sub	sp, #40	@ 0x28
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d80:	f107 0314 	add.w	r3, r7, #20
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	609a      	str	r2, [r3, #8]
 8002d8c:	60da      	str	r2, [r3, #12]
 8002d8e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a19      	ldr	r2, [pc, #100]	@ (8002dfc <HAL_SPI_MspInit+0x84>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d12c      	bne.n	8002df4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	613b      	str	r3, [r7, #16]
 8002d9e:	4b18      	ldr	r3, [pc, #96]	@ (8002e00 <HAL_SPI_MspInit+0x88>)
 8002da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da2:	4a17      	ldr	r2, [pc, #92]	@ (8002e00 <HAL_SPI_MspInit+0x88>)
 8002da4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002daa:	4b15      	ldr	r3, [pc, #84]	@ (8002e00 <HAL_SPI_MspInit+0x88>)
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002db2:	613b      	str	r3, [r7, #16]
 8002db4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002db6:	2300      	movs	r3, #0
 8002db8:	60fb      	str	r3, [r7, #12]
 8002dba:	4b11      	ldr	r3, [pc, #68]	@ (8002e00 <HAL_SPI_MspInit+0x88>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	4a10      	ldr	r2, [pc, #64]	@ (8002e00 <HAL_SPI_MspInit+0x88>)
 8002dc0:	f043 0302 	orr.w	r3, r3, #2
 8002dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8002e00 <HAL_SPI_MspInit+0x88>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	60fb      	str	r3, [r7, #12]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002dd2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8002dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd8:	2302      	movs	r3, #2
 8002dda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de0:	2303      	movs	r3, #3
 8002de2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002de4:	2305      	movs	r3, #5
 8002de6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002de8:	f107 0314 	add.w	r3, r7, #20
 8002dec:	4619      	mov	r1, r3
 8002dee:	4805      	ldr	r0, [pc, #20]	@ (8002e04 <HAL_SPI_MspInit+0x8c>)
 8002df0:	f003 fe80 	bl	8006af4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002df4:	bf00      	nop
 8002df6:	3728      	adds	r7, #40	@ 0x28
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40003800 	.word	0x40003800
 8002e00:	40023800 	.word	0x40023800
 8002e04:	40020400 	.word	0x40020400

08002e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	607b      	str	r3, [r7, #4]
 8002e12:	4b10      	ldr	r3, [pc, #64]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e16:	4a0f      	ldr	r2, [pc, #60]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e26:	607b      	str	r3, [r7, #4]
 8002e28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	603b      	str	r3, [r7, #0]
 8002e2e:	4b09      	ldr	r3, [pc, #36]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e32:	4a08      	ldr	r2, [pc, #32]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e3a:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <HAL_MspInit+0x4c>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40023800 	.word	0x40023800

08002e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e5c:	bf00      	nop
 8002e5e:	e7fd      	b.n	8002e5c <NMI_Handler+0x4>

08002e60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e64:	bf00      	nop
 8002e66:	e7fd      	b.n	8002e64 <HardFault_Handler+0x4>

08002e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e6c:	bf00      	nop
 8002e6e:	e7fd      	b.n	8002e6c <MemManage_Handler+0x4>

08002e70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e74:	bf00      	nop
 8002e76:	e7fd      	b.n	8002e74 <BusFault_Handler+0x4>

08002e78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e7c:	bf00      	nop
 8002e7e:	e7fd      	b.n	8002e7c <UsageFault_Handler+0x4>

08002e80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr

08002e8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ea0:	bf00      	nop
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002eae:	f002 fea5 	bl	8005bfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
	...

08002eb8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002ebc:	4802      	ldr	r0, [pc, #8]	@ (8002ec8 <DMA1_Stream1_IRQHandler+0x10>)
 8002ebe:	f003 f9a5 	bl	800620c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002ec2:	bf00      	nop
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	20000748 	.word	0x20000748

08002ecc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002ed0:	4802      	ldr	r0, [pc, #8]	@ (8002edc <USART3_IRQHandler+0x10>)
 8002ed2:	f005 ff31 	bl	8008d38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002ed6:	bf00      	nop
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	20000704 	.word	0x20000704

08002ee0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
	return 1;
 8002ee4:	2301      	movs	r3, #1
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <_kill>:

int _kill(int pid, int sig)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002efa:	f008 f92b 	bl	800b154 <__errno>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2216      	movs	r2, #22
 8002f02:	601a      	str	r2, [r3, #0]
	return -1;
 8002f04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <_exit>:

void _exit (int status)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b082      	sub	sp, #8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002f18:	f04f 31ff 	mov.w	r1, #4294967295
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7ff ffe7 	bl	8002ef0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f22:	bf00      	nop
 8002f24:	e7fd      	b.n	8002f22 <_exit+0x12>

08002f26 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f26:	b580      	push	{r7, lr}
 8002f28:	b086      	sub	sp, #24
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	60f8      	str	r0, [r7, #12]
 8002f2e:	60b9      	str	r1, [r7, #8]
 8002f30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f32:	2300      	movs	r3, #0
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	e00a      	b.n	8002f4e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f38:	f3af 8000 	nop.w
 8002f3c:	4601      	mov	r1, r0
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	1c5a      	adds	r2, r3, #1
 8002f42:	60ba      	str	r2, [r7, #8]
 8002f44:	b2ca      	uxtb	r2, r1
 8002f46:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	617b      	str	r3, [r7, #20]
 8002f4e:	697a      	ldr	r2, [r7, #20]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	dbf0      	blt.n	8002f38 <_read+0x12>
	}

return len;
 8002f56:	687b      	ldr	r3, [r7, #4]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3718      	adds	r7, #24
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	617b      	str	r3, [r7, #20]
 8002f70:	e009      	b.n	8002f86 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	1c5a      	adds	r2, r3, #1
 8002f76:	60ba      	str	r2, [r7, #8]
 8002f78:	781b      	ldrb	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7fe f9a6 	bl	80012cc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	3301      	adds	r3, #1
 8002f84:	617b      	str	r3, [r7, #20]
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	dbf1      	blt.n	8002f72 <_write+0x12>
	}
	return len;
 8002f8e:	687b      	ldr	r3, [r7, #4]
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3718      	adds	r7, #24
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <_close>:

int _close(int file)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b083      	sub	sp, #12
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
	return -1;
 8002fa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	370c      	adds	r7, #12
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fc0:	605a      	str	r2, [r3, #4]
	return 0;
 8002fc2:	2300      	movs	r3, #0
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <_isatty>:

int _isatty(int file)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
	return 1;
 8002fd8:	2301      	movs	r3, #1
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b085      	sub	sp, #20
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	60f8      	str	r0, [r7, #12]
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	607a      	str	r2, [r7, #4]
	return 0;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003008:	4a14      	ldr	r2, [pc, #80]	@ (800305c <_sbrk+0x5c>)
 800300a:	4b15      	ldr	r3, [pc, #84]	@ (8003060 <_sbrk+0x60>)
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003014:	4b13      	ldr	r3, [pc, #76]	@ (8003064 <_sbrk+0x64>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d102      	bne.n	8003022 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800301c:	4b11      	ldr	r3, [pc, #68]	@ (8003064 <_sbrk+0x64>)
 800301e:	4a12      	ldr	r2, [pc, #72]	@ (8003068 <_sbrk+0x68>)
 8003020:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003022:	4b10      	ldr	r3, [pc, #64]	@ (8003064 <_sbrk+0x64>)
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4413      	add	r3, r2
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	429a      	cmp	r2, r3
 800302e:	d207      	bcs.n	8003040 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003030:	f008 f890 	bl	800b154 <__errno>
 8003034:	4603      	mov	r3, r0
 8003036:	220c      	movs	r2, #12
 8003038:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800303a:	f04f 33ff 	mov.w	r3, #4294967295
 800303e:	e009      	b.n	8003054 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003040:	4b08      	ldr	r3, [pc, #32]	@ (8003064 <_sbrk+0x64>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003046:	4b07      	ldr	r3, [pc, #28]	@ (8003064 <_sbrk+0x64>)
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4413      	add	r3, r2
 800304e:	4a05      	ldr	r2, [pc, #20]	@ (8003064 <_sbrk+0x64>)
 8003050:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003052:	68fb      	ldr	r3, [r7, #12]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3718      	adds	r7, #24
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	20020000 	.word	0x20020000
 8003060:	00000400 	.word	0x00000400
 8003064:	2000062c 	.word	0x2000062c
 8003068:	20000998 	.word	0x20000998

0800306c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003070:	4b06      	ldr	r3, [pc, #24]	@ (800308c <SystemInit+0x20>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003076:	4a05      	ldr	r2, [pc, #20]	@ (800308c <SystemInit+0x20>)
 8003078:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800307c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003080:	bf00      	nop
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003096:	f107 0308 	add.w	r3, r7, #8
 800309a:	2200      	movs	r2, #0
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	605a      	str	r2, [r3, #4]
 80030a0:	609a      	str	r2, [r3, #8]
 80030a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030a4:	463b      	mov	r3, r7
 80030a6:	2200      	movs	r2, #0
 80030a8:	601a      	str	r2, [r3, #0]
 80030aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80030ac:	4b1f      	ldr	r3, [pc, #124]	@ (800312c <MX_TIM1_Init+0x9c>)
 80030ae:	4a20      	ldr	r2, [pc, #128]	@ (8003130 <MX_TIM1_Init+0xa0>)
 80030b0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 319;
 80030b2:	4b1e      	ldr	r3, [pc, #120]	@ (800312c <MX_TIM1_Init+0x9c>)
 80030b4:	f240 123f 	movw	r2, #319	@ 0x13f
 80030b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ba:	4b1c      	ldr	r3, [pc, #112]	@ (800312c <MX_TIM1_Init+0x9c>)
 80030bc:	2200      	movs	r2, #0
 80030be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49999;
 80030c0:	4b1a      	ldr	r3, [pc, #104]	@ (800312c <MX_TIM1_Init+0x9c>)
 80030c2:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80030c6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030c8:	4b18      	ldr	r3, [pc, #96]	@ (800312c <MX_TIM1_Init+0x9c>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80030ce:	4b17      	ldr	r3, [pc, #92]	@ (800312c <MX_TIM1_Init+0x9c>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030d4:	4b15      	ldr	r3, [pc, #84]	@ (800312c <MX_TIM1_Init+0x9c>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80030da:	4814      	ldr	r0, [pc, #80]	@ (800312c <MX_TIM1_Init+0x9c>)
 80030dc:	f005 f900 	bl	80082e0 <HAL_TIM_Base_Init>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80030e6:	f7ff fe0b 	bl	8002d00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80030f0:	f107 0308 	add.w	r3, r7, #8
 80030f4:	4619      	mov	r1, r3
 80030f6:	480d      	ldr	r0, [pc, #52]	@ (800312c <MX_TIM1_Init+0x9c>)
 80030f8:	f005 f9aa 	bl	8008450 <HAL_TIM_ConfigClockSource>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003102:	f7ff fdfd 	bl	8002d00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003106:	2300      	movs	r3, #0
 8003108:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800310a:	2300      	movs	r3, #0
 800310c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800310e:	463b      	mov	r3, r7
 8003110:	4619      	mov	r1, r3
 8003112:	4806      	ldr	r0, [pc, #24]	@ (800312c <MX_TIM1_Init+0x9c>)
 8003114:	f005 fb9e 	bl	8008854 <HAL_TIMEx_MasterConfigSynchronization>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800311e:	f7ff fdef 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003122:	bf00      	nop
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20000630 	.word	0x20000630
 8003130:	40010000 	.word	0x40010000

08003134 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800313a:	f107 0308 	add.w	r3, r7, #8
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	605a      	str	r2, [r3, #4]
 8003144:	609a      	str	r2, [r3, #8]
 8003146:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003148:	463b      	mov	r3, r7
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003150:	4b1d      	ldr	r3, [pc, #116]	@ (80031c8 <MX_TIM2_Init+0x94>)
 8003152:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003156:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8003158:	4b1b      	ldr	r3, [pc, #108]	@ (80031c8 <MX_TIM2_Init+0x94>)
 800315a:	224f      	movs	r2, #79	@ 0x4f
 800315c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800315e:	4b1a      	ldr	r3, [pc, #104]	@ (80031c8 <MX_TIM2_Init+0x94>)
 8003160:	2200      	movs	r2, #0
 8003162:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8003164:	4b18      	ldr	r3, [pc, #96]	@ (80031c8 <MX_TIM2_Init+0x94>)
 8003166:	4a19      	ldr	r2, [pc, #100]	@ (80031cc <MX_TIM2_Init+0x98>)
 8003168:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800316a:	4b17      	ldr	r3, [pc, #92]	@ (80031c8 <MX_TIM2_Init+0x94>)
 800316c:	2200      	movs	r2, #0
 800316e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003170:	4b15      	ldr	r3, [pc, #84]	@ (80031c8 <MX_TIM2_Init+0x94>)
 8003172:	2200      	movs	r2, #0
 8003174:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003176:	4814      	ldr	r0, [pc, #80]	@ (80031c8 <MX_TIM2_Init+0x94>)
 8003178:	f005 f8b2 	bl	80082e0 <HAL_TIM_Base_Init>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8003182:	f7ff fdbd 	bl	8002d00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003186:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800318a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800318c:	f107 0308 	add.w	r3, r7, #8
 8003190:	4619      	mov	r1, r3
 8003192:	480d      	ldr	r0, [pc, #52]	@ (80031c8 <MX_TIM2_Init+0x94>)
 8003194:	f005 f95c 	bl	8008450 <HAL_TIM_ConfigClockSource>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d001      	beq.n	80031a2 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800319e:	f7ff fdaf 	bl	8002d00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031a2:	2300      	movs	r3, #0
 80031a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031a6:	2300      	movs	r3, #0
 80031a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031aa:	463b      	mov	r3, r7
 80031ac:	4619      	mov	r1, r3
 80031ae:	4806      	ldr	r0, [pc, #24]	@ (80031c8 <MX_TIM2_Init+0x94>)
 80031b0:	f005 fb50 	bl	8008854 <HAL_TIMEx_MasterConfigSynchronization>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80031ba:	f7ff fda1 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80031be:	bf00      	nop
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20000678 	.word	0x20000678
 80031cc:	0001869f 	.word	0x0001869f

080031d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b085      	sub	sp, #20
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a15      	ldr	r2, [pc, #84]	@ (8003234 <HAL_TIM_Base_MspInit+0x64>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d10e      	bne.n	8003200 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80031e2:	2300      	movs	r3, #0
 80031e4:	60fb      	str	r3, [r7, #12]
 80031e6:	4b14      	ldr	r3, [pc, #80]	@ (8003238 <HAL_TIM_Base_MspInit+0x68>)
 80031e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ea:	4a13      	ldr	r2, [pc, #76]	@ (8003238 <HAL_TIM_Base_MspInit+0x68>)
 80031ec:	f043 0301 	orr.w	r3, r3, #1
 80031f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80031f2:	4b11      	ldr	r3, [pc, #68]	@ (8003238 <HAL_TIM_Base_MspInit+0x68>)
 80031f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	60fb      	str	r3, [r7, #12]
 80031fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80031fe:	e012      	b.n	8003226 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM2)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003208:	d10d      	bne.n	8003226 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800320a:	2300      	movs	r3, #0
 800320c:	60bb      	str	r3, [r7, #8]
 800320e:	4b0a      	ldr	r3, [pc, #40]	@ (8003238 <HAL_TIM_Base_MspInit+0x68>)
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	4a09      	ldr	r2, [pc, #36]	@ (8003238 <HAL_TIM_Base_MspInit+0x68>)
 8003214:	f043 0301 	orr.w	r3, r3, #1
 8003218:	6413      	str	r3, [r2, #64]	@ 0x40
 800321a:	4b07      	ldr	r3, [pc, #28]	@ (8003238 <HAL_TIM_Base_MspInit+0x68>)
 800321c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	60bb      	str	r3, [r7, #8]
 8003224:	68bb      	ldr	r3, [r7, #8]
}
 8003226:	bf00      	nop
 8003228:	3714      	adds	r7, #20
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
 8003232:	bf00      	nop
 8003234:	40010000 	.word	0x40010000
 8003238:	40023800 	.word	0x40023800

0800323c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003240:	4b10      	ldr	r3, [pc, #64]	@ (8003284 <MX_USART2_UART_Init+0x48>)
 8003242:	4a11      	ldr	r2, [pc, #68]	@ (8003288 <MX_USART2_UART_Init+0x4c>)
 8003244:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2000000;
 8003246:	4b0f      	ldr	r3, [pc, #60]	@ (8003284 <MX_USART2_UART_Init+0x48>)
 8003248:	4a10      	ldr	r2, [pc, #64]	@ (800328c <MX_USART2_UART_Init+0x50>)
 800324a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800324c:	4b0d      	ldr	r3, [pc, #52]	@ (8003284 <MX_USART2_UART_Init+0x48>)
 800324e:	2200      	movs	r2, #0
 8003250:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003252:	4b0c      	ldr	r3, [pc, #48]	@ (8003284 <MX_USART2_UART_Init+0x48>)
 8003254:	2200      	movs	r2, #0
 8003256:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003258:	4b0a      	ldr	r3, [pc, #40]	@ (8003284 <MX_USART2_UART_Init+0x48>)
 800325a:	2200      	movs	r2, #0
 800325c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800325e:	4b09      	ldr	r3, [pc, #36]	@ (8003284 <MX_USART2_UART_Init+0x48>)
 8003260:	220c      	movs	r2, #12
 8003262:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003264:	4b07      	ldr	r3, [pc, #28]	@ (8003284 <MX_USART2_UART_Init+0x48>)
 8003266:	2200      	movs	r2, #0
 8003268:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800326a:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <MX_USART2_UART_Init+0x48>)
 800326c:	2200      	movs	r2, #0
 800326e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003270:	4804      	ldr	r0, [pc, #16]	@ (8003284 <MX_USART2_UART_Init+0x48>)
 8003272:	f005 fb6b 	bl	800894c <HAL_UART_Init>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <MX_USART2_UART_Init+0x44>
  {
    Error_Handler();
 800327c:	f7ff fd40 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003280:	bf00      	nop
 8003282:	bd80      	pop	{r7, pc}
 8003284:	200006c0 	.word	0x200006c0
 8003288:	40004400 	.word	0x40004400
 800328c:	001e8480 	.word	0x001e8480

08003290 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003294:	4b10      	ldr	r3, [pc, #64]	@ (80032d8 <MX_USART3_UART_Init+0x48>)
 8003296:	4a11      	ldr	r2, [pc, #68]	@ (80032dc <MX_USART3_UART_Init+0x4c>)
 8003298:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 2000000;
 800329a:	4b0f      	ldr	r3, [pc, #60]	@ (80032d8 <MX_USART3_UART_Init+0x48>)
 800329c:	4a10      	ldr	r2, [pc, #64]	@ (80032e0 <MX_USART3_UART_Init+0x50>)
 800329e:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80032a0:	4b0d      	ldr	r3, [pc, #52]	@ (80032d8 <MX_USART3_UART_Init+0x48>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80032a6:	4b0c      	ldr	r3, [pc, #48]	@ (80032d8 <MX_USART3_UART_Init+0x48>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80032ac:	4b0a      	ldr	r3, [pc, #40]	@ (80032d8 <MX_USART3_UART_Init+0x48>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80032b2:	4b09      	ldr	r3, [pc, #36]	@ (80032d8 <MX_USART3_UART_Init+0x48>)
 80032b4:	220c      	movs	r2, #12
 80032b6:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032b8:	4b07      	ldr	r3, [pc, #28]	@ (80032d8 <MX_USART3_UART_Init+0x48>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80032be:	4b06      	ldr	r3, [pc, #24]	@ (80032d8 <MX_USART3_UART_Init+0x48>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80032c4:	4804      	ldr	r0, [pc, #16]	@ (80032d8 <MX_USART3_UART_Init+0x48>)
 80032c6:	f005 fb41 	bl	800894c <HAL_UART_Init>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d001      	beq.n	80032d4 <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 80032d0:	f7ff fd16 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80032d4:	bf00      	nop
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	20000704 	.word	0x20000704
 80032dc:	40004800 	.word	0x40004800
 80032e0:	001e8480 	.word	0x001e8480

080032e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b08c      	sub	sp, #48	@ 0x30
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ec:	f107 031c 	add.w	r3, r7, #28
 80032f0:	2200      	movs	r2, #0
 80032f2:	601a      	str	r2, [r3, #0]
 80032f4:	605a      	str	r2, [r3, #4]
 80032f6:	609a      	str	r2, [r3, #8]
 80032f8:	60da      	str	r2, [r3, #12]
 80032fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a4d      	ldr	r2, [pc, #308]	@ (8003438 <HAL_UART_MspInit+0x154>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d12c      	bne.n	8003360 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003306:	2300      	movs	r3, #0
 8003308:	61bb      	str	r3, [r7, #24]
 800330a:	4b4c      	ldr	r3, [pc, #304]	@ (800343c <HAL_UART_MspInit+0x158>)
 800330c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330e:	4a4b      	ldr	r2, [pc, #300]	@ (800343c <HAL_UART_MspInit+0x158>)
 8003310:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003314:	6413      	str	r3, [r2, #64]	@ 0x40
 8003316:	4b49      	ldr	r3, [pc, #292]	@ (800343c <HAL_UART_MspInit+0x158>)
 8003318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800331e:	61bb      	str	r3, [r7, #24]
 8003320:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003322:	2300      	movs	r3, #0
 8003324:	617b      	str	r3, [r7, #20]
 8003326:	4b45      	ldr	r3, [pc, #276]	@ (800343c <HAL_UART_MspInit+0x158>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332a:	4a44      	ldr	r2, [pc, #272]	@ (800343c <HAL_UART_MspInit+0x158>)
 800332c:	f043 0301 	orr.w	r3, r3, #1
 8003330:	6313      	str	r3, [r2, #48]	@ 0x30
 8003332:	4b42      	ldr	r3, [pc, #264]	@ (800343c <HAL_UART_MspInit+0x158>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	617b      	str	r3, [r7, #20]
 800333c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800333e:	230c      	movs	r3, #12
 8003340:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003342:	2302      	movs	r3, #2
 8003344:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003346:	2300      	movs	r3, #0
 8003348:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800334a:	2303      	movs	r3, #3
 800334c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800334e:	2307      	movs	r3, #7
 8003350:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003352:	f107 031c 	add.w	r3, r7, #28
 8003356:	4619      	mov	r1, r3
 8003358:	4839      	ldr	r0, [pc, #228]	@ (8003440 <HAL_UART_MspInit+0x15c>)
 800335a:	f003 fbcb 	bl	8006af4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800335e:	e067      	b.n	8003430 <HAL_UART_MspInit+0x14c>
  else if(uartHandle->Instance==USART3)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a37      	ldr	r2, [pc, #220]	@ (8003444 <HAL_UART_MspInit+0x160>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d162      	bne.n	8003430 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800336a:	2300      	movs	r3, #0
 800336c:	613b      	str	r3, [r7, #16]
 800336e:	4b33      	ldr	r3, [pc, #204]	@ (800343c <HAL_UART_MspInit+0x158>)
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	4a32      	ldr	r2, [pc, #200]	@ (800343c <HAL_UART_MspInit+0x158>)
 8003374:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003378:	6413      	str	r3, [r2, #64]	@ 0x40
 800337a:	4b30      	ldr	r3, [pc, #192]	@ (800343c <HAL_UART_MspInit+0x158>)
 800337c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	60fb      	str	r3, [r7, #12]
 800338a:	4b2c      	ldr	r3, [pc, #176]	@ (800343c <HAL_UART_MspInit+0x158>)
 800338c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800338e:	4a2b      	ldr	r2, [pc, #172]	@ (800343c <HAL_UART_MspInit+0x158>)
 8003390:	f043 0302 	orr.w	r3, r3, #2
 8003394:	6313      	str	r3, [r2, #48]	@ 0x30
 8003396:	4b29      	ldr	r3, [pc, #164]	@ (800343c <HAL_UART_MspInit+0x158>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80033a2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80033a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a8:	2302      	movs	r3, #2
 80033aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ac:	2300      	movs	r3, #0
 80033ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033b0:	2303      	movs	r3, #3
 80033b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80033b4:	2307      	movs	r3, #7
 80033b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033b8:	f107 031c 	add.w	r3, r7, #28
 80033bc:	4619      	mov	r1, r3
 80033be:	4822      	ldr	r0, [pc, #136]	@ (8003448 <HAL_UART_MspInit+0x164>)
 80033c0:	f003 fb98 	bl	8006af4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80033c4:	4b21      	ldr	r3, [pc, #132]	@ (800344c <HAL_UART_MspInit+0x168>)
 80033c6:	4a22      	ldr	r2, [pc, #136]	@ (8003450 <HAL_UART_MspInit+0x16c>)
 80033c8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80033ca:	4b20      	ldr	r3, [pc, #128]	@ (800344c <HAL_UART_MspInit+0x168>)
 80033cc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80033d0:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033d2:	4b1e      	ldr	r3, [pc, #120]	@ (800344c <HAL_UART_MspInit+0x168>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033d8:	4b1c      	ldr	r3, [pc, #112]	@ (800344c <HAL_UART_MspInit+0x168>)
 80033da:	2200      	movs	r2, #0
 80033dc:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80033de:	4b1b      	ldr	r3, [pc, #108]	@ (800344c <HAL_UART_MspInit+0x168>)
 80033e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80033e4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033e6:	4b19      	ldr	r3, [pc, #100]	@ (800344c <HAL_UART_MspInit+0x168>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033ec:	4b17      	ldr	r3, [pc, #92]	@ (800344c <HAL_UART_MspInit+0x168>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80033f2:	4b16      	ldr	r3, [pc, #88]	@ (800344c <HAL_UART_MspInit+0x168>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80033f8:	4b14      	ldr	r3, [pc, #80]	@ (800344c <HAL_UART_MspInit+0x168>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80033fe:	4b13      	ldr	r3, [pc, #76]	@ (800344c <HAL_UART_MspInit+0x168>)
 8003400:	2200      	movs	r2, #0
 8003402:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003404:	4811      	ldr	r0, [pc, #68]	@ (800344c <HAL_UART_MspInit+0x168>)
 8003406:	f002 fd69 	bl	8005edc <HAL_DMA_Init>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8003410:	f7ff fc76 	bl	8002d00 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	4a0d      	ldr	r2, [pc, #52]	@ (800344c <HAL_UART_MspInit+0x168>)
 8003418:	639a      	str	r2, [r3, #56]	@ 0x38
 800341a:	4a0c      	ldr	r2, [pc, #48]	@ (800344c <HAL_UART_MspInit+0x168>)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003420:	2200      	movs	r2, #0
 8003422:	2100      	movs	r1, #0
 8003424:	2027      	movs	r0, #39	@ 0x27
 8003426:	f002 fd1e 	bl	8005e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800342a:	2027      	movs	r0, #39	@ 0x27
 800342c:	f002 fd37 	bl	8005e9e <HAL_NVIC_EnableIRQ>
}
 8003430:	bf00      	nop
 8003432:	3730      	adds	r7, #48	@ 0x30
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	40004400 	.word	0x40004400
 800343c:	40023800 	.word	0x40023800
 8003440:	40020000 	.word	0x40020000
 8003444:	40004800 	.word	0x40004800
 8003448:	40020400 	.word	0x40020400
 800344c:	20000748 	.word	0x20000748
 8003450:	40026028 	.word	0x40026028

08003454 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003454:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800348c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003458:	480d      	ldr	r0, [pc, #52]	@ (8003490 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800345a:	490e      	ldr	r1, [pc, #56]	@ (8003494 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800345c:	4a0e      	ldr	r2, [pc, #56]	@ (8003498 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800345e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003460:	e002      	b.n	8003468 <LoopCopyDataInit>

08003462 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003462:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003464:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003466:	3304      	adds	r3, #4

08003468 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003468:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800346a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800346c:	d3f9      	bcc.n	8003462 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800346e:	4a0b      	ldr	r2, [pc, #44]	@ (800349c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003470:	4c0b      	ldr	r4, [pc, #44]	@ (80034a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003472:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003474:	e001      	b.n	800347a <LoopFillZerobss>

08003476 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003476:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003478:	3204      	adds	r2, #4

0800347a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800347a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800347c:	d3fb      	bcc.n	8003476 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800347e:	f7ff fdf5 	bl	800306c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003482:	f007 fe6d 	bl	800b160 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003486:	f7fe f893 	bl	80015b0 <main>
  bx  lr    
 800348a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800348c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003494:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 8003498:	0800f048 	.word	0x0800f048
  ldr r2, =_sbss
 800349c:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 80034a0:	20000998 	.word	0x20000998

080034a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034a4:	e7fe      	b.n	80034a4 <ADC_IRQHandler>

080034a6 <setBit>:
static const uint8_t BIAS_900_16[] = {137, 122, 105, 88, 69, 47, 25, 0, 21, 48, 79, 105, 127, 147, 160, 169, 178, 197};
static const uint8_t BIAS_900_64[] = {147, 133, 117, 99, 75, 50, 29, 0, 24, 45, 63, 76, 87, 98, 116, 122, 132, 142};

// Utility functions
static void setBit(uint8_t data[], unsigned int n, unsigned int bit, bool val)
{
 80034a6:	b480      	push	{r7}
 80034a8:	b089      	sub	sp, #36	@ 0x24
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	60f8      	str	r0, [r7, #12]
 80034ae:	60b9      	str	r1, [r7, #8]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	70fb      	strb	r3, [r7, #3]
    unsigned int idx;
    unsigned int shift;
    idx = bit / 8;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	08db      	lsrs	r3, r3, #3
 80034b8:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 80034ba:	69fa      	ldr	r2, [r7, #28]
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d228      	bcs.n	8003514 <setBit+0x6e>
        return; // TODO proper error handling: out of bounds
    uint8_t *targetByte = &data[idx];
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	4413      	add	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
    shift = bit % 8;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	617b      	str	r3, [r7, #20]
    if (val)
 80034d2:	78fb      	ldrb	r3, [r7, #3]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00d      	beq.n	80034f4 <setBit+0x4e>
        *targetByte |= (1 << shift);
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	b25a      	sxtb	r2, r3
 80034de:	2101      	movs	r1, #1
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	b25b      	sxtb	r3, r3
 80034e8:	4313      	orrs	r3, r2
 80034ea:	b25b      	sxtb	r3, r3
 80034ec:	b2da      	uxtb	r2, r3
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	701a      	strb	r2, [r3, #0]
 80034f2:	e010      	b.n	8003516 <setBit+0x70>
    else
        *targetByte &= ~(1 << shift);
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	b25a      	sxtb	r2, r3
 80034fa:	2101      	movs	r1, #1
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003502:	b25b      	sxtb	r3, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	b25b      	sxtb	r3, r3
 8003508:	4013      	ands	r3, r2
 800350a:	b25b      	sxtb	r3, r3
 800350c:	b2da      	uxtb	r2, r3
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	701a      	strb	r2, [r3, #0]
 8003512:	e000      	b.n	8003516 <setBit+0x70>
        return; // TODO proper error handling: out of bounds
 8003514:	bf00      	nop
}
 8003516:	3724      	adds	r7, #36	@ 0x24
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <getBit>:

static bool getBit(uint8_t data[], unsigned int n, unsigned int bit)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	@ 0x24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
    unsigned int idx;
    unsigned int shift;

    idx = bit / 8;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	08db      	lsrs	r3, r3, #3
 8003530:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 8003532:	69fa      	ldr	r2, [r7, #28]
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	429a      	cmp	r2, r3
 8003538:	d301      	bcc.n	800353e <getBit+0x1e>
        return false; // TODO proper error handling: out of bounds
 800353a:	2300      	movs	r3, #0
 800353c:	e013      	b.n	8003566 <getBit+0x46>
    uint8_t targetByte = data[idx];
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	4413      	add	r3, r2
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	76fb      	strb	r3, [r7, #27]
    shift = bit % 8;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f003 0307 	and.w	r3, r3, #7
 800354e:	617b      	str	r3, [r7, #20]
    return (targetByte >> shift) & 0x01;
 8003550:	7efa      	ldrb	r2, [r7, #27]
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	fa42 f303 	asr.w	r3, r2, r3
 8003558:	f003 0301 	and.w	r3, r3, #1
 800355c:	2b00      	cmp	r3, #0
 800355e:	bf14      	ite	ne
 8003560:	2301      	movne	r3, #1
 8003562:	2300      	moveq	r3, #0
 8003564:	b2db      	uxtb	r3, r3
}
 8003566:	4618      	mov	r0, r3
 8003568:	3724      	adds	r7, #36	@ 0x24
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr

08003572 <writeValueToBytes>:

static void writeValueToBytes(uint8_t data[], long val, unsigned int n)
{
 8003572:	b480      	push	{r7}
 8003574:	b087      	sub	sp, #28
 8003576:	af00      	add	r7, sp, #0
 8003578:	60f8      	str	r0, [r7, #12]
 800357a:	60b9      	str	r1, [r7, #8]
 800357c:	607a      	str	r2, [r7, #4]
    unsigned int i;
    for (i = 0; i < n; i++)
 800357e:	2300      	movs	r3, #0
 8003580:	617b      	str	r3, [r7, #20]
 8003582:	e00c      	b.n	800359e <writeValueToBytes+0x2c>
    {
        data[i] = ((val >> (i * 8)) & 0xFF);
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	68ba      	ldr	r2, [r7, #8]
 800358a:	fa42 f103 	asr.w	r1, r2, r3
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	4413      	add	r3, r2
 8003594:	b2ca      	uxtb	r2, r1
 8003596:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < n; i++)
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	3301      	adds	r3, #1
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	697a      	ldr	r2, [r7, #20]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d3ee      	bcc.n	8003584 <writeValueToBytes+0x12>
    }
}
 80035a6:	bf00      	nop
 80035a8:	bf00      	nop
 80035aa:	371c      	adds	r7, #28
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <readBytesOTP>:

static void readBytesOTP(dwDeviceTypes_t *dev, uint16_t address, uint8_t data[])
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b088      	sub	sp, #32
 80035b8:	af02      	add	r7, sp, #8
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	460b      	mov	r3, r1
 80035be:	607a      	str	r2, [r7, #4]
 80035c0:	817b      	strh	r3, [r7, #10]
    uint8_t addressBytes[LEN_OTP_ADDR];
    addressBytes[0] = (address & 0xFF);
 80035c2:	897b      	ldrh	r3, [r7, #10]
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	753b      	strb	r3, [r7, #20]
    addressBytes[1] = ((address >> 8) & 0xFF);
 80035c8:	897b      	ldrh	r3, [r7, #10]
 80035ca:	0a1b      	lsrs	r3, r3, #8
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	757b      	strb	r3, [r7, #21]
    // set address
    dwSpiWrite(dev, OTP_IF, OTP_ADDR_SUB, addressBytes, LEN_OTP_ADDR);
 80035d2:	f107 0314 	add.w	r3, r7, #20
 80035d6:	2202      	movs	r2, #2
 80035d8:	9200      	str	r2, [sp, #0]
 80035da:	2204      	movs	r2, #4
 80035dc:	212d      	movs	r1, #45	@ 0x2d
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f002 fa4c 	bl	8005a7c <dwSpiWrite>
    // switch into read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x03); // OTPRDEN | OTPREAD
 80035e4:	2303      	movs	r3, #3
 80035e6:	2206      	movs	r2, #6
 80035e8:	212d      	movs	r1, #45	@ 0x2d
 80035ea:	68f8      	ldr	r0, [r7, #12]
 80035ec:	f002 fa89 	bl	8005b02 <dwSpiWrite8>
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x01); // OTPRDEN
 80035f0:	2301      	movs	r3, #1
 80035f2:	2206      	movs	r2, #6
 80035f4:	212d      	movs	r1, #45	@ 0x2d
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f002 fa83 	bl	8005b02 <dwSpiWrite8>
    // read value/block - 4 bytes
    dwSpiRead(dev, OTP_IF, OTP_RDAT_SUB, data, LEN_OTP_RDAT);
 80035fc:	2304      	movs	r3, #4
 80035fe:	9300      	str	r3, [sp, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	220a      	movs	r2, #10
 8003604:	212d      	movs	r1, #45	@ 0x2d
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f002 f9d0 	bl	80059ac <dwSpiRead>
    // end read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x00);
 800360c:	2300      	movs	r3, #0
 800360e:	2206      	movs	r2, #6
 8003610:	212d      	movs	r1, #45	@ 0x2d
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f002 fa75 	bl	8005b02 <dwSpiWrite8>
}
 8003618:	bf00      	nop
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <dummyHandler>:

void dummyHandler(dwDeviceTypes_t *dev)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
    ;
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <dwInit>:

void dwInit(dwDeviceTypes_t *dev)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
    dev->func = &dwFunc;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a0d      	ldr	r2, [pc, #52]	@ (8003674 <dwInit+0x40>)
 8003640:	601a      	str	r2, [r3, #0]
    dev->handleSent = dummyHandler;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a0c      	ldr	r2, [pc, #48]	@ (8003678 <dwInit+0x44>)
 8003646:	639a      	str	r2, [r3, #56]	@ 0x38
	dev->handleError = dummyHandler;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a0b      	ldr	r2, [pc, #44]	@ (8003678 <dwInit+0x44>)
 800364c:	63da      	str	r2, [r3, #60]	@ 0x3c
	dev->handleReceived = dummyHandler;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a09      	ldr	r2, [pc, #36]	@ (8003678 <dwInit+0x44>)
 8003652:	641a      	str	r2, [r3, #64]	@ 0x40
	dev->handleReceiveTimeout = dummyHandler;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a08      	ldr	r2, [pc, #32]	@ (8003678 <dwInit+0x44>)
 8003658:	645a      	str	r2, [r3, #68]	@ 0x44
	dev->handleReceiveFailed = dummyHandler;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a06      	ldr	r2, [pc, #24]	@ (8003678 <dwInit+0x44>)
 800365e:	649a      	str	r2, [r3, #72]	@ 0x48
	dev->handleReceiveTimestampAvailable = dummyHandler;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a05      	ldr	r2, [pc, #20]	@ (8003678 <dwInit+0x44>)
 8003664:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	20000064 	.word	0x20000064
 8003678:	08003621 	.word	0x08003621

0800367c <dwConfigure>:

int dwConfigure(dwDeviceTypes_t *dev)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af02      	add	r7, sp, #8
 8003682:	6078      	str	r0, [r7, #4]
    dwEnableClock(dev, dwClockAuto);
 8003684:	2100      	movs	r1, #0
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 f91c 	bl	80038c4 <dwEnableClock>
    dev->func->delayms(dev, 5);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	2105      	movs	r1, #5
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	4798      	blx	r3
	dev->func->reset(dev);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	4798      	blx	r3
    dev->func->delayms(dev, 5);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	2105      	movs	r1, #5
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	4798      	blx	r3
    uint32_t deviceID = dwGetDeviceId(dev);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 f8a9 	bl	8003806 <dwGetDeviceId>
 80036b4:	60f8      	str	r0, [r7, #12]
    if (deviceID != 0xdeca0130)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	4a27      	ldr	r2, [pc, #156]	@ (8003758 <dwConfigure+0xdc>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d001      	beq.n	80036c2 <dwConfigure+0x46>
    {
        return DW_ERROR_WRONG_ID;
 80036be:	2301      	movs	r3, #1
 80036c0:	e045      	b.n	800374e <dwConfigure+0xd2>
    }

    memset(dev->networkAndAddress, 0x38, LEN_PANADR);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	3309      	adds	r3, #9
 80036c6:	2204      	movs	r2, #4
 80036c8:	2138      	movs	r1, #56	@ 0x38
 80036ca:	4618      	mov	r0, r3
 80036cc:	f007 fcc9 	bl	800b062 <memset>
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	3309      	adds	r3, #9
 80036d4:	2204      	movs	r2, #4
 80036d6:	9200      	str	r2, [sp, #0]
 80036d8:	2200      	movs	r2, #0
 80036da:	2103      	movs	r1, #3
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f002 f9cd 	bl	8005a7c <dwSpiWrite>

    memset(dev->syscfg, 0, LEN_SYS_CFG);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	330d      	adds	r3, #13
 80036e6:	2204      	movs	r2, #4
 80036e8:	2100      	movs	r1, #0
 80036ea:	4618      	mov	r0, r3
 80036ec:	f007 fcb9 	bl	800b062 <memset>
    dwSetDoubleBuffering(dev, false);
 80036f0:	2100      	movs	r1, #0
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f000 fa87 	bl	8003c06 <dwSetDoubleBuffering>
    dwSetInterruptPolarity(dev, true);
 80036f8:	2101      	movs	r1, #1
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 faa0 	bl	8003c40 <dwSetInterruptPolarity>
    dwWriteSystemConfigurationRegister(dev);
 8003700:	6878      	ldr	r0, [r7, #4]
 8003702:	f000 f981 	bl	8003a08 <dwWriteSystemConfigurationRegister>

    dwClearInterrupts(dev);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 fb62 	bl	8003dd0 <dwClearInterrupts>
    dwWriteSystemEventMaskRegister(dev);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f000 f9d0 	bl	8003ab2 <dwWriteSystemEventMaskRegister>

    dwEnableClock(dev, dwClockXti);
 8003712:	2101      	movs	r1, #1
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 f8d5 	bl	80038c4 <dwEnableClock>
    dev->func->delayms(dev, 5);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	2105      	movs	r1, #5
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	4798      	blx	r3
    dwManageLDE(dev);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 f818 	bl	800375c <dwManageLDE>
    dev->func->delayms(dev, 5);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	2105      	movs	r1, #5
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	4798      	blx	r3
    dwEnableClock(dev, dwClockPll);
 8003738:	2102      	movs	r1, #2
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f8c2 	bl	80038c4 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	2105      	movs	r1, #5
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	4798      	blx	r3
//    dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
//    dev->func->delayms(dev, 5);
    return DW_ERROR_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	deca0130 	.word	0xdeca0130

0800375c <dwManageLDE>:

void dwManageLDE(dwDeviceTypes_t *dev)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b086      	sub	sp, #24
 8003760:	af02      	add	r7, sp, #8
 8003762:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    uint8_t otpctrl[LEN_OTP_CTRL];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 8003764:	f107 030c 	add.w	r3, r7, #12
 8003768:	2204      	movs	r2, #4
 800376a:	2100      	movs	r1, #0
 800376c:	4618      	mov	r0, r3
 800376e:	f007 fc78 	bl	800b062 <memset>
    memset(otpctrl, 0, LEN_OTP_CTRL);
 8003772:	f107 0308 	add.w	r3, r7, #8
 8003776:	2202      	movs	r2, #2
 8003778:	2100      	movs	r1, #0
 800377a:	4618      	mov	r0, r3
 800377c:	f007 fc71 	bl	800b062 <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8003780:	f107 030c 	add.w	r3, r7, #12
 8003784:	2204      	movs	r2, #4
 8003786:	9200      	str	r2, [sp, #0]
 8003788:	2200      	movs	r2, #0
 800378a:	2136      	movs	r1, #54	@ 0x36
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f002 f90d 	bl	80059ac <dwSpiRead>
    dwSpiRead(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 8003792:	f107 0308 	add.w	r3, r7, #8
 8003796:	2202      	movs	r2, #2
 8003798:	9200      	str	r2, [sp, #0]
 800379a:	2206      	movs	r2, #6
 800379c:	212d      	movs	r1, #45	@ 0x2d
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f002 f904 	bl	80059ac <dwSpiRead>
    pmscctrl0[0] = 0x01;
 80037a4:	2301      	movs	r3, #1
 80037a6:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x03;
 80037a8:	2303      	movs	r3, #3
 80037aa:	737b      	strb	r3, [r7, #13]
    otpctrl[0] = 0x00;
 80037ac:	2300      	movs	r3, #0
 80037ae:	723b      	strb	r3, [r7, #8]
    otpctrl[1] = 0x80;
 80037b0:	2380      	movs	r3, #128	@ 0x80
 80037b2:	727b      	strb	r3, [r7, #9]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80037b4:	f107 030c 	add.w	r3, r7, #12
 80037b8:	2204      	movs	r2, #4
 80037ba:	9200      	str	r2, [sp, #0]
 80037bc:	2200      	movs	r2, #0
 80037be:	2136      	movs	r1, #54	@ 0x36
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f002 f95b 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 80037c6:	f107 0308 	add.w	r3, r7, #8
 80037ca:	2202      	movs	r2, #2
 80037cc:	9200      	str	r2, [sp, #0]
 80037ce:	2206      	movs	r2, #6
 80037d0:	212d      	movs	r1, #45	@ 0x2d
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f002 f952 	bl	8005a7c <dwSpiWrite>
    dev->func->delayms(dev, 5);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	2105      	movs	r1, #5
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
    pmscctrl0[0] = 0x00;
 80037e4:	2300      	movs	r3, #0
 80037e6:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x02;
 80037e8:	2302      	movs	r3, #2
 80037ea:	737b      	strb	r3, [r7, #13]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80037ec:	f107 030c 	add.w	r3, r7, #12
 80037f0:	2204      	movs	r2, #4
 80037f2:	9200      	str	r2, [sp, #0]
 80037f4:	2200      	movs	r2, #0
 80037f6:	2136      	movs	r1, #54	@ 0x36
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f002 f93f 	bl	8005a7c <dwSpiWrite>
}
 80037fe:	bf00      	nop
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <dwGetDeviceId>:

uint32_t dwGetDeviceId(dwDeviceTypes_t *dev)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b082      	sub	sp, #8
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
    return dwSpiRead32(dev, DEV_ID, 0);
 800380e:	2200      	movs	r2, #0
 8003810:	2100      	movs	r1, #0
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f002 f91d 	bl	8005a52 <dwSpiRead32>
 8003818:	4603      	mov	r3, r0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <dwEnableAllLeds>:

void dwEnableAllLeds(dwDeviceTypes_t *dev)
{
 8003822:	b580      	push	{r7, lr}
 8003824:	b084      	sub	sp, #16
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
    uint32_t reg;
    // Set all 4 GPIO in LED mode
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 800382a:	2200      	movs	r2, #0
 800382c:	2126      	movs	r1, #38	@ 0x26
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f002 f90f 	bl	8005a52 <dwSpiRead32>
 8003834:	60f8      	str	r0, [r7, #12]
    reg &= ~0x00003FC0ul;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800383c:	60fb      	str	r3, [r7, #12]
    reg |= 0x00001540ul;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f443 53aa 	orr.w	r3, r3, #5440	@ 0x1540
 8003844:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, GPIO_CTRL, GPIO_MODE_SUB, reg);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	2126      	movs	r1, #38	@ 0x26
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f002 f96f 	bl	8005b30 <dwSpiWrite32>
    reg = 0;
 8003852:	2300      	movs	r3, #0
 8003854:	60fb      	str	r3, [r7, #12]
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 8003856:	2200      	movs	r2, #0
 8003858:	2126      	movs	r1, #38	@ 0x26
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f002 f8f9 	bl	8005a52 <dwSpiRead32>
 8003860:	60f8      	str	r0, [r7, #12]
    // Enable debounce clock (used to clock the LED blinking)
    reg = dwSpiRead32(dev, PMSC, PMSC_CTRL0_SUB);
 8003862:	2200      	movs	r2, #0
 8003864:	2136      	movs	r1, #54	@ 0x36
 8003866:	6878      	ldr	r0, [r7, #4]
 8003868:	f002 f8f3 	bl	8005a52 <dwSpiRead32>
 800386c:	60f8      	str	r0, [r7, #12]
    reg |= 0x00840000ul;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f443 0304 	orr.w	r3, r3, #8650752	@ 0x840000
 8003874:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_CTRL0_SUB, reg);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	2136      	movs	r1, #54	@ 0x36
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f002 f957 	bl	8005b30 <dwSpiWrite32>

    // Enable LED blinking and set the rate
    reg = 0x00000110ul;
 8003882:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8003886:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2228      	movs	r2, #40	@ 0x28
 800388c:	2136      	movs	r1, #54	@ 0x36
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f002 f94e 	bl	8005b30 <dwSpiWrite32>

    // Trigger a manual blink of the LEDs for test
    reg |= 0x000f0000ul;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 800389a:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2228      	movs	r2, #40	@ 0x28
 80038a0:	2136      	movs	r1, #54	@ 0x36
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f002 f944 	bl	8005b30 <dwSpiWrite32>
    reg &= ~0x000f0000ul;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80038ae:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2228      	movs	r2, #40	@ 0x28
 80038b4:	2136      	movs	r1, #54	@ 0x36
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f002 f93a 	bl	8005b30 <dwSpiWrite32>
}
 80038bc:	bf00      	nop
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <dwEnableClock>:

void dwEnableClock(dwDeviceTypes_t *dev, dwClock_t clock)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af02      	add	r7, sp, #8
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	460b      	mov	r3, r1
 80038ce:	70fb      	strb	r3, [r7, #3]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 80038d0:	f107 030c 	add.w	r3, r7, #12
 80038d4:	2204      	movs	r2, #4
 80038d6:	2100      	movs	r1, #0
 80038d8:	4618      	mov	r0, r3
 80038da:	f007 fbc2 	bl	800b062 <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80038de:	f107 030c 	add.w	r3, r7, #12
 80038e2:	2204      	movs	r2, #4
 80038e4:	9200      	str	r2, [sp, #0]
 80038e6:	2200      	movs	r2, #0
 80038e8:	2136      	movs	r1, #54	@ 0x36
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f002 f85e 	bl	80059ac <dwSpiRead>
    if (clock == dwClockAuto)
 80038f0:	78fb      	ldrb	r3, [r7, #3]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10d      	bne.n	8003912 <dwEnableClock+0x4e>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	2100      	movs	r1, #0
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	4798      	blx	r3
        pmscctrl0[0] = dwClockAuto;
 8003902:	2300      	movs	r3, #0
 8003904:	733b      	strb	r3, [r7, #12]
        pmscctrl0[1] &= 0xFE;
 8003906:	7b7b      	ldrb	r3, [r7, #13]
 8003908:	f023 0301 	bic.w	r3, r3, #1
 800390c:	b2db      	uxtb	r3, r3
 800390e:	737b      	strb	r3, [r7, #13]
 8003910:	e026      	b.n	8003960 <dwEnableClock+0x9c>
    }
    else if (clock == dwClockXti)
 8003912:	78fb      	ldrb	r3, [r7, #3]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d110      	bne.n	800393a <dwEnableClock+0x76>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	2100      	movs	r1, #0
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 8003924:	7b3b      	ldrb	r3, [r7, #12]
 8003926:	f023 0303 	bic.w	r3, r3, #3
 800392a:	b2db      	uxtb	r3, r3
 800392c:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockXti;
 800392e:	7b3b      	ldrb	r3, [r7, #12]
 8003930:	f043 0301 	orr.w	r3, r3, #1
 8003934:	b2db      	uxtb	r3, r3
 8003936:	733b      	strb	r3, [r7, #12]
 8003938:	e012      	b.n	8003960 <dwEnableClock+0x9c>
    }
    else if (clock == dwClockPll)
 800393a:	78fb      	ldrb	r3, [r7, #3]
 800393c:	2b02      	cmp	r3, #2
 800393e:	d10f      	bne.n	8003960 <dwEnableClock+0x9c>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	2101      	movs	r1, #1
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 800394c:	7b3b      	ldrb	r3, [r7, #12]
 800394e:	f023 0303 	bic.w	r3, r3, #3
 8003952:	b2db      	uxtb	r3, r3
 8003954:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockPll;
 8003956:	7b3b      	ldrb	r3, [r7, #12]
 8003958:	f043 0302 	orr.w	r3, r3, #2
 800395c:	b2db      	uxtb	r3, r3
 800395e:	733b      	strb	r3, [r7, #12]
    }
    else
    {
        // TODO deliver proper warning
    }
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, 1);
 8003960:	f107 030c 	add.w	r3, r7, #12
 8003964:	2201      	movs	r2, #1
 8003966:	9200      	str	r2, [sp, #0]
 8003968:	2200      	movs	r2, #0
 800396a:	2136      	movs	r1, #54	@ 0x36
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f002 f885 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8003972:	f107 030c 	add.w	r3, r7, #12
 8003976:	2204      	movs	r2, #4
 8003978:	9200      	str	r2, [sp, #0]
 800397a:	2200      	movs	r2, #0
 800397c:	2136      	movs	r1, #54	@ 0x36
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f002 f87c 	bl	8005a7c <dwSpiWrite>
}
 8003984:	bf00      	nop
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}

0800398c <dwRxSoftReset>:
/**
    Reset the receiver. Needed after errors or timeouts.
    From the DW1000 User Manual, v2.13 page 35: "Due to an issue in the re-initialisation of the receiver, it is necessary to apply a receiver reset after certain receiver error or timeout events (i.e. RXPHE (PHY Header Error), RXRFSL (Reed Solomon error), RXRFTO (Frame wait timeout), etc.). This ensures that the next good frame will have correctly calculated timestamp. It is not necessary to do this in the cases of RXPTO (Preamble detection Timeout) and RXSFDTO (SFD timeout). For details on how to apply a receiver-only reset see SOFTRESET field of Sub- Register 0x36:00  PMSC_CTRL0."
 */
void dwRxSoftReset(dwDeviceTypes_t *dev)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af02      	add	r7, sp, #8
 8003992:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8003994:	f107 030c 	add.w	r3, r7, #12
 8003998:	2204      	movs	r2, #4
 800399a:	9200      	str	r2, [sp, #0]
 800399c:	2200      	movs	r2, #0
 800399e:	2136      	movs	r1, #54	@ 0x36
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f002 f803 	bl	80059ac <dwSpiRead>
    pmscctrl0[3] = pmscctrl0[3] & 0xEF;
 80039a6:	7bfb      	ldrb	r3, [r7, #15]
 80039a8:	f023 0310 	bic.w	r3, r3, #16
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80039b0:	f107 030c 	add.w	r3, r7, #12
 80039b4:	2204      	movs	r2, #4
 80039b6:	9200      	str	r2, [sp, #0]
 80039b8:	2200      	movs	r2, #0
 80039ba:	2136      	movs	r1, #54	@ 0x36
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f002 f85d 	bl	8005a7c <dwSpiWrite>
    pmscctrl0[3] = pmscctrl0[3] | 0x10;
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
 80039c4:	f043 0310 	orr.w	r3, r3, #16
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80039cc:	f107 030c 	add.w	r3, r7, #12
 80039d0:	2204      	movs	r2, #4
 80039d2:	9200      	str	r2, [sp, #0]
 80039d4:	2200      	movs	r2, #0
 80039d6:	2136      	movs	r1, #54	@ 0x36
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f002 f84f 	bl	8005a7c <dwSpiWrite>
}
 80039de:	bf00      	nop
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <dwReadSystemConfigurationRegister>:

/* ###########################################################################
 * #### DW1000 register read/write ###########################################
 * ######################################################################### */
void dwReadSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b084      	sub	sp, #16
 80039ea:	af02      	add	r7, sp, #8
 80039ec:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	330d      	adds	r3, #13
 80039f2:	2204      	movs	r2, #4
 80039f4:	9200      	str	r2, [sp, #0]
 80039f6:	2200      	movs	r2, #0
 80039f8:	2104      	movs	r1, #4
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f001 ffd6 	bl	80059ac <dwSpiRead>
}
 8003a00:	bf00      	nop
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <dwWriteSystemConfigurationRegister>:

void dwWriteSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af02      	add	r7, sp, #8
 8003a0e:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	330d      	adds	r3, #13
 8003a14:	2204      	movs	r2, #4
 8003a16:	9200      	str	r2, [sp, #0]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	2104      	movs	r1, #4
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f002 f82d 	bl	8005a7c <dwSpiWrite>
}
 8003a22:	bf00      	nop
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <dwReadSystemEventStatusRegister>:

void dwReadSystemEventStatusRegister(dwDeviceTypes_t *dev)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b084      	sub	sp, #16
 8003a2e:	af02      	add	r7, sp, #8
 8003a30:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_STATUS, NO_SUB, dev->sysstatus, LEN_SYS_STATUS);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	3319      	adds	r3, #25
 8003a36:	2205      	movs	r2, #5
 8003a38:	9200      	str	r2, [sp, #0]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	210f      	movs	r1, #15
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f001 ffb4 	bl	80059ac <dwSpiRead>
}
 8003a44:	bf00      	nop
 8003a46:	3708      	adds	r7, #8
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <dwReadNetworkIdAndDeviceAddress>:

void dwReadNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af02      	add	r7, sp, #8
 8003a52:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	3309      	adds	r3, #9
 8003a58:	2204      	movs	r2, #4
 8003a5a:	9200      	str	r2, [sp, #0]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	2103      	movs	r1, #3
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f001 ffa3 	bl	80059ac <dwSpiRead>
}
 8003a66:	bf00      	nop
 8003a68:	3708      	adds	r7, #8
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <dwWriteNetworkIdAndDeviceAddress>:

void dwWriteNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b084      	sub	sp, #16
 8003a72:	af02      	add	r7, sp, #8
 8003a74:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	3309      	adds	r3, #9
 8003a7a:	2204      	movs	r2, #4
 8003a7c:	9200      	str	r2, [sp, #0]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	2103      	movs	r1, #3
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f001 fffa 	bl	8005a7c <dwSpiWrite>
}
 8003a88:	bf00      	nop
 8003a8a:	3708      	adds	r7, #8
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <dwReadSystemEventMaskRegister>:

void dwReadSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af02      	add	r7, sp, #8
 8003a96:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3311      	adds	r3, #17
 8003a9c:	2204      	movs	r2, #4
 8003a9e:	9200      	str	r2, [sp, #0]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	210e      	movs	r1, #14
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f001 ff81 	bl	80059ac <dwSpiRead>
}
 8003aaa:	bf00      	nop
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <dwWriteSystemEventMaskRegister>:

void dwWriteSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 8003ab2:	b580      	push	{r7, lr}
 8003ab4:	b084      	sub	sp, #16
 8003ab6:	af02      	add	r7, sp, #8
 8003ab8:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	3311      	adds	r3, #17
 8003abe:	2204      	movs	r2, #4
 8003ac0:	9200      	str	r2, [sp, #0]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	210e      	movs	r1, #14
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f001 ffd8 	bl	8005a7c <dwSpiWrite>
}
 8003acc:	bf00      	nop
 8003ace:	3708      	adds	r7, #8
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}

08003ad4 <dwReadChannelControlRegister>:

void dwReadChannelControlRegister(dwDeviceTypes_t *dev)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af02      	add	r7, sp, #8
 8003ada:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	3315      	adds	r3, #21
 8003ae0:	2204      	movs	r2, #4
 8003ae2:	9200      	str	r2, [sp, #0]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	211f      	movs	r1, #31
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f001 ff5f 	bl	80059ac <dwSpiRead>
}
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <dwWriteChannelControlRegister>:

void dwWriteChannelControlRegister(dwDeviceTypes_t *dev)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b084      	sub	sp, #16
 8003afa:	af02      	add	r7, sp, #8
 8003afc:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3315      	adds	r3, #21
 8003b02:	2204      	movs	r2, #4
 8003b04:	9200      	str	r2, [sp, #0]
 8003b06:	2200      	movs	r2, #0
 8003b08:	211f      	movs	r1, #31
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f001 ffb6 	bl	8005a7c <dwSpiWrite>
}
 8003b10:	bf00      	nop
 8003b12:	3708      	adds	r7, #8
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <dwReadTransmitFrameControlRegister>:

void dwReadTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af02      	add	r7, sp, #8
 8003b1e:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	331e      	adds	r3, #30
 8003b24:	2205      	movs	r2, #5
 8003b26:	9200      	str	r2, [sp, #0]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	2108      	movs	r1, #8
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f001 ff3d 	bl	80059ac <dwSpiRead>
}
 8003b32:	bf00      	nop
 8003b34:	3708      	adds	r7, #8
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}

08003b3a <dwWriteTransmitFrameControlRegister>:

void dwWriteTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b084      	sub	sp, #16
 8003b3e:	af02      	add	r7, sp, #8
 8003b40:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	331e      	adds	r3, #30
 8003b46:	2205      	movs	r2, #5
 8003b48:	9200      	str	r2, [sp, #0]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	2108      	movs	r1, #8
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f001 ff94 	bl	8005a7c <dwSpiWrite>
}
 8003b54:	bf00      	nop
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <dwSetReceiveWaitTimeout>:

/******************************************************************/

void dwSetReceiveWaitTimeout(dwDeviceTypes_t *dev, uint16_t timeout)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af02      	add	r7, sp, #8
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	460b      	mov	r3, r1
 8003b66:	807b      	strh	r3, [r7, #2]
    dwSpiWrite(dev, RX_FWTO, NO_SUB, &timeout, 2);
 8003b68:	1cbb      	adds	r3, r7, #2
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	9200      	str	r2, [sp, #0]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	210c      	movs	r1, #12
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f001 ff82 	bl	8005a7c <dwSpiWrite>
    setBit(dev->syscfg, LEN_SYS_CFG, RXWTOE_BIT, timeout != 0);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f103 000d 	add.w	r0, r3, #13
 8003b7e:	887b      	ldrh	r3, [r7, #2]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	bf14      	ite	ne
 8003b84:	2301      	movne	r3, #1
 8003b86:	2300      	moveq	r3, #0
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	221c      	movs	r2, #28
 8003b8c:	2104      	movs	r1, #4
 8003b8e:	f7ff fc8a 	bl	80034a6 <setBit>
}
 8003b92:	bf00      	nop
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <dwSetFrameFilter>:

void dwSetFrameFilter(dwDeviceTypes_t *dev, bool val)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b082      	sub	sp, #8
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFEN_BIT, val);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f103 000d 	add.w	r0, r3, #13
 8003bac:	78fb      	ldrb	r3, [r7, #3]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	2104      	movs	r1, #4
 8003bb2:	f7ff fc78 	bl	80034a6 <setBit>
}
 8003bb6:	bf00      	nop
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <dwSetFrameFilterAllowData>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAB_BIT, val);
}

void dwSetFrameFilterAllowData(dwDeviceTypes_t *dev, bool val)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b082      	sub	sp, #8
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAD_BIT, val);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	f103 000d 	add.w	r0, r3, #13
 8003bd0:	78fb      	ldrb	r3, [r7, #3]
 8003bd2:	2203      	movs	r2, #3
 8003bd4:	2104      	movs	r1, #4
 8003bd6:	f7ff fc66 	bl	80034a6 <setBit>
}
 8003bda:	bf00      	nop
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <dwSetFrameFilterAllowReserved>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAM_BIT, val);
}

void dwSetFrameFilterAllowReserved(dwDeviceTypes_t *dev, bool val)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b082      	sub	sp, #8
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
 8003bea:	460b      	mov	r3, r1
 8003bec:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAR_BIT, val);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f103 000d 	add.w	r0, r3, #13
 8003bf4:	78fb      	ldrb	r3, [r7, #3]
 8003bf6:	2206      	movs	r2, #6
 8003bf8:	2104      	movs	r1, #4
 8003bfa:	f7ff fc54 	bl	80034a6 <setBit>
}
 8003bfe:	bf00      	nop
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <dwSetDoubleBuffering>:

void dwSetDoubleBuffering(dwDeviceTypes_t *dev, bool val)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
 8003c0e:	460b      	mov	r3, r1
 8003c10:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_DRXB_BIT, !val);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f103 000d 	add.w	r0, r3, #13
 8003c18:	78fb      	ldrb	r3, [r7, #3]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	bf14      	ite	ne
 8003c1e:	2301      	movne	r3, #1
 8003c20:	2300      	moveq	r3, #0
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	f083 0301 	eor.w	r3, r3, #1
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	f003 0301 	and.w	r3, r3, #1
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	220c      	movs	r2, #12
 8003c32:	2104      	movs	r1, #4
 8003c34:	f7ff fc37 	bl	80034a6 <setBit>
}
 8003c38:	bf00      	nop
 8003c3a:	3708      	adds	r7, #8
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <dwSetInterruptPolarity>:

void dwSetInterruptPolarity(dwDeviceTypes_t *dev, bool val)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	460b      	mov	r3, r1
 8003c4a:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, HIRQ_POL_BIT, val);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f103 000d 	add.w	r0, r3, #13
 8003c52:	78fb      	ldrb	r3, [r7, #3]
 8003c54:	2209      	movs	r2, #9
 8003c56:	2104      	movs	r1, #4
 8003c58:	f7ff fc25 	bl	80034a6 <setBit>
}
 8003c5c:	bf00      	nop
 8003c5e:	3708      	adds	r7, #8
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <dwSetReceiverAutoReenable>:

void dwSetReceiverAutoReenable(dwDeviceTypes_t *dev, bool val)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, RXAUTR_BIT, val);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f103 000d 	add.w	r0, r3, #13
 8003c76:	78fb      	ldrb	r3, [r7, #3]
 8003c78:	221d      	movs	r2, #29
 8003c7a:	2104      	movs	r1, #4
 8003c7c:	f7ff fc13 	bl	80034a6 <setBit>
}
 8003c80:	bf00      	nop
 8003c82:	3708      	adds	r7, #8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <dwInterruptOnSent>:

void dwInterruptOnSent(dwDeviceTypes_t *dev, bool val)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	460b      	mov	r3, r1
 8003c92:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, TXFRS_BIT, val);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f103 0011 	add.w	r0, r3, #17
 8003c9a:	78fb      	ldrb	r3, [r7, #3]
 8003c9c:	2207      	movs	r2, #7
 8003c9e:	2104      	movs	r1, #4
 8003ca0:	f7ff fc01 	bl	80034a6 <setBit>
}
 8003ca4:	bf00      	nop
 8003ca6:	3708      	adds	r7, #8
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <dwInterruptOnReceived>:

void dwInterruptOnReceived(dwDeviceTypes_t *dev, bool val)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXDFR_BIT, val);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f103 0011 	add.w	r0, r3, #17
 8003cbe:	78fb      	ldrb	r3, [r7, #3]
 8003cc0:	220d      	movs	r2, #13
 8003cc2:	2104      	movs	r1, #4
 8003cc4:	f7ff fbef 	bl	80034a6 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXFCG_BIT, val);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f103 0011 	add.w	r0, r3, #17
 8003cce:	78fb      	ldrb	r3, [r7, #3]
 8003cd0:	220e      	movs	r2, #14
 8003cd2:	2104      	movs	r1, #4
 8003cd4:	f7ff fbe7 	bl	80034a6 <setBit>
}
 8003cd8:	bf00      	nop
 8003cda:	3708      	adds	r7, #8
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <dwInterruptOnReceiveFailed>:

void dwInterruptOnReceiveFailed(dwDeviceTypes_t *dev, bool val)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_STATUS, LDEERR_BIT, val);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f103 0011 	add.w	r0, r3, #17
 8003cf2:	78fb      	ldrb	r3, [r7, #3]
 8003cf4:	2212      	movs	r2, #18
 8003cf6:	2105      	movs	r1, #5
 8003cf8:	f7ff fbd5 	bl	80034a6 <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXFCE_BIT, val);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f103 0011 	add.w	r0, r3, #17
 8003d02:	78fb      	ldrb	r3, [r7, #3]
 8003d04:	220f      	movs	r2, #15
 8003d06:	2105      	movs	r1, #5
 8003d08:	f7ff fbcd 	bl	80034a6 <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXPHE_BIT, val);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	f103 0011 	add.w	r0, r3, #17
 8003d12:	78fb      	ldrb	r3, [r7, #3]
 8003d14:	220c      	movs	r2, #12
 8003d16:	2105      	movs	r1, #5
 8003d18:	f7ff fbc5 	bl	80034a6 <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXRFSL_BIT, val);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f103 0011 	add.w	r0, r3, #17
 8003d22:	78fb      	ldrb	r3, [r7, #3]
 8003d24:	2210      	movs	r2, #16
 8003d26:	2105      	movs	r1, #5
 8003d28:	f7ff fbbd 	bl	80034a6 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXSFDTO_BIT, val);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f103 0011 	add.w	r0, r3, #17
 8003d32:	78fb      	ldrb	r3, [r7, #3]
 8003d34:	221a      	movs	r2, #26
 8003d36:	2104      	movs	r1, #4
 8003d38:	f7ff fbb5 	bl	80034a6 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, AFFREJ_BIT, val);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f103 0011 	add.w	r0, r3, #17
 8003d42:	78fb      	ldrb	r3, [r7, #3]
 8003d44:	221d      	movs	r2, #29
 8003d46:	2104      	movs	r1, #4
 8003d48:	f7ff fbad 	bl	80034a6 <setBit>
}
 8003d4c:	bf00      	nop
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <dwInterruptOnReceiveTimeout>:

void dwInterruptOnReceiveTimeout(dwDeviceTypes_t *dev, bool val)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b082      	sub	sp, #8
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXRFTO_BIT, val);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f103 0011 	add.w	r0, r3, #17
 8003d66:	78fb      	ldrb	r3, [r7, #3]
 8003d68:	2211      	movs	r2, #17
 8003d6a:	2104      	movs	r1, #4
 8003d6c:	f7ff fb9b 	bl	80034a6 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXPTO_BIT, val);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	f103 0011 	add.w	r0, r3, #17
 8003d76:	78fb      	ldrb	r3, [r7, #3]
 8003d78:	2215      	movs	r2, #21
 8003d7a:	2104      	movs	r1, #4
 8003d7c:	f7ff fb93 	bl	80034a6 <setBit>
}
 8003d80:	bf00      	nop
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <dwInterruptOnReceiveTimestampAvailable>:

void dwInterruptOnReceiveTimestampAvailable(dwDeviceTypes_t *dev, bool val)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	460b      	mov	r3, r1
 8003d92:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, LDEDONE_BIT, val);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f103 0011 	add.w	r0, r3, #17
 8003d9a:	78fb      	ldrb	r3, [r7, #3]
 8003d9c:	220a      	movs	r2, #10
 8003d9e:	2104      	movs	r1, #4
 8003da0:	f7ff fb81 	bl	80034a6 <setBit>
}
 8003da4:	bf00      	nop
 8003da6:	3708      	adds	r7, #8
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <dwInterruptOnAutomaticAcknowledgeTrigger>:

void dwInterruptOnAutomaticAcknowledgeTrigger(dwDeviceTypes_t *dev, bool val)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	460b      	mov	r3, r1
 8003db6:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, AAT_BIT, val);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f103 0011 	add.w	r0, r3, #17
 8003dbe:	78fb      	ldrb	r3, [r7, #3]
 8003dc0:	2203      	movs	r2, #3
 8003dc2:	2104      	movs	r1, #4
 8003dc4:	f7ff fb6f 	bl	80034a6 <setBit>
}
 8003dc8:	bf00      	nop
 8003dca:	3708      	adds	r7, #8
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <dwClearInterrupts>:

void dwClearInterrupts(dwDeviceTypes_t *dev)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b082      	sub	sp, #8
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
    memset(dev->sysmask, 0, LEN_SYS_MASK);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	3311      	adds	r3, #17
 8003ddc:	2204      	movs	r2, #4
 8003dde:	2100      	movs	r1, #0
 8003de0:	4618      	mov	r0, r3
 8003de2:	f007 f93e 	bl	800b062 <memset>
}
 8003de6:	bf00      	nop
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <dwIdle>:

void dwIdle(dwDeviceTypes_t *dev)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b084      	sub	sp, #16
 8003df2:	af02      	add	r7, sp, #8
 8003df4:	6078      	str	r0, [r7, #4]
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	3304      	adds	r3, #4
 8003dfa:	2204      	movs	r2, #4
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f007 f92f 	bl	800b062 <memset>
    dev->sysctrl[0] |= 1 << TRXOFF_BIT;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	791b      	ldrb	r3, [r3, #4]
 8003e08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	711a      	strb	r2, [r3, #4]
    dev->deviceMode = IDLE_MODE;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2200      	movs	r2, #0
 8003e16:	721a      	strb	r2, [r3, #8]
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3304      	adds	r3, #4
 8003e1c:	2204      	movs	r2, #4
 8003e1e:	9200      	str	r2, [sp, #0]
 8003e20:	2200      	movs	r2, #0
 8003e22:	210d      	movs	r1, #13
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f001 fe29 	bl	8005a7c <dwSpiWrite>
}
 8003e2a:	bf00      	nop
 8003e2c:	3708      	adds	r7, #8
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}

08003e32 <dwNewReceive>:

void dwNewReceive(dwDeviceTypes_t *dev)
{
 8003e32:	b580      	push	{r7, lr}
 8003e34:	b082      	sub	sp, #8
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 8003e3a:	6878      	ldr	r0, [r7, #4]
 8003e3c:	f7ff ffd7 	bl	8003dee <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	3304      	adds	r3, #4
 8003e44:	2204      	movs	r2, #4
 8003e46:	2100      	movs	r1, #0
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f007 f90a 	bl	800b062 <memset>
    dwClearReceiveStatus(dev);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 fdfc 	bl	8004a4c <dwClearReceiveStatus>
    dev->deviceMode = RX_MODE;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	721a      	strb	r2, [r3, #8]
}
 8003e5a:	bf00      	nop
 8003e5c:	3708      	adds	r7, #8
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}

08003e62 <dwStartReceive>:

void dwStartReceive(dwDeviceTypes_t *dev)
{
 8003e62:	b580      	push	{r7, lr}
 8003e64:	b084      	sub	sp, #16
 8003e66:	af02      	add	r7, sp, #8
 8003e68:	6078      	str	r0, [r7, #4]
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	1d18      	adds	r0, r3, #4
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	bf14      	ite	ne
 8003e78:	2301      	movne	r3, #1
 8003e7a:	2300      	moveq	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	f083 0301 	eor.w	r3, r3, #1
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	2104      	movs	r1, #4
 8003e8e:	f7ff fb0a 	bl	80034a6 <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, RXENAB_BIT, true);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	1d18      	adds	r0, r3, #4
 8003e96:	2301      	movs	r3, #1
 8003e98:	2208      	movs	r2, #8
 8003e9a:	2104      	movs	r1, #4
 8003e9c:	f7ff fb03 	bl	80034a6 <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	3304      	adds	r3, #4
 8003ea4:	2204      	movs	r2, #4
 8003ea6:	9200      	str	r2, [sp, #0]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	210d      	movs	r1, #13
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f001 fde5 	bl	8005a7c <dwSpiWrite>
}
 8003eb2:	bf00      	nop
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <dwNewTransmit>:

void dwNewTransmit(dwDeviceTypes_t *dev)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b082      	sub	sp, #8
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff ff93 	bl	8003dee <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	3304      	adds	r3, #4
 8003ecc:	2204      	movs	r2, #4
 8003ece:	2100      	movs	r1, #0
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f007 f8c6 	bl	800b062 <memset>
    dwClearTransmitStatus(dev);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 fdca 	bl	8004a70 <dwClearTransmitStatus>
    dev->deviceMode = TX_MODE;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	721a      	strb	r2, [r3, #8]
}
 8003ee2:	bf00      	nop
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}

08003eea <dwStartTransmit>:

void dwStartTransmit(dwDeviceTypes_t *dev, bool isTxDelay)
{
 8003eea:	b580      	push	{r7, lr}
 8003eec:	b084      	sub	sp, #16
 8003eee:	af02      	add	r7, sp, #8
 8003ef0:	6078      	str	r0, [r7, #4]
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	70fb      	strb	r3, [r7, #3]
    dwWriteTransmitFrameControlRegister(dev);
 8003ef6:	6878      	ldr	r0, [r7, #4]
 8003ef8:	f7ff fe1f 	bl	8003b3a <dwWriteTransmitFrameControlRegister>
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	1d18      	adds	r0, r3, #4
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	bf14      	ite	ne
 8003f0a:	2301      	movne	r3, #1
 8003f0c:	2300      	moveq	r3, #0
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	f083 0301 	eor.w	r3, r3, #1
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	2104      	movs	r1, #4
 8003f20:	f7ff fac1 	bl	80034a6 <setBit>
    if (isTxDelay)
 8003f24:	78fb      	ldrb	r3, [r7, #3]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d006      	beq.n	8003f38 <dwStartTransmit+0x4e>
    	setBit(dev->sysctrl, LEN_SYS_CTRL, TXDLYS_BIT, true);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	1d18      	adds	r0, r3, #4
 8003f2e:	2301      	movs	r3, #1
 8003f30:	2202      	movs	r2, #2
 8003f32:	2104      	movs	r1, #4
 8003f34:	f7ff fab7 	bl	80034a6 <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, TXSTRT_BIT, true);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	1d18      	adds	r0, r3, #4
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	2201      	movs	r2, #1
 8003f40:	2104      	movs	r1, #4
 8003f42:	f7ff fab0 	bl	80034a6 <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	3304      	adds	r3, #4
 8003f4a:	2204      	movs	r2, #4
 8003f4c:	9200      	str	r2, [sp, #0]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	210d      	movs	r1, #13
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f001 fd92 	bl	8005a7c <dwSpiWrite>
    if (dev->permanentReceive)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d00d      	beq.n	8003f7e <dwStartTransmit+0x94>
    {
        memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	3304      	adds	r3, #4
 8003f66:	2204      	movs	r2, #4
 8003f68:	2100      	movs	r1, #0
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f007 f879 	bl	800b062 <memset>
        dev->deviceMode = RX_MODE;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	721a      	strb	r2, [r3, #8]
        dwStartReceive(dev);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f7ff ff73 	bl	8003e62 <dwStartReceive>
    }
    else
    {
        dev->deviceMode = IDLE_MODE;
    }
}
 8003f7c:	e00b      	b.n	8003f96 <dwStartTransmit+0xac>
    else if (dev->wait4resp)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d003      	beq.n	8003f90 <dwStartTransmit+0xa6>
        dev->deviceMode = RX_MODE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	721a      	strb	r2, [r3, #8]
}
 8003f8e:	e002      	b.n	8003f96 <dwStartTransmit+0xac>
        dev->deviceMode = IDLE_MODE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	721a      	strb	r2, [r3, #8]
}
 8003f96:	bf00      	nop
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <dwNewConfiguration>:

void dwNewConfiguration(dwDeviceTypes_t *dev)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7ff ff21 	bl	8003dee <dwIdle>
    dwReadNetworkIdAndDeviceAddress(dev);
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f7ff fd4d 	bl	8003a4c <dwReadNetworkIdAndDeviceAddress>
    dwReadSystemConfigurationRegister(dev);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7ff fd17 	bl	80039e6 <dwReadSystemConfigurationRegister>
    dwReadChannelControlRegister(dev);
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f7ff fd8b 	bl	8003ad4 <dwReadChannelControlRegister>
    dwReadTransmitFrameControlRegister(dev);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7ff fdaa 	bl	8003b18 <dwReadTransmitFrameControlRegister>
    dwReadSystemEventMaskRegister(dev);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f7ff fd63 	bl	8003a90 <dwReadSystemEventMaskRegister>
}
 8003fca:	bf00      	nop
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <dwCommitConfiguration>:

void dwCommitConfiguration(dwDeviceTypes_t *dev)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b084      	sub	sp, #16
 8003fd6:	af02      	add	r7, sp, #8
 8003fd8:	6078      	str	r0, [r7, #4]
    // write all configurations back to device
    dwWriteNetworkIdAndDeviceAddress(dev);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f7ff fd47 	bl	8003a6e <dwWriteNetworkIdAndDeviceAddress>
    dwWriteSystemConfigurationRegister(dev);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f7ff fd11 	bl	8003a08 <dwWriteSystemConfigurationRegister>
    dwWriteChannelControlRegister(dev);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f7ff fd85 	bl	8003af6 <dwWriteChannelControlRegister>
    dwWriteTransmitFrameControlRegister(dev);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f7ff fda4 	bl	8003b3a <dwWriteTransmitFrameControlRegister>
    dwWriteSystemEventMaskRegister(dev);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7ff fd5d 	bl	8003ab2 <dwWriteSystemEventMaskRegister>
    // tune according to configuration
    dwTune(dev);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 fe1d 	bl	8004c38 <dwTune>
    // uint8_t antennaDelayBytes[LEN_STAMP];
    // writeValueToBytes(antennaDelayBytes, 16384, LEN_STAMP);
    // dev->antennaDelay.setTimestamp(antennaDelayBytes);
    // dwSpiRead(dev, TX_ANTD, NO_SUB, antennaDelayBytes, LEN_TX_ANTD);
    // dwSpiRead(dev, LDE_IF, LDE_RXANTD_SUB, antennaDelayBytes, LEN_LDE_RXANTD);
    dwSpiWrite(dev, TX_ANTD, NO_SUB, dev->antennaDelay.timeRaw, LEN_TX_ANTD);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3330      	adds	r3, #48	@ 0x30
 8004002:	2202      	movs	r2, #2
 8004004:	9200      	str	r2, [sp, #0]
 8004006:	2200      	movs	r2, #0
 8004008:	2118      	movs	r1, #24
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f001 fd36 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_RXANTD_SUB, dev->antennaDelay.timeRaw, LEN_LDE_RXANTD);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3330      	adds	r3, #48	@ 0x30
 8004014:	2202      	movs	r2, #2
 8004016:	9200      	str	r2, [sp, #0]
 8004018:	f641 0204 	movw	r2, #6148	@ 0x1804
 800401c:	212e      	movs	r1, #46	@ 0x2e
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f001 fd2c 	bl	8005a7c <dwSpiWrite>
}
 8004024:	bf00      	nop
 8004026:	3708      	adds	r7, #8
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <dwSuppressFrameCheck>:
    dev->wait4resp = val;
    setBit(dev->sysctrl, LEN_SYS_CTRL, WAIT4RESP_BIT, val);
}

void dwSuppressFrameCheck(dwDeviceTypes_t *dev, bool val)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
 8004034:	460b      	mov	r3, r1
 8004036:	70fb      	strb	r3, [r7, #3]
    dev->frameCheck = !val;
 8004038:	78fb      	ldrb	r3, [r7, #3]
 800403a:	2b00      	cmp	r3, #0
 800403c:	bf14      	ite	ne
 800403e:	2301      	movne	r3, #1
 8004040:	2300      	moveq	r3, #0
 8004042:	b2db      	uxtb	r3, r3
 8004044:	f083 0301 	eor.w	r3, r3, #1
 8004048:	b2db      	uxtb	r3, r3
 800404a:	f003 0301 	and.w	r3, r3, #1
 800404e:	b2da      	uxtb	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
}
 8004056:	bf00      	nop
 8004058:	370c      	adds	r7, #12
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr

08004062 <dwUseSmartPower>:

void dwUseSmartPower(dwDeviceTypes_t *dev, bool smartPower)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b082      	sub	sp, #8
 8004066:	af00      	add	r7, sp, #0
 8004068:	6078      	str	r0, [r7, #4]
 800406a:	460b      	mov	r3, r1
 800406c:	70fb      	strb	r3, [r7, #3]
    dev->smartPower = smartPower;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	78fa      	ldrb	r2, [r7, #3]
 8004072:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_STXP_BIT, !smartPower);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f103 000d 	add.w	r0, r3, #13
 800407c:	78fb      	ldrb	r3, [r7, #3]
 800407e:	2b00      	cmp	r3, #0
 8004080:	bf14      	ite	ne
 8004082:	2301      	movne	r3, #1
 8004084:	2300      	moveq	r3, #0
 8004086:	b2db      	uxtb	r3, r3
 8004088:	f083 0301 	eor.w	r3, r3, #1
 800408c:	b2db      	uxtb	r3, r3
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2212      	movs	r2, #18
 8004096:	2104      	movs	r1, #4
 8004098:	f7ff fa05 	bl	80034a6 <setBit>
}
 800409c:	bf00      	nop
 800409e:	3708      	adds	r7, #8
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <dwSetTxDelay>:
    futureTime.timeFull += dev->antennaDelay.timeFull;
    return futureTime;
}

uint64_t dwSetTxDelay(dwDeviceTypes_t *dev, uint64_t delay)
{
 80040a4:	b5b0      	push	{r4, r5, r7, lr}
 80040a6:	b08a      	sub	sp, #40	@ 0x28
 80040a8:	af02      	add	r7, sp, #8
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	e9c7 2300 	strd	r2, r3, [r7]
	uint8_t delayBytes[5];
	dwTimestamp_t timeTx;
	dwGetSystemTimestamp(dev, &timeTx);
 80040b0:	f107 0310 	add.w	r3, r7, #16
 80040b4:	4619      	mov	r1, r3
 80040b6:	68f8      	ldr	r0, [r7, #12]
 80040b8:	f000 fbf6 	bl	80048a8 <dwGetSystemTimestamp>
	timeTx.timeFull += delay;
 80040bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80040c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040c4:	1884      	adds	r4, r0, r2
 80040c6:	eb41 0503 	adc.w	r5, r1, r3
 80040ca:	e9c7 4504 	strd	r4, r5, [r7, #16]
	memcpy(delayBytes, timeTx.timeRaw, sizeof(timeTx.timeRaw));
 80040ce:	f107 0318 	add.w	r3, r7, #24
 80040d2:	f107 0210 	add.w	r2, r7, #16
 80040d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80040da:	6018      	str	r0, [r3, #0]
 80040dc:	3304      	adds	r3, #4
 80040de:	7019      	strb	r1, [r3, #0]
    delayBytes[0] = 0;
 80040e0:	2300      	movs	r3, #0
 80040e2:	763b      	strb	r3, [r7, #24]
    delayBytes[1] &= 0xFE;
 80040e4:	7e7b      	ldrb	r3, [r7, #25]
 80040e6:	f023 0301 	bic.w	r3, r3, #1
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	767b      	strb	r3, [r7, #25]
    dwSpiWrite(dev, DX_TIME, NO_SUB, delayBytes, LEN_DX_TIME);
 80040ee:	f107 0318 	add.w	r3, r7, #24
 80040f2:	2205      	movs	r2, #5
 80040f4:	9200      	str	r2, [sp, #0]
 80040f6:	2200      	movs	r2, #0
 80040f8:	210a      	movs	r1, #10
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	f001 fcbe 	bl	8005a7c <dwSpiWrite>
    memcpy(timeTx.timeRaw, delayBytes, sizeof(delayBytes));
 8004100:	f107 0310 	add.w	r3, r7, #16
 8004104:	f107 0218 	add.w	r2, r7, #24
 8004108:	e892 0003 	ldmia.w	r2, {r0, r1}
 800410c:	6018      	str	r0, [r3, #0]
 800410e:	3304      	adds	r3, #4
 8004110:	7019      	strb	r1, [r3, #0]
    return timeTx.timeFull;
 8004112:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8004116:	4610      	mov	r0, r2
 8004118:	4619      	mov	r1, r3
 800411a:	3720      	adds	r7, #32
 800411c:	46bd      	mov	sp, r7
 800411e:	bdb0      	pop	{r4, r5, r7, pc}

08004120 <dwSetDataRate>:
    delayBytes[1] &= 0xFE;
    dwSpiWrite(dev, DX_TIME, NO_SUB, delayBytes, LEN_DX_TIME);
}

void dwSetDataRate(dwDeviceTypes_t *dev, uint8_t rate)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af02      	add	r7, sp, #8
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	460b      	mov	r3, r1
 800412a:	70fb      	strb	r3, [r7, #3]
    rate &= 0x03;
 800412c:	78fb      	ldrb	r3, [r7, #3]
 800412e:	f003 0303 	and.w	r3, r3, #3
 8004132:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[1] &= 0x83;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	7fdb      	ldrb	r3, [r3, #31]
 8004138:	f023 037c 	bic.w	r3, r3, #124	@ 0x7c
 800413c:	b2da      	uxtb	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((rate << 5) & 0xFF);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	7fda      	ldrb	r2, [r3, #31]
 8004146:	78fb      	ldrb	r3, [r7, #3]
 8004148:	015b      	lsls	r3, r3, #5
 800414a:	b2db      	uxtb	r3, r3
 800414c:	4313      	orrs	r3, r2
 800414e:	b2da      	uxtb	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	77da      	strb	r2, [r3, #31]
    // special 110kbps flag
    if (rate == TRX_RATE_110KBPS)
 8004154:	78fb      	ldrb	r3, [r7, #3]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d108      	bne.n	800416c <dwSetDataRate+0x4c>
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, true);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f103 000d 	add.w	r0, r3, #13
 8004160:	2301      	movs	r3, #1
 8004162:	2216      	movs	r2, #22
 8004164:	2104      	movs	r1, #4
 8004166:	f7ff f99e 	bl	80034a6 <setBit>
 800416a:	e007      	b.n	800417c <dwSetDataRate+0x5c>
    }
    else
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, false);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	f103 000d 	add.w	r0, r3, #13
 8004172:	2300      	movs	r3, #0
 8004174:	2216      	movs	r2, #22
 8004176:	2104      	movs	r1, #4
 8004178:	f7ff f995 	bl	80034a6 <setBit>
    }
    // SFD mode and type (non-configurable, as in Table )
    if (rate == TRX_RATE_6800KBPS)
 800417c:	78fb      	ldrb	r3, [r7, #3]
 800417e:	2b02      	cmp	r3, #2
 8004180:	d118      	bne.n	80041b4 <dwSetDataRate+0x94>
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, false);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f103 0015 	add.w	r0, r3, #21
 8004188:	2300      	movs	r3, #0
 800418a:	2211      	movs	r2, #17
 800418c:	2104      	movs	r1, #4
 800418e:	f7ff f98a 	bl	80034a6 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, false);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f103 0015 	add.w	r0, r3, #21
 8004198:	2300      	movs	r3, #0
 800419a:	2214      	movs	r2, #20
 800419c:	2104      	movs	r1, #4
 800419e:	f7ff f982 	bl	80034a6 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, false);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f103 0015 	add.w	r0, r3, #21
 80041a8:	2300      	movs	r3, #0
 80041aa:	2215      	movs	r2, #21
 80041ac:	2104      	movs	r1, #4
 80041ae:	f7ff f97a 	bl	80034a6 <setBit>
 80041b2:	e017      	b.n	80041e4 <dwSetDataRate+0xc4>
    }
    else
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, true);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f103 0015 	add.w	r0, r3, #21
 80041ba:	2301      	movs	r3, #1
 80041bc:	2211      	movs	r2, #17
 80041be:	2104      	movs	r1, #4
 80041c0:	f7ff f971 	bl	80034a6 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, true);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f103 0015 	add.w	r0, r3, #21
 80041ca:	2301      	movs	r3, #1
 80041cc:	2214      	movs	r2, #20
 80041ce:	2104      	movs	r1, #4
 80041d0:	f7ff f969 	bl	80034a6 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, true);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f103 0015 	add.w	r0, r3, #21
 80041da:	2301      	movs	r3, #1
 80041dc:	2215      	movs	r2, #21
 80041de:	2104      	movs	r1, #4
 80041e0:	f7ff f961 	bl	80034a6 <setBit>
    }
    uint8_t sfdLength;
    if (rate == TRX_RATE_6800KBPS)
 80041e4:	78fb      	ldrb	r3, [r7, #3]
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d102      	bne.n	80041f0 <dwSetDataRate+0xd0>
    {
        sfdLength = 0x08;
 80041ea:	2308      	movs	r3, #8
 80041ec:	73fb      	strb	r3, [r7, #15]
 80041ee:	e007      	b.n	8004200 <dwSetDataRate+0xe0>
    }
    else if (rate == TRX_RATE_850KBPS)
 80041f0:	78fb      	ldrb	r3, [r7, #3]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d102      	bne.n	80041fc <dwSetDataRate+0xdc>
    {
        sfdLength = 0x10;
 80041f6:	2310      	movs	r3, #16
 80041f8:	73fb      	strb	r3, [r7, #15]
 80041fa:	e001      	b.n	8004200 <dwSetDataRate+0xe0>
    }
    else
    {
        sfdLength = 0x40;
 80041fc:	2340      	movs	r3, #64	@ 0x40
 80041fe:	73fb      	strb	r3, [r7, #15]
    }
    dwSpiWrite(dev, USR_SFD, SFD_LENGTH_SUB, &sfdLength, LEN_SFD_LENGTH);
 8004200:	f107 030f 	add.w	r3, r7, #15
 8004204:	2201      	movs	r2, #1
 8004206:	9200      	str	r2, [sp, #0]
 8004208:	2200      	movs	r2, #0
 800420a:	2121      	movs	r1, #33	@ 0x21
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f001 fc35 	bl	8005a7c <dwSpiWrite>
    dev->dataRate = rate;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	78fa      	ldrb	r2, [r7, #3]
 8004216:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
}
 800421a:	bf00      	nop
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <dwSetPulseFrequency>:

void dwSetPulseFrequency(dwDeviceTypes_t *dev, uint8_t freq)
{
 8004222:	b480      	push	{r7}
 8004224:	b083      	sub	sp, #12
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
 800422a:	460b      	mov	r3, r1
 800422c:	70fb      	strb	r3, [r7, #3]
    freq &= 0x03;
 800422e:	78fb      	ldrb	r3, [r7, #3]
 8004230:	f003 0303 	and.w	r3, r3, #3
 8004234:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xFC;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 3020 	ldrb.w	r3, [r3, #32]
 800423c:	f023 0303 	bic.w	r3, r3, #3
 8004240:	b2da      	uxtb	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)(freq & 0xFF);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f893 2020 	ldrb.w	r2, [r3, #32]
 800424e:	78fb      	ldrb	r3, [r7, #3]
 8004250:	4313      	orrs	r3, r2
 8004252:	b2da      	uxtb	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f883 2020 	strb.w	r2, [r3, #32]
    dev->chanctrl[2] &= 0xF3;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	7ddb      	ldrb	r3, [r3, #23]
 800425e:	f023 030c 	bic.w	r3, r3, #12
 8004262:	b2da      	uxtb	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= (uint8_t)((freq << 2) & 0xFF);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	7dda      	ldrb	r2, [r3, #23]
 800426c:	78fb      	ldrb	r3, [r7, #3]
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	b2db      	uxtb	r3, r3
 8004272:	4313      	orrs	r3, r2
 8004274:	b2da      	uxtb	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	75da      	strb	r2, [r3, #23]
    dev->pulseFrequency = freq;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	78fa      	ldrb	r2, [r7, #3]
 800427e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr

0800428e <dwSetPreambleLength>:
{
    return dev->pulseFrequency;
}

void dwSetPreambleLength(dwDeviceTypes_t *dev, uint8_t prealen)
{
 800428e:	b480      	push	{r7}
 8004290:	b083      	sub	sp, #12
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
 8004296:	460b      	mov	r3, r1
 8004298:	70fb      	strb	r3, [r7, #3]
    prealen &= 0x0F;
 800429a:	78fb      	ldrb	r3, [r7, #3]
 800429c:	f003 030f 	and.w	r3, r3, #15
 80042a0:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xC3;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042a8:	f023 033c 	bic.w	r3, r3, #60	@ 0x3c
 80042ac:	b2da      	uxtb	r2, r3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)((prealen << 2) & 0xFF);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 2020 	ldrb.w	r2, [r3, #32]
 80042ba:	78fb      	ldrb	r3, [r7, #3]
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	4313      	orrs	r3, r2
 80042c2:	b2da      	uxtb	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f883 2020 	strb.w	r2, [r3, #32]
    if (prealen == TX_PREAMBLE_LEN_64 || prealen == TX_PREAMBLE_LEN_128)
 80042ca:	78fb      	ldrb	r3, [r7, #3]
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d002      	beq.n	80042d6 <dwSetPreambleLength+0x48>
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	2b05      	cmp	r3, #5
 80042d4:	d104      	bne.n	80042e0 <dwSetPreambleLength+0x52>
    {
        dev->pacSize = PAC_SIZE_8;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2208      	movs	r2, #8
 80042da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80042de:	e016      	b.n	800430e <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_256 || prealen == TX_PREAMBLE_LEN_512)
 80042e0:	78fb      	ldrb	r3, [r7, #3]
 80042e2:	2b09      	cmp	r3, #9
 80042e4:	d002      	beq.n	80042ec <dwSetPreambleLength+0x5e>
 80042e6:	78fb      	ldrb	r3, [r7, #3]
 80042e8:	2b0d      	cmp	r3, #13
 80042ea:	d104      	bne.n	80042f6 <dwSetPreambleLength+0x68>
    {
        dev->pacSize = PAC_SIZE_16;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2210      	movs	r2, #16
 80042f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80042f4:	e00b      	b.n	800430e <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_1024)
 80042f6:	78fb      	ldrb	r3, [r7, #3]
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d104      	bne.n	8004306 <dwSetPreambleLength+0x78>
    {
        dev->pacSize = PAC_SIZE_32;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2220      	movs	r2, #32
 8004300:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004304:	e003      	b.n	800430e <dwSetPreambleLength+0x80>
    }
    else
    {
        dev->pacSize = PAC_SIZE_64;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2240      	movs	r2, #64	@ 0x40
 800430a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
    dev->preambleLength = prealen;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	78fa      	ldrb	r2, [r7, #3]
 8004312:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
}
 8004316:	bf00      	nop
 8004318:	370c      	adds	r7, #12
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr

08004322 <dwUseExtendedFrameLength>:

void dwUseExtendedFrameLength(dwDeviceTypes_t *dev, bool val)
{
 8004322:	b480      	push	{r7}
 8004324:	b083      	sub	sp, #12
 8004326:	af00      	add	r7, sp, #0
 8004328:	6078      	str	r0, [r7, #4]
 800432a:	460b      	mov	r3, r1
 800432c:	70fb      	strb	r3, [r7, #3]
    dev->extendedFrameLength = (val ? FRAME_LENGTH_EXTENDED : FRAME_LENGTH_NORMAL);
 800432e:	78fb      	ldrb	r3, [r7, #3]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d001      	beq.n	8004338 <dwUseExtendedFrameLength+0x16>
 8004334:	2203      	movs	r2, #3
 8004336:	e000      	b.n	800433a <dwUseExtendedFrameLength+0x18>
 8004338:	2200      	movs	r2, #0
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
    dev->syscfg[2] &= 0xFC;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	7bdb      	ldrb	r3, [r3, #15]
 8004344:	f023 0303 	bic.w	r3, r3, #3
 8004348:	b2da      	uxtb	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	73da      	strb	r2, [r3, #15]
    dev->syscfg[2] |= dev->extendedFrameLength;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	7bda      	ldrb	r2, [r3, #15]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8004358:	4313      	orrs	r3, r2
 800435a:	b2da      	uxtb	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	73da      	strb	r2, [r3, #15]
}
 8004360:	bf00      	nop
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <dwSetChannel>:
{
    dev->permanentReceive = val;
}

void dwSetChannel(dwDeviceTypes_t *dev, uint8_t channel)
{
 800436c:	b480      	push	{r7}
 800436e:	b083      	sub	sp, #12
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	460b      	mov	r3, r1
 8004376:	70fb      	strb	r3, [r7, #3]
    channel &= 0xF;
 8004378:	78fb      	ldrb	r3, [r7, #3]
 800437a:	f003 030f 	and.w	r3, r3, #15
 800437e:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[0] = ((channel | (channel << 4)) & 0xFF);
 8004380:	78fb      	ldrb	r3, [r7, #3]
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	b25a      	sxtb	r2, r3
 8004386:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800438a:	4313      	orrs	r3, r2
 800438c:	b25b      	sxtb	r3, r3
 800438e:	b2da      	uxtb	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	755a      	strb	r2, [r3, #21]
    dev->channel = channel;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
}
 800439c:	bf00      	nop
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <dwSetPreambleCode>:

void dwSetPreambleCode(dwDeviceTypes_t *dev, uint8_t preacode)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	460b      	mov	r3, r1
 80043b2:	70fb      	strb	r3, [r7, #3]
    preacode &= 0x1F;
 80043b4:	78fb      	ldrb	r3, [r7, #3]
 80043b6:	f003 031f 	and.w	r3, r3, #31
 80043ba:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[2] &= 0x3F;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	7ddb      	ldrb	r3, [r3, #23]
 80043c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043c4:	b2da      	uxtb	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= ((preacode << 6) & 0xFF);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	7ddb      	ldrb	r3, [r3, #23]
 80043ce:	b25a      	sxtb	r2, r3
 80043d0:	78fb      	ldrb	r3, [r7, #3]
 80043d2:	019b      	lsls	r3, r3, #6
 80043d4:	b25b      	sxtb	r3, r3
 80043d6:	4313      	orrs	r3, r2
 80043d8:	b25b      	sxtb	r3, r3
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[3] = 0x00;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	761a      	strb	r2, [r3, #24]
    dev->chanctrl[3] = ((((preacode >> 2) & 0x07) | (preacode << 3)) & 0xFF);
 80043e6:	78fb      	ldrb	r3, [r7, #3]
 80043e8:	089b      	lsrs	r3, r3, #2
 80043ea:	b2db      	uxtb	r3, r3
 80043ec:	b25b      	sxtb	r3, r3
 80043ee:	f003 0307 	and.w	r3, r3, #7
 80043f2:	b25a      	sxtb	r2, r3
 80043f4:	78fb      	ldrb	r3, [r7, #3]
 80043f6:	00db      	lsls	r3, r3, #3
 80043f8:	b25b      	sxtb	r3, r3
 80043fa:	4313      	orrs	r3, r2
 80043fc:	b25b      	sxtb	r3, r3
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	761a      	strb	r2, [r3, #24]
    dev->preambleCode = preacode;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	78fa      	ldrb	r2, [r7, #3]
 8004408:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <dwSetDefaults>:

void dwSetDefaults(dwDeviceTypes_t *dev)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
    if (dev->deviceMode == TX_MODE)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	7a1b      	ldrb	r3, [r3, #8]
 8004424:	2b02      	cmp	r3, #2
 8004426:	d04d      	beq.n	80044c4 <dwSetDefaults+0xac>
    {
    }
    else if (dev->deviceMode == RX_MODE)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	7a1b      	ldrb	r3, [r3, #8]
 800442c:	2b01      	cmp	r3, #1
 800442e:	d049      	beq.n	80044c4 <dwSetDefaults+0xac>
    {
    }
    else if (dev->deviceMode == IDLE_MODE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	7a1b      	ldrb	r3, [r3, #8]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d145      	bne.n	80044c4 <dwSetDefaults+0xac>
    {
        dwUseExtendedFrameLength(dev, false);
 8004438:	2100      	movs	r1, #0
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f7ff ff71 	bl	8004322 <dwUseExtendedFrameLength>
        dwUseSmartPower(dev, false);
 8004440:	2100      	movs	r1, #0
 8004442:	6878      	ldr	r0, [r7, #4]
 8004444:	f7ff fe0d 	bl	8004062 <dwUseSmartPower>
        dwSuppressFrameCheck(dev, false);
 8004448:	2100      	movs	r1, #0
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7ff fdee 	bl	800402c <dwSuppressFrameCheck>
        // for global frame filtering
        dwSetFrameFilter(dev, false);
 8004450:	2100      	movs	r1, #0
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7ff fba1 	bl	8003b9a <dwSetFrameFilter>
        // for data frame (poll, poll_ack, range, range report, range failed) filtering
        dwSetFrameFilterAllowData(dev, false);
 8004458:	2100      	movs	r1, #0
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7ff fbaf 	bl	8003bbe <dwSetFrameFilterAllowData>
        // for reserved (blink) frame filtering
        dwSetFrameFilterAllowReserved(dev, false);
 8004460:	2100      	movs	r1, #0
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f7ff fbbd 	bl	8003be2 <dwSetFrameFilterAllowReserved>
        // setFrameFilterAllowMAC(true);
        // setFrameFilterAllowBeacon(true);
        // setFrameFilterAllowAcknowledgement(true);
        dwInterruptOnSent(dev, true);
 8004468:	2101      	movs	r1, #1
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f7ff fc0c 	bl	8003c88 <dwInterruptOnSent>
        dwInterruptOnReceived(dev, true);
 8004470:	2101      	movs	r1, #1
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f7ff fc1a 	bl	8003cac <dwInterruptOnReceived>
        dwInterruptOnReceiveTimeout(dev, true);
 8004478:	2101      	movs	r1, #1
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7ff fc6a 	bl	8003d54 <dwInterruptOnReceiveTimeout>
        dwInterruptOnReceiveFailed(dev, false);
 8004480:	2100      	movs	r1, #0
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7ff fc2c 	bl	8003ce0 <dwInterruptOnReceiveFailed>
        dwInterruptOnReceiveTimestampAvailable(dev, false);
 8004488:	2100      	movs	r1, #0
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7ff fc7c 	bl	8003d88 <dwInterruptOnReceiveTimestampAvailable>
        dwInterruptOnAutomaticAcknowledgeTrigger(dev, false);
 8004490:	2100      	movs	r1, #0
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7ff fc8a 	bl	8003dac <dwInterruptOnAutomaticAcknowledgeTrigger>
        dwSetReceiverAutoReenable(dev, true);
 8004498:	2101      	movs	r1, #1
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f7ff fbe2 	bl	8003c64 <dwSetReceiverAutoReenable>
        // default mode when powering up the chip
        // still explicitly selected for later tuning
        dwEnableMode(dev, MODE_LONGDATA_RANGE_LOWPOWER);
 80044a0:	490a      	ldr	r1, [pc, #40]	@ (80044cc <dwSetDefaults+0xb4>)
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 fb9d 	bl	8004be2 <dwEnableMode>
        dev->func->delayms(dev, 5);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	2105      	movs	r1, #5
 80044b0:	6878      	ldr	r0, [r7, #4]
 80044b2:	4798      	blx	r3
        dwUseSmartPower(dev, true);
 80044b4:	2101      	movs	r1, #1
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7ff fdd3 	bl	8004062 <dwUseSmartPower>
        dwEnableMode(dev, MODE_SHORTDATA_FAST_LOWPOWER);
 80044bc:	4904      	ldr	r1, [pc, #16]	@ (80044d0 <dwSetDefaults+0xb8>)
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fb8f 	bl	8004be2 <dwEnableMode>
    }
}
 80044c4:	bf00      	nop
 80044c6:	3708      	adds	r7, #8
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	0800ebac 	.word	0x0800ebac
 80044d0:	0800ebb0 	.word	0x0800ebb0

080044d4 <dwSetData>:

void dwSetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af02      	add	r7, sp, #8
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
    if (dev->frameCheck)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d002      	beq.n	80044f0 <dwSetData+0x1c>
    {
        n += 2; // two bytes CRC-16
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	3302      	adds	r3, #2
 80044ee:	607b      	str	r3, [r7, #4]
    }
    if (n > LEN_EXT_UWB_FRAMES)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f6:	d229      	bcs.n	800454c <dwSetData+0x78>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    if (n > LEN_UWB_FRAMES && !dev->extendedFrameLength)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80044fc:	d904      	bls.n	8004508 <dwSetData+0x34>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8004504:	2b00      	cmp	r3, #0
 8004506:	d023      	beq.n	8004550 <dwSetData+0x7c>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    // transmit data and length
    dwSpiWrite(dev, TX_BUFFER, NO_SUB, data, n);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	9300      	str	r3, [sp, #0]
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	2200      	movs	r2, #0
 8004510:	2109      	movs	r1, #9
 8004512:	68f8      	ldr	r0, [r7, #12]
 8004514:	f001 fab2 	bl	8005a7c <dwSpiWrite>
    dev->txfctrl[0] = (uint8_t)(n & 0xFF); // 1 byte (regular length + 1 bit)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	b2da      	uxtb	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	779a      	strb	r2, [r3, #30]
    dev->txfctrl[1] &= 0xE0;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	7fdb      	ldrb	r3, [r3, #31]
 8004524:	f023 031f 	bic.w	r3, r3, #31
 8004528:	b2da      	uxtb	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((n >> 8) & 0x03); // 2 added bits if extended length
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	7fdb      	ldrb	r3, [r3, #31]
 8004532:	b25a      	sxtb	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	0a1b      	lsrs	r3, r3, #8
 8004538:	b25b      	sxtb	r3, r3
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	b25b      	sxtb	r3, r3
 8004540:	4313      	orrs	r3, r2
 8004542:	b25b      	sxtb	r3, r3
 8004544:	b2da      	uxtb	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	77da      	strb	r2, [r3, #31]
 800454a:	e002      	b.n	8004552 <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 800454c:	bf00      	nop
 800454e:	e000      	b.n	8004552 <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 8004550:	bf00      	nop
}
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <dwGetDataLength>:

unsigned int dwGetDataLength(dwDeviceTypes_t *dev)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af02      	add	r7, sp, #8
 800455e:	6078      	str	r0, [r7, #4]
    unsigned int len = 0;
 8004560:	2300      	movs	r3, #0
 8004562:	60fb      	str	r3, [r7, #12]
    if (dev->deviceMode == TX_MODE)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	7a1b      	ldrb	r3, [r3, #8]
 8004568:	2b02      	cmp	r3, #2
 800456a:	d109      	bne.n	8004580 <dwGetDataLength+0x28>
    {
        // 10 bits of TX frame control register
        len = ((((unsigned int)dev->txfctrl[1] << 8) | (unsigned int)dev->txfctrl[0]) & 0x03FF);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	7fdb      	ldrb	r3, [r3, #31]
 8004570:	021b      	lsls	r3, r3, #8
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	7f92      	ldrb	r2, [r2, #30]
 8004576:	4313      	orrs	r3, r2
 8004578:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	e013      	b.n	80045a8 <dwGetDataLength+0x50>
    }
    else if (dev->deviceMode == RX_MODE)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	7a1b      	ldrb	r3, [r3, #8]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d10f      	bne.n	80045a8 <dwGetDataLength+0x50>
    {
        // 10 bits of RX frame control register
        uint8_t rxFrameInfo[LEN_RX_FINFO];
        dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 8004588:	f107 0308 	add.w	r3, r7, #8
 800458c:	2204      	movs	r2, #4
 800458e:	9200      	str	r2, [sp, #0]
 8004590:	2200      	movs	r2, #0
 8004592:	2110      	movs	r1, #16
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f001 fa09 	bl	80059ac <dwSpiRead>
        len = ((((unsigned int)rxFrameInfo[1] << 8) | (unsigned int)rxFrameInfo[0]) & 0x03FF);
 800459a:	7a7b      	ldrb	r3, [r7, #9]
 800459c:	021b      	lsls	r3, r3, #8
 800459e:	7a3a      	ldrb	r2, [r7, #8]
 80045a0:	4313      	orrs	r3, r2
 80045a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045a6:	60fb      	str	r3, [r7, #12]
    }
    if (dev->frameCheck && len > 2)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d005      	beq.n	80045be <dwGetDataLength+0x66>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d902      	bls.n	80045be <dwGetDataLength+0x66>
    {
        return len - 2;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	3b02      	subs	r3, #2
 80045bc:	e000      	b.n	80045c0 <dwGetDataLength+0x68>
    }
    return len;
 80045be:	68fb      	ldr	r3, [r7, #12]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <dwGetData>:

void dwGetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b086      	sub	sp, #24
 80045cc:	af02      	add	r7, sp, #8
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
    if (n <= 0)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d008      	beq.n	80045ec <dwGetData+0x24>
    {
        return;
    }
    dwSpiRead(dev, RX_BUFFER, NO_SUB, data, n);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	2200      	movs	r2, #0
 80045e2:	2111      	movs	r1, #17
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f001 f9e1 	bl	80059ac <dwSpiRead>
 80045ea:	e000      	b.n	80045ee <dwGetData+0x26>
        return;
 80045ec:	bf00      	nop
}
 80045ee:	3710      	adds	r7, #16
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <dwGetReceiveTimestamp>:
{
    dwSpiRead(dev, TX_TIME, TX_STAMP_SUB, time->timeRaw, LEN_TX_STAMP);
}

void dwGetReceiveTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af02      	add	r7, sp, #8
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
    time->timeFull = 0;
 80045fe:	6839      	ldr	r1, [r7, #0]
 8004600:	f04f 0200 	mov.w	r2, #0
 8004604:	f04f 0300 	mov.w	r3, #0
 8004608:	e9c1 2300 	strd	r2, r3, [r1]
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	2205      	movs	r2, #5
 8004610:	9200      	str	r2, [sp, #0]
 8004612:	2200      	movs	r2, #0
 8004614:	2115      	movs	r1, #21
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f001 f9c8 	bl	80059ac <dwSpiRead>
    // correct timestamp (i.e. consider range bias)
    dwCorrectTimestamp(dev, time);
 800461c:	6839      	ldr	r1, [r7, #0]
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 f804 	bl	800462c <dwCorrectTimestamp>
}
 8004624:	bf00      	nop
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <dwCorrectTimestamp>:
    time->timeFull = 0;
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
}

void dwCorrectTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *timestamp)
{
 800462c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004630:	b08a      	sub	sp, #40	@ 0x28
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
 8004636:	6039      	str	r1, [r7, #0]
    // base line dBm, which is -61, 2 dBm steps, total 18 data points (down to -95 dBm)
    float rxPowerBase = -(dwGetReceivePower(dev) + 61.0f) * 0.5f;
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f000 faa3 	bl	8004b84 <dwGetReceivePower>
 800463e:	eef0 7a40 	vmov.f32	s15, s0
 8004642:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8004888 <dwCorrectTimestamp+0x25c>
 8004646:	ee77 7a87 	vadd.f32	s15, s15, s14
 800464a:	eef1 7a67 	vneg.f32	s15, s15
 800464e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8004652:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004656:	edc7 7a05 	vstr	s15, [r7, #20]

    if (!isfinite(rxPowerBase))
 800465a:	edd7 7a05 	vldr	s15, [r7, #20]
 800465e:	eef0 7ae7 	vabs.f32	s15, s15
 8004662:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 800488c <dwCorrectTimestamp+0x260>
 8004666:	eef4 7a47 	vcmp.f32	s15, s14
 800466a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800466e:	f200 8106 	bhi.w	800487e <dwCorrectTimestamp+0x252>
    {
        return;
    }
    int rxPowerBaseLow = (int)rxPowerBase;
 8004672:	edd7 7a05 	vldr	s15, [r7, #20]
 8004676:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800467a:	ee17 3a90 	vmov	r3, s15
 800467e:	627b      	str	r3, [r7, #36]	@ 0x24
    int rxPowerBaseHigh = rxPowerBaseLow + 1;
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	3301      	adds	r3, #1
 8004684:	623b      	str	r3, [r7, #32]
    if (rxPowerBaseLow <= 0)
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	2b00      	cmp	r3, #0
 800468a:	dc04      	bgt.n	8004696 <dwCorrectTimestamp+0x6a>
    {
        rxPowerBaseLow = 0;
 800468c:	2300      	movs	r3, #0
 800468e:	627b      	str	r3, [r7, #36]	@ 0x24
        rxPowerBaseHigh = 0;
 8004690:	2300      	movs	r3, #0
 8004692:	623b      	str	r3, [r7, #32]
 8004694:	e006      	b.n	80046a4 <dwCorrectTimestamp+0x78>
    }
    else if (rxPowerBaseHigh >= 17)
 8004696:	6a3b      	ldr	r3, [r7, #32]
 8004698:	2b10      	cmp	r3, #16
 800469a:	dd03      	ble.n	80046a4 <dwCorrectTimestamp+0x78>
    {
        rxPowerBaseLow = 17;
 800469c:	2311      	movs	r3, #17
 800469e:	627b      	str	r3, [r7, #36]	@ 0x24
        rxPowerBaseHigh = 17;
 80046a0:	2311      	movs	r3, #17
 80046a2:	623b      	str	r3, [r7, #32]
    }
    // select range low/high values from corresponding table
    int rangeBiasHigh = 0;
 80046a4:	2300      	movs	r3, #0
 80046a6:	61fb      	str	r3, [r7, #28]
    int rangeBiasLow = 0;
 80046a8:	2300      	movs	r3, #0
 80046aa:	61bb      	str	r3, [r7, #24]
    if (dev->channel == CHANNEL_4 || dev->channel == CHANNEL_7)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80046b2:	2b04      	cmp	r3, #4
 80046b4:	d004      	beq.n	80046c0 <dwCorrectTimestamp+0x94>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80046bc:	2b07      	cmp	r3, #7
 80046be:	d157      	bne.n	8004770 <dwCorrectTimestamp+0x144>
    {
        // 900 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d126      	bne.n	8004718 <dwCorrectTimestamp+0xec>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseHigh] : BIAS_900_16[rxPowerBaseHigh]);
 80046ca:	2307      	movs	r3, #7
 80046cc:	461a      	mov	r2, r3
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	4293      	cmp	r3, r2
 80046d2:	da05      	bge.n	80046e0 <dwCorrectTimestamp+0xb4>
 80046d4:	4a6e      	ldr	r2, [pc, #440]	@ (8004890 <dwCorrectTimestamp+0x264>)
 80046d6:	6a3b      	ldr	r3, [r7, #32]
 80046d8:	4413      	add	r3, r2
 80046da:	781b      	ldrb	r3, [r3, #0]
 80046dc:	425b      	negs	r3, r3
 80046de:	e003      	b.n	80046e8 <dwCorrectTimestamp+0xbc>
 80046e0:	4a6b      	ldr	r2, [pc, #428]	@ (8004890 <dwCorrectTimestamp+0x264>)
 80046e2:	6a3b      	ldr	r3, [r7, #32]
 80046e4:	4413      	add	r3, r2
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 80046ea:	69fb      	ldr	r3, [r7, #28]
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseLow] : BIAS_900_16[rxPowerBaseLow]);
 80046f0:	2307      	movs	r3, #7
 80046f2:	461a      	mov	r2, r3
 80046f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f6:	4293      	cmp	r3, r2
 80046f8:	da05      	bge.n	8004706 <dwCorrectTimestamp+0xda>
 80046fa:	4a65      	ldr	r2, [pc, #404]	@ (8004890 <dwCorrectTimestamp+0x264>)
 80046fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fe:	4413      	add	r3, r2
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	425b      	negs	r3, r3
 8004704:	e003      	b.n	800470e <dwCorrectTimestamp+0xe2>
 8004706:	4a62      	ldr	r2, [pc, #392]	@ (8004890 <dwCorrectTimestamp+0x264>)
 8004708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470a:	4413      	add	r3, r2
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	005b      	lsls	r3, r3, #1
 8004714:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004716:	e077      	b.n	8004808 <dwCorrectTimestamp+0x1dc>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800471e:	2b02      	cmp	r3, #2
 8004720:	d172      	bne.n	8004808 <dwCorrectTimestamp+0x1dc>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseHigh] : BIAS_900_64[rxPowerBaseHigh]);
 8004722:	2307      	movs	r3, #7
 8004724:	461a      	mov	r2, r3
 8004726:	6a3b      	ldr	r3, [r7, #32]
 8004728:	4293      	cmp	r3, r2
 800472a:	da05      	bge.n	8004738 <dwCorrectTimestamp+0x10c>
 800472c:	4a59      	ldr	r2, [pc, #356]	@ (8004894 <dwCorrectTimestamp+0x268>)
 800472e:	6a3b      	ldr	r3, [r7, #32]
 8004730:	4413      	add	r3, r2
 8004732:	781b      	ldrb	r3, [r3, #0]
 8004734:	425b      	negs	r3, r3
 8004736:	e003      	b.n	8004740 <dwCorrectTimestamp+0x114>
 8004738:	4a56      	ldr	r2, [pc, #344]	@ (8004894 <dwCorrectTimestamp+0x268>)
 800473a:	6a3b      	ldr	r3, [r7, #32]
 800473c:	4413      	add	r3, r2
 800473e:	781b      	ldrb	r3, [r3, #0]
 8004740:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseLow] : BIAS_900_64[rxPowerBaseLow]);
 8004748:	2307      	movs	r3, #7
 800474a:	461a      	mov	r2, r3
 800474c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800474e:	4293      	cmp	r3, r2
 8004750:	da05      	bge.n	800475e <dwCorrectTimestamp+0x132>
 8004752:	4a50      	ldr	r2, [pc, #320]	@ (8004894 <dwCorrectTimestamp+0x268>)
 8004754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004756:	4413      	add	r3, r2
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	425b      	negs	r3, r3
 800475c:	e003      	b.n	8004766 <dwCorrectTimestamp+0x13a>
 800475e:	4a4d      	ldr	r2, [pc, #308]	@ (8004894 <dwCorrectTimestamp+0x268>)
 8004760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004762:	4413      	add	r3, r2
 8004764:	781b      	ldrb	r3, [r3, #0]
 8004766:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	005b      	lsls	r3, r3, #1
 800476c:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800476e:	e04b      	b.n	8004808 <dwCorrectTimestamp+0x1dc>
        }
    }
    else
    {
        // 500 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004776:	2b01      	cmp	r3, #1
 8004778:	d120      	bne.n	80047bc <dwCorrectTimestamp+0x190>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseHigh] : BIAS_500_16[rxPowerBaseHigh]);
 800477a:	230a      	movs	r3, #10
 800477c:	461a      	mov	r2, r3
 800477e:	6a3b      	ldr	r3, [r7, #32]
 8004780:	4293      	cmp	r3, r2
 8004782:	da05      	bge.n	8004790 <dwCorrectTimestamp+0x164>
 8004784:	4a44      	ldr	r2, [pc, #272]	@ (8004898 <dwCorrectTimestamp+0x26c>)
 8004786:	6a3b      	ldr	r3, [r7, #32]
 8004788:	4413      	add	r3, r2
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	425b      	negs	r3, r3
 800478e:	e003      	b.n	8004798 <dwCorrectTimestamp+0x16c>
 8004790:	4a41      	ldr	r2, [pc, #260]	@ (8004898 <dwCorrectTimestamp+0x26c>)
 8004792:	6a3b      	ldr	r3, [r7, #32]
 8004794:	4413      	add	r3, r2
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseLow] : BIAS_500_16[rxPowerBaseLow]);
 800479a:	230a      	movs	r3, #10
 800479c:	461a      	mov	r2, r3
 800479e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a0:	4293      	cmp	r3, r2
 80047a2:	da05      	bge.n	80047b0 <dwCorrectTimestamp+0x184>
 80047a4:	4a3c      	ldr	r2, [pc, #240]	@ (8004898 <dwCorrectTimestamp+0x26c>)
 80047a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a8:	4413      	add	r3, r2
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	425b      	negs	r3, r3
 80047ae:	e003      	b.n	80047b8 <dwCorrectTimestamp+0x18c>
 80047b0:	4a39      	ldr	r2, [pc, #228]	@ (8004898 <dwCorrectTimestamp+0x26c>)
 80047b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b4:	4413      	add	r3, r2
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	61bb      	str	r3, [r7, #24]
 80047ba:	e026      	b.n	800480a <dwCorrectTimestamp+0x1de>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d121      	bne.n	800480a <dwCorrectTimestamp+0x1de>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseHigh] : BIAS_500_64[rxPowerBaseHigh]);
 80047c6:	2308      	movs	r3, #8
 80047c8:	461a      	mov	r2, r3
 80047ca:	6a3b      	ldr	r3, [r7, #32]
 80047cc:	4293      	cmp	r3, r2
 80047ce:	da05      	bge.n	80047dc <dwCorrectTimestamp+0x1b0>
 80047d0:	4a32      	ldr	r2, [pc, #200]	@ (800489c <dwCorrectTimestamp+0x270>)
 80047d2:	6a3b      	ldr	r3, [r7, #32]
 80047d4:	4413      	add	r3, r2
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	425b      	negs	r3, r3
 80047da:	e003      	b.n	80047e4 <dwCorrectTimestamp+0x1b8>
 80047dc:	4a2f      	ldr	r2, [pc, #188]	@ (800489c <dwCorrectTimestamp+0x270>)
 80047de:	6a3b      	ldr	r3, [r7, #32]
 80047e0:	4413      	add	r3, r2
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseLow] : BIAS_500_64[rxPowerBaseLow]);
 80047e6:	2308      	movs	r3, #8
 80047e8:	461a      	mov	r2, r3
 80047ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ec:	4293      	cmp	r3, r2
 80047ee:	da05      	bge.n	80047fc <dwCorrectTimestamp+0x1d0>
 80047f0:	4a2a      	ldr	r2, [pc, #168]	@ (800489c <dwCorrectTimestamp+0x270>)
 80047f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f4:	4413      	add	r3, r2
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	425b      	negs	r3, r3
 80047fa:	e003      	b.n	8004804 <dwCorrectTimestamp+0x1d8>
 80047fc:	4a27      	ldr	r2, [pc, #156]	@ (800489c <dwCorrectTimestamp+0x270>)
 80047fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004800:	4413      	add	r3, r2
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	61bb      	str	r3, [r7, #24]
 8004806:	e000      	b.n	800480a <dwCorrectTimestamp+0x1de>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004808:	bf00      	nop
        {
            // TODO proper error handling
        }
    }
    // linear interpolation of bias values
    float rangeBias = rangeBiasLow + (rxPowerBase - rxPowerBaseLow) * (rangeBiasHigh - rangeBiasLow);
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	ee07 3a90 	vmov	s15, r3
 8004810:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004816:	ee07 3a90 	vmov	s15, r3
 800481a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800481e:	edd7 6a05 	vldr	s13, [r7, #20]
 8004822:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004826:	69fa      	ldr	r2, [r7, #28]
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	ee07 3a90 	vmov	s15, r3
 8004830:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004834:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004838:	ee77 7a27 	vadd.f32	s15, s14, s15
 800483c:	edc7 7a04 	vstr	s15, [r7, #16]
    // range bias [mm] to timestamp modification value conversion
    dwTimestamp_t adjustmentTime;
    adjustmentTime.timeFull = (int)(rangeBias * DISTANCE_OF_RADIO_INV * 0.001f);
 8004840:	edd7 7a04 	vldr	s15, [r7, #16]
 8004844:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80048a0 <dwCorrectTimestamp+0x274>
 8004848:	ee67 7a87 	vmul.f32	s15, s15, s14
 800484c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80048a4 <dwCorrectTimestamp+0x278>
 8004850:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004854:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004858:	ee17 2a90 	vmov	r2, s15
 800485c:	17d3      	asrs	r3, r2, #31
 800485e:	4690      	mov	r8, r2
 8004860:	4699      	mov	r9, r3
 8004862:	e9c7 8902 	strd	r8, r9, [r7, #8]
    // apply correction
    timestamp->timeFull -= adjustmentTime.timeFull;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	e9d3 0100 	ldrd	r0, r1, [r3]
 800486c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004870:	1a84      	subs	r4, r0, r2
 8004872:	eb61 0503 	sbc.w	r5, r1, r3
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	e9c3 4500 	strd	r4, r5, [r3]
 800487c:	e000      	b.n	8004880 <dwCorrectTimestamp+0x254>
        return;
 800487e:	bf00      	nop
}
 8004880:	3728      	adds	r7, #40	@ 0x28
 8004882:	46bd      	mov	sp, r7
 8004884:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004888:	42740000 	.word	0x42740000
 800488c:	7f7fffff 	.word	0x7f7fffff
 8004890:	0800ebdc 	.word	0x0800ebdc
 8004894:	0800ebf0 	.word	0x0800ebf0
 8004898:	0800ebb4 	.word	0x0800ebb4
 800489c:	0800ebc8 	.word	0x0800ebc8
 80048a0:	435523b3 	.word	0x435523b3
 80048a4:	3a83126f 	.word	0x3a83126f

080048a8 <dwGetSystemTimestamp>:

void dwGetSystemTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af02      	add	r7, sp, #8
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
    dwSpiRead(dev, SYS_TIME, NO_SUB, time->timeRaw, LEN_SYS_TIME);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	2205      	movs	r2, #5
 80048b6:	9200      	str	r2, [sp, #0]
 80048b8:	2200      	movs	r2, #0
 80048ba:	2106      	movs	r1, #6
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f001 f875 	bl	80059ac <dwSpiRead>
}
 80048c2:	bf00      	nop
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <dwIsTransmitDone>:

bool dwIsTransmitDone(dwDeviceTypes_t *dev)
{
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b082      	sub	sp, #8
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, TXFRS_BIT);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	3319      	adds	r3, #25
 80048d6:	2207      	movs	r2, #7
 80048d8:	2105      	movs	r1, #5
 80048da:	4618      	mov	r0, r3
 80048dc:	f7fe fe20 	bl	8003520 <getBit>
 80048e0:	4603      	mov	r3, r0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3708      	adds	r7, #8
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <dwIsReceiveTimestampAvailable>:

bool dwIsReceiveTimestampAvailable(dwDeviceTypes_t *dev)
{
 80048ea:	b580      	push	{r7, lr}
 80048ec:	b082      	sub	sp, #8
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, LDEDONE_BIT);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	3319      	adds	r3, #25
 80048f6:	220a      	movs	r2, #10
 80048f8:	2105      	movs	r1, #5
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7fe fe10 	bl	8003520 <getBit>
 8004900:	4603      	mov	r3, r0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <dwIsReceiveDone>:

bool dwIsReceiveDone(dwDeviceTypes_t *dev)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b082      	sub	sp, #8
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
    if (dev->frameCheck)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8004918:	2b00      	cmp	r3, #0
 800491a:	d008      	beq.n	800492e <dwIsReceiveDone+0x24>
    {
        return getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCG_BIT);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3319      	adds	r3, #25
 8004920:	220e      	movs	r2, #14
 8004922:	2105      	movs	r1, #5
 8004924:	4618      	mov	r0, r3
 8004926:	f7fe fdfb 	bl	8003520 <getBit>
 800492a:	4603      	mov	r3, r0
 800492c:	e007      	b.n	800493e <dwIsReceiveDone+0x34>
    }
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXDFR_BIT);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	3319      	adds	r3, #25
 8004932:	220d      	movs	r2, #13
 8004934:	2105      	movs	r1, #5
 8004936:	4618      	mov	r0, r3
 8004938:	f7fe fdf2 	bl	8003520 <getBit>
 800493c:	4603      	mov	r3, r0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3708      	adds	r7, #8
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <dwIsReceiveFailed>:

bool dwIsReceiveFailed(dwDeviceTypes_t *dev)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b084      	sub	sp, #16
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
    bool ldeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, LDEERR_BIT);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	3319      	adds	r3, #25
 8004952:	2212      	movs	r2, #18
 8004954:	2105      	movs	r1, #5
 8004956:	4618      	mov	r0, r3
 8004958:	f7fe fde2 	bl	8003520 <getBit>
 800495c:	4603      	mov	r3, r0
 800495e:	73fb      	strb	r3, [r7, #15]
    bool rxCRCErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCE_BIT);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	3319      	adds	r3, #25
 8004964:	220f      	movs	r2, #15
 8004966:	2105      	movs	r1, #5
 8004968:	4618      	mov	r0, r3
 800496a:	f7fe fdd9 	bl	8003520 <getBit>
 800496e:	4603      	mov	r3, r0
 8004970:	73bb      	strb	r3, [r7, #14]
    bool rxHeaderErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXPHE_BIT);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	3319      	adds	r3, #25
 8004976:	220c      	movs	r2, #12
 8004978:	2105      	movs	r1, #5
 800497a:	4618      	mov	r0, r3
 800497c:	f7fe fdd0 	bl	8003520 <getBit>
 8004980:	4603      	mov	r3, r0
 8004982:	737b      	strb	r3, [r7, #13]
    bool rxDecodeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFSL_BIT);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	3319      	adds	r3, #25
 8004988:	2210      	movs	r2, #16
 800498a:	2105      	movs	r1, #5
 800498c:	4618      	mov	r0, r3
 800498e:	f7fe fdc7 	bl	8003520 <getBit>
 8004992:	4603      	mov	r3, r0
 8004994:	733b      	strb	r3, [r7, #12]

    bool rxSfdto = getBit(dev->sysstatus, LEN_SYS_STATUS, RXSFDTO_BIT);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	3319      	adds	r3, #25
 800499a:	221a      	movs	r2, #26
 800499c:	2105      	movs	r1, #5
 800499e:	4618      	mov	r0, r3
 80049a0:	f7fe fdbe 	bl	8003520 <getBit>
 80049a4:	4603      	mov	r3, r0
 80049a6:	72fb      	strb	r3, [r7, #11]
    bool affrej = getBit(dev->sysstatus, LEN_SYS_STATUS, AFFREJ_BIT);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	3319      	adds	r3, #25
 80049ac:	221d      	movs	r2, #29
 80049ae:	2105      	movs	r1, #5
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7fe fdb5 	bl	8003520 <getBit>
 80049b6:	4603      	mov	r3, r0
 80049b8:	72bb      	strb	r3, [r7, #10]

    return (ldeErr || rxCRCErr || rxHeaderErr || rxDecodeErr || rxSfdto || affrej);
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d10e      	bne.n	80049de <dwIsReceiveFailed+0x98>
 80049c0:	7bbb      	ldrb	r3, [r7, #14]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10b      	bne.n	80049de <dwIsReceiveFailed+0x98>
 80049c6:	7b7b      	ldrb	r3, [r7, #13]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d108      	bne.n	80049de <dwIsReceiveFailed+0x98>
 80049cc:	7b3b      	ldrb	r3, [r7, #12]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d105      	bne.n	80049de <dwIsReceiveFailed+0x98>
 80049d2:	7afb      	ldrb	r3, [r7, #11]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d102      	bne.n	80049de <dwIsReceiveFailed+0x98>
 80049d8:	7abb      	ldrb	r3, [r7, #10]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <dwIsReceiveFailed+0x9c>
 80049de:	2301      	movs	r3, #1
 80049e0:	e000      	b.n	80049e4 <dwIsReceiveFailed+0x9e>
 80049e2:	2300      	movs	r3, #0
 80049e4:	f003 0301 	and.w	r3, r3, #1
 80049e8:	b2db      	uxtb	r3, r3
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}

080049f2 <dwIsReceiveTimeout>:

bool dwIsReceiveTimeout(dwDeviceTypes_t *dev)
{
 80049f2:	b580      	push	{r7, lr}
 80049f4:	b082      	sub	sp, #8
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFTO_BIT);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	3319      	adds	r3, #25
 80049fe:	2211      	movs	r2, #17
 8004a00:	2105      	movs	r1, #5
 8004a02:	4618      	mov	r0, r3
 8004a04:	f7fe fd8c 	bl	8003520 <getBit>
 8004a08:	4603      	mov	r3, r0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3708      	adds	r7, #8
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}

08004a12 <dwClearReceiveTimestampAvailableStatus>:
    uint32_t reg = 0xffffffff;
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, &reg, LEN_SYS_STATUS);
}

void dwClearReceiveTimestampAvailableStatus(dwDeviceTypes_t *dev)
{
 8004a12:	b580      	push	{r7, lr}
 8004a14:	b086      	sub	sp, #24
 8004a16:	af02      	add	r7, sp, #8
 8004a18:	6078      	str	r0, [r7, #4]
    uint8_t reg[LEN_SYS_STATUS] = {0};
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	60bb      	str	r3, [r7, #8]
 8004a1e:	2300      	movs	r3, #0
 8004a20:	733b      	strb	r3, [r7, #12]
    setBit(reg, LEN_SYS_STATUS, LDEDONE_BIT, true);
 8004a22:	f107 0008 	add.w	r0, r7, #8
 8004a26:	2301      	movs	r3, #1
 8004a28:	220a      	movs	r2, #10
 8004a2a:	2105      	movs	r1, #5
 8004a2c:	f7fe fd3b 	bl	80034a6 <setBit>
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, reg, LEN_SYS_STATUS);
 8004a30:	f107 0308 	add.w	r3, r7, #8
 8004a34:	2205      	movs	r2, #5
 8004a36:	9200      	str	r2, [sp, #0]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	210f      	movs	r1, #15
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f001 f81d 	bl	8005a7c <dwSpiWrite>
}
 8004a42:	bf00      	nop
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
	...

08004a4c <dwClearReceiveStatus>:

void dwClearReceiveStatus(dwDeviceTypes_t *dev)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
    // clear latched RX bits (i.e. write 1 to clear)
    uint32_t regData = SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_GOOD;
 8004a54:	4b05      	ldr	r3, [pc, #20]	@ (8004a6c <dwClearReceiveStatus+0x20>)
 8004a56:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	210f      	movs	r1, #15
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f001 f866 	bl	8005b30 <dwSpiWrite32>
}
 8004a64:	bf00      	nop
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	2427ff00 	.word	0x2427ff00

08004a70 <dwClearTransmitStatus>:

void dwClearTransmitStatus(dwDeviceTypes_t *dev)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b084      	sub	sp, #16
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
    // clear latched TX bits
    uint32_t regData = SYS_STATUS_ALL_TX;
 8004a78:	23f8      	movs	r3, #248	@ 0xf8
 8004a7a:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	210f      	movs	r1, #15
 8004a82:	6878      	ldr	r0, [r7, #4]
 8004a84:	f001 f854 	bl	8005b30 <dwSpiWrite32>
}
 8004a88:	bf00      	nop
 8004a8a:	3710      	adds	r7, #16
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <spiReadRxInfo>:
    f2 = (unsigned int)fpAmpl2Bytes[0] | ((unsigned int)fpAmpl2Bytes[1] << 8);
    return (float)f2 / noise;
}

static float spiReadRxInfo(dwDeviceTypes_t *dev)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af02      	add	r7, sp, #8
 8004a96:	6078      	str	r0, [r7, #4]
    uint8_t rxFrameInfo[LEN_RX_FINFO];
    dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 8004a98:	f107 030c 	add.w	r3, r7, #12
 8004a9c:	2204      	movs	r2, #4
 8004a9e:	9200      	str	r2, [sp, #0]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	2110      	movs	r1, #16
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f000 ff81 	bl	80059ac <dwSpiRead>
    return (float)((((unsigned int)rxFrameInfo[2] >> 4) & 0xFF) | ((unsigned int)rxFrameInfo[3] << 4));
 8004aaa:	7bbb      	ldrb	r3, [r7, #14]
 8004aac:	091b      	lsrs	r3, r3, #4
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	7bfb      	ldrb	r3, [r7, #15]
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	ee07 3a90 	vmov	s15, r3
 8004abc:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 8004ac0:	eeb0 0a67 	vmov.f32	s0, s15
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
	...

08004acc <calculatePower>:

static float calculatePower(float base, float N, uint8_t pulseFrequency)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b088      	sub	sp, #32
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	ed87 0a03 	vstr	s0, [r7, #12]
 8004ad6:	edc7 0a02 	vstr	s1, [r7, #8]
 8004ada:	4603      	mov	r3, r0
 8004adc:	71fb      	strb	r3, [r7, #7]
    float A, corrFac;

    if (TX_PULSE_FREQ_16MHZ == pulseFrequency)
 8004ade:	79fb      	ldrb	r3, [r7, #7]
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d104      	bne.n	8004aee <calculatePower+0x22>
    {
        A = 113.77f;
 8004ae4:	4b21      	ldr	r3, [pc, #132]	@ (8004b6c <calculatePower+0xa0>)
 8004ae6:	61fb      	str	r3, [r7, #28]
        corrFac = 2.3334f;
 8004ae8:	4b21      	ldr	r3, [pc, #132]	@ (8004b70 <calculatePower+0xa4>)
 8004aea:	61bb      	str	r3, [r7, #24]
 8004aec:	e003      	b.n	8004af6 <calculatePower+0x2a>
    }
    else
    {
        A = 121.74f;
 8004aee:	4b21      	ldr	r3, [pc, #132]	@ (8004b74 <calculatePower+0xa8>)
 8004af0:	61fb      	str	r3, [r7, #28]
        corrFac = 1.1667f;
 8004af2:	4b21      	ldr	r3, [pc, #132]	@ (8004b78 <calculatePower+0xac>)
 8004af4:	61bb      	str	r3, [r7, #24]
    }

    float estFpPwr = 10.0f * log10f(base / (N * N)) - A;
 8004af6:	edd7 7a02 	vldr	s15, [r7, #8]
 8004afa:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004afe:	ed97 7a03 	vldr	s14, [r7, #12]
 8004b02:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004b06:	eeb0 0a66 	vmov.f32	s0, s13
 8004b0a:	f009 fdcf 	bl	800e6ac <log10f>
 8004b0e:	eef0 7a40 	vmov.f32	s15, s0
 8004b12:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004b16:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004b1a:	edd7 7a07 	vldr	s15, [r7, #28]
 8004b1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b22:	edc7 7a05 	vstr	s15, [r7, #20]

    if (estFpPwr <= -88)
 8004b26:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b2a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8004b7c <calculatePower+0xb0>
 8004b2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b36:	d801      	bhi.n	8004b3c <calculatePower+0x70>
    {
        return estFpPwr;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	e010      	b.n	8004b5e <calculatePower+0x92>
    }
    else
    {
        // approximation of Fig. 22 in user manual for dbm correction
        estFpPwr += (estFpPwr + 88) * corrFac;
 8004b3c:	edd7 7a05 	vldr	s15, [r7, #20]
 8004b40:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8004b80 <calculatePower+0xb4>
 8004b44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b48:	edd7 7a06 	vldr	s15, [r7, #24]
 8004b4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b50:	ed97 7a05 	vldr	s14, [r7, #20]
 8004b54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004b58:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    return estFpPwr;
 8004b5c:	697b      	ldr	r3, [r7, #20]
}
 8004b5e:	ee07 3a90 	vmov	s15, r3
 8004b62:	eeb0 0a67 	vmov.f32	s0, s15
 8004b66:	3720      	adds	r7, #32
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bd80      	pop	{r7, pc}
 8004b6c:	42e38a3d 	.word	0x42e38a3d
 8004b70:	4015566d 	.word	0x4015566d
 8004b74:	42f37ae1 	.word	0x42f37ae1
 8004b78:	3f95566d 	.word	0x3f95566d
 8004b7c:	c2b00000 	.word	0xc2b00000
 8004b80:	42b00000 	.word	0x42b00000

08004b84 <dwGetReceivePower>:

    return calculatePower(f1 * f1 + f2 * f2 + f3 * f3, N, dev->pulseFrequency);
}

float dwGetReceivePower(dwDeviceTypes_t *dev)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
    float C = (float)dwSpiRead16(dev, RX_FQUAL, CIR_PWR_SUB);
 8004b8c:	2206      	movs	r2, #6
 8004b8e:	2112      	movs	r1, #18
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 ff49 	bl	8005a28 <dwSpiRead16>
 8004b96:	4603      	mov	r3, r0
 8004b98:	ee07 3a90 	vmov	s15, r3
 8004b9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ba0:	edc7 7a05 	vstr	s15, [r7, #20]
    float N = spiReadRxInfo(dev);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f7ff ff73 	bl	8004a90 <spiReadRxInfo>
 8004baa:	ed87 0a04 	vstr	s0, [r7, #16]

    float twoPower17 = 131072.0f;
 8004bae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004bb2:	60fb      	str	r3, [r7, #12]

    return calculatePower(C * twoPower17, N, dev->pulseFrequency);
 8004bb4:	ed97 7a05 	vldr	s14, [r7, #20]
 8004bb8:	edd7 7a03 	vldr	s15, [r7, #12]
 8004bbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	edd7 0a04 	vldr	s1, [r7, #16]
 8004bcc:	eeb0 0a67 	vmov.f32	s0, s15
 8004bd0:	f7ff ff7c 	bl	8004acc <calculatePower>
 8004bd4:	eef0 7a40 	vmov.f32	s15, s0
}
 8004bd8:	eeb0 0a67 	vmov.f32	s0, s15
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <dwEnableMode>:

void dwEnableMode(dwDeviceTypes_t *dev, const uint8_t mode[])
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b082      	sub	sp, #8
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]
 8004bea:	6039      	str	r1, [r7, #0]
    dwSetDataRate(dev, mode[0]);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	781b      	ldrb	r3, [r3, #0]
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7ff fa94 	bl	8004120 <dwSetDataRate>
    dwSetPulseFrequency(dev, mode[1]);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	4619      	mov	r1, r3
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f7ff fb0e 	bl	8004222 <dwSetPulseFrequency>
    dwSetPreambleLength(dev, mode[2]);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	3302      	adds	r3, #2
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f7ff fb3d 	bl	800428e <dwSetPreambleLength>
    // TODO add channel and code to mode tuples
    // TODO add channel and code settings with checks (see Table 58)
    dwSetChannel(dev, dev->channel);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f7ff fba5 	bl	800436c <dwSetChannel>
    dwSetPreambleCode(dev, dev->preambleCode);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c28:	4619      	mov	r1, r3
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f7ff fbbc 	bl	80043a8 <dwSetPreambleCode>
}
 8004c30:	bf00      	nop
 8004c32:	3708      	adds	r7, #8
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <dwTune>:
    dwSetChannel(dev, dev->channel);
    dwSetPreambleCode(dev, dev->preambleCode);
}

void dwTune(dwDeviceTypes_t *dev)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b098      	sub	sp, #96	@ 0x60
 8004c3c:	af02      	add	r7, sp, #8
 8004c3e:	6078      	str	r0, [r7, #4]
    uint8_t tcpgdelay[LEN_TC_PGDELAY];
    uint8_t fspllcfg[LEN_FS_PLLCFG];
    uint8_t fsplltune[LEN_FS_PLLTUNE];
    uint8_t fsxtalt[LEN_FS_XTALT];
    // AGC_TUNE1
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d108      	bne.n	8004c5c <dwTune+0x24>
    {
        writeValueToBytes(agctune1, 0x8870, LEN_AGC_TUNE1);
 8004c4a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004c4e:	2202      	movs	r2, #2
 8004c50:	f648 0170 	movw	r1, #34928	@ 0x8870
 8004c54:	4618      	mov	r0, r3
 8004c56:	f7fe fc8c 	bl	8003572 <writeValueToBytes>
 8004c5a:	e00c      	b.n	8004c76 <dwTune+0x3e>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d107      	bne.n	8004c76 <dwTune+0x3e>
    {
        writeValueToBytes(agctune1, 0x889B, LEN_AGC_TUNE1);
 8004c66:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f648 019b 	movw	r1, #34971	@ 0x889b
 8004c70:	4618      	mov	r0, r3
 8004c72:	f7fe fc7e 	bl	8003572 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // AGC_TUNE2
    writeValueToBytes(agctune2, 0x2502A907L, LEN_AGC_TUNE2);
 8004c76:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8004c7a:	2204      	movs	r2, #4
 8004c7c:	49b9      	ldr	r1, [pc, #740]	@ (8004f64 <dwTune+0x32c>)
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7fe fc77 	bl	8003572 <writeValueToBytes>
    // AGC_TUNE3
    writeValueToBytes(agctune3, 0x0035, LEN_AGC_TUNE3);
 8004c84:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004c88:	2202      	movs	r2, #2
 8004c8a:	2135      	movs	r1, #53	@ 0x35
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7fe fc70 	bl	8003572 <writeValueToBytes>
    // DRX_TUNE0b (already optimized according to Table 20 of user manual)
    if (dev->dataRate == TRX_RATE_110KBPS)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d107      	bne.n	8004cac <dwTune+0x74>
    {
        writeValueToBytes(drxtune0b, 0x0016, LEN_DRX_TUNE0b);
 8004c9c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004ca0:	2202      	movs	r2, #2
 8004ca2:	2116      	movs	r1, #22
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f7fe fc64 	bl	8003572 <writeValueToBytes>
 8004caa:	e018      	b.n	8004cde <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_850KBPS)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d107      	bne.n	8004cc6 <dwTune+0x8e>
    {
        writeValueToBytes(drxtune0b, 0x0006, LEN_DRX_TUNE0b);
 8004cb6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004cba:	2202      	movs	r2, #2
 8004cbc:	2106      	movs	r1, #6
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f7fe fc57 	bl	8003572 <writeValueToBytes>
 8004cc4:	e00b      	b.n	8004cde <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_6800KBPS)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d106      	bne.n	8004cde <dwTune+0xa6>
    {
        writeValueToBytes(drxtune0b, 0x0001, LEN_DRX_TUNE0b);
 8004cd0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004cd4:	2202      	movs	r2, #2
 8004cd6:	2101      	movs	r1, #1
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7fe fc4a 	bl	8003572 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1a
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d107      	bne.n	8004cf8 <dwTune+0xc0>
    {
        writeValueToBytes(drxtune1a, 0x0087, LEN_DRX_TUNE1a);
 8004ce8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004cec:	2202      	movs	r2, #2
 8004cee:	2187      	movs	r1, #135	@ 0x87
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f7fe fc3e 	bl	8003572 <writeValueToBytes>
 8004cf6:	e00b      	b.n	8004d10 <dwTune+0xd8>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d106      	bne.n	8004d10 <dwTune+0xd8>
    {
        writeValueToBytes(drxtune1a, 0x008D, LEN_DRX_TUNE1a);
 8004d02:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004d06:	2202      	movs	r2, #2
 8004d08:	218d      	movs	r1, #141	@ 0x8d
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f7fe fc31 	bl	8003572 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1b
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8004d16:	2b06      	cmp	r3, #6
 8004d18:	d009      	beq.n	8004d2e <dwTune+0xf6>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8004d20:	2b0a      	cmp	r3, #10
 8004d22:	d004      	beq.n	8004d2e <dwTune+0xf6>
        dev->preambleLength == TX_PREAMBLE_LEN_4096)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 8004d2a:	2b03      	cmp	r3, #3
 8004d2c:	d10c      	bne.n	8004d48 <dwTune+0x110>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d12a      	bne.n	8004d8e <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0064, LEN_DRX_TUNE1b);
 8004d38:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004d3c:	2202      	movs	r2, #2
 8004d3e:	2164      	movs	r1, #100	@ 0x64
 8004d40:	4618      	mov	r0, r3
 8004d42:	f7fe fc16 	bl	8003572 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8004d46:	e022      	b.n	8004d8e <dwTune+0x156>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->preambleLength != TX_PREAMBLE_LEN_64)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d011      	beq.n	8004d76 <dwTune+0x13e>
    {
        if (dev->dataRate == TRX_RATE_850KBPS || dev->dataRate == TRX_RATE_6800KBPS)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d004      	beq.n	8004d66 <dwTune+0x12e>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d113      	bne.n	8004d8e <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0020, LEN_DRX_TUNE1b);
 8004d66:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	2120      	movs	r1, #32
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fe fbff 	bl	8003572 <writeValueToBytes>
 8004d74:	e00b      	b.n	8004d8e <dwTune+0x156>
            // TODO proper error/warning handling
        }
    }
    else
    {
        if (dev->dataRate == TRX_RATE_6800KBPS)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d106      	bne.n	8004d8e <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0010, LEN_DRX_TUNE1b);
 8004d80:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004d84:	2202      	movs	r2, #2
 8004d86:	2110      	movs	r1, #16
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fe fbf2 	bl	8003572 <writeValueToBytes>
        {
            // TODO proper error/warning handling
        }
    }
    // DRX_TUNE2
    if (dev->pacSize == PAC_SIZE_8)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d119      	bne.n	8004dcc <dwTune+0x194>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d107      	bne.n	8004db2 <dwTune+0x17a>
        {
            writeValueToBytes(drxtune2, 0x311A002DL, LEN_DRX_TUNE2);
 8004da2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004da6:	2204      	movs	r2, #4
 8004da8:	496f      	ldr	r1, [pc, #444]	@ (8004f68 <dwTune+0x330>)
 8004daa:	4618      	mov	r0, r3
 8004dac:	f7fe fbe1 	bl	8003572 <writeValueToBytes>
 8004db0:	e068      	b.n	8004e84 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d163      	bne.n	8004e84 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x313B006BL, LEN_DRX_TUNE2);
 8004dbc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004dc0:	2204      	movs	r2, #4
 8004dc2:	496a      	ldr	r1, [pc, #424]	@ (8004f6c <dwTune+0x334>)
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7fe fbd4 	bl	8003572 <writeValueToBytes>
 8004dca:	e05b      	b.n	8004e84 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_16)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004dd2:	2b10      	cmp	r3, #16
 8004dd4:	d119      	bne.n	8004e0a <dwTune+0x1d2>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d107      	bne.n	8004df0 <dwTune+0x1b8>
        {
            writeValueToBytes(drxtune2, 0x331A0052L, LEN_DRX_TUNE2);
 8004de0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004de4:	2204      	movs	r2, #4
 8004de6:	4962      	ldr	r1, [pc, #392]	@ (8004f70 <dwTune+0x338>)
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7fe fbc2 	bl	8003572 <writeValueToBytes>
 8004dee:	e049      	b.n	8004e84 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d144      	bne.n	8004e84 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x333B00BEL, LEN_DRX_TUNE2);
 8004dfa:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004dfe:	2204      	movs	r2, #4
 8004e00:	495c      	ldr	r1, [pc, #368]	@ (8004f74 <dwTune+0x33c>)
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7fe fbb5 	bl	8003572 <writeValueToBytes>
 8004e08:	e03c      	b.n	8004e84 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_32)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e10:	2b20      	cmp	r3, #32
 8004e12:	d119      	bne.n	8004e48 <dwTune+0x210>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d107      	bne.n	8004e2e <dwTune+0x1f6>
        {
            writeValueToBytes(drxtune2, 0x351A009AL, LEN_DRX_TUNE2);
 8004e1e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004e22:	2204      	movs	r2, #4
 8004e24:	4954      	ldr	r1, [pc, #336]	@ (8004f78 <dwTune+0x340>)
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fe fba3 	bl	8003572 <writeValueToBytes>
 8004e2c:	e02a      	b.n	8004e84 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d125      	bne.n	8004e84 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x353B015EL, LEN_DRX_TUNE2);
 8004e38:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004e3c:	2204      	movs	r2, #4
 8004e3e:	494f      	ldr	r1, [pc, #316]	@ (8004f7c <dwTune+0x344>)
 8004e40:	4618      	mov	r0, r3
 8004e42:	f7fe fb96 	bl	8003572 <writeValueToBytes>
 8004e46:	e01d      	b.n	8004e84 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_64)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e4e:	2b40      	cmp	r3, #64	@ 0x40
 8004e50:	d118      	bne.n	8004e84 <dwTune+0x24c>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e58:	2b01      	cmp	r3, #1
 8004e5a:	d107      	bne.n	8004e6c <dwTune+0x234>
        {
            writeValueToBytes(drxtune2, 0x371A011DL, LEN_DRX_TUNE2);
 8004e5c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004e60:	2204      	movs	r2, #4
 8004e62:	4947      	ldr	r1, [pc, #284]	@ (8004f80 <dwTune+0x348>)
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7fe fb84 	bl	8003572 <writeValueToBytes>
 8004e6a:	e00b      	b.n	8004e84 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d106      	bne.n	8004e84 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x373B0296L, LEN_DRX_TUNE2);
 8004e76:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004e7a:	2204      	movs	r2, #4
 8004e7c:	4941      	ldr	r1, [pc, #260]	@ (8004f84 <dwTune+0x34c>)
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f7fe fb77 	bl	8003572 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE4H
    if (dev->preambleLength == TX_PREAMBLE_LEN_64)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d107      	bne.n	8004e9e <dwTune+0x266>
    {
        writeValueToBytes(drxtune4H, 0x0010, LEN_DRX_TUNE4H);
 8004e8e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004e92:	2202      	movs	r2, #2
 8004e94:	2110      	movs	r1, #16
 8004e96:	4618      	mov	r0, r3
 8004e98:	f7fe fb6b 	bl	8003572 <writeValueToBytes>
 8004e9c:	e006      	b.n	8004eac <dwTune+0x274>
    }
    else
    {
        writeValueToBytes(drxtune4H, 0x0028, LEN_DRX_TUNE4H);
 8004e9e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004ea2:	2202      	movs	r2, #2
 8004ea4:	2128      	movs	r1, #40	@ 0x28
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	f7fe fb63 	bl	8003572 <writeValueToBytes>
    }
    // RF_RXCTRLH
    if (dev->channel != CHANNEL_4 && dev->channel != CHANNEL_7)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004eb2:	2b04      	cmp	r3, #4
 8004eb4:	d00c      	beq.n	8004ed0 <dwTune+0x298>
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004ebc:	2b07      	cmp	r3, #7
 8004ebe:	d007      	beq.n	8004ed0 <dwTune+0x298>
    {
        writeValueToBytes(rfrxctrlh, 0xD8, LEN_RF_RXCTRLH);
 8004ec0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	21d8      	movs	r1, #216	@ 0xd8
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f7fe fb52 	bl	8003572 <writeValueToBytes>
 8004ece:	e006      	b.n	8004ede <dwTune+0x2a6>
    }
    else
    {
        writeValueToBytes(rfrxctrlh, 0xBC, LEN_RF_RXCTRLH);
 8004ed0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	21bc      	movs	r1, #188	@ 0xbc
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f7fe fb4a 	bl	8003572 <writeValueToBytes>
    }
    // RX_TXCTRL
    if (dev->channel == CHANNEL_1)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d108      	bne.n	8004efa <dwTune+0x2c2>
    {
        writeValueToBytes(rftxctrl, 0x00005C40L, LEN_RF_TXCTRL);
 8004ee8:	f107 0320 	add.w	r3, r7, #32
 8004eec:	2204      	movs	r2, #4
 8004eee:	f645 4140 	movw	r1, #23616	@ 0x5c40
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7fe fb3d 	bl	8003572 <writeValueToBytes>
 8004ef8:	e05a      	b.n	8004fb0 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_2)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d107      	bne.n	8004f14 <dwTune+0x2dc>
    {
        writeValueToBytes(rftxctrl, 0x00045CA0L, LEN_RF_TXCTRL);
 8004f04:	f107 0320 	add.w	r3, r7, #32
 8004f08:	2204      	movs	r2, #4
 8004f0a:	491f      	ldr	r1, [pc, #124]	@ (8004f88 <dwTune+0x350>)
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f7fe fb30 	bl	8003572 <writeValueToBytes>
 8004f12:	e04d      	b.n	8004fb0 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_3)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004f1a:	2b03      	cmp	r3, #3
 8004f1c:	d107      	bne.n	8004f2e <dwTune+0x2f6>
    {
        writeValueToBytes(rftxctrl, 0x00086CC0L, LEN_RF_TXCTRL);
 8004f1e:	f107 0320 	add.w	r3, r7, #32
 8004f22:	2204      	movs	r2, #4
 8004f24:	4919      	ldr	r1, [pc, #100]	@ (8004f8c <dwTune+0x354>)
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7fe fb23 	bl	8003572 <writeValueToBytes>
 8004f2c:	e040      	b.n	8004fb0 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_4)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004f34:	2b04      	cmp	r3, #4
 8004f36:	d107      	bne.n	8004f48 <dwTune+0x310>
    {
        writeValueToBytes(rftxctrl, 0x00045C80L, LEN_RF_TXCTRL);
 8004f38:	f107 0320 	add.w	r3, r7, #32
 8004f3c:	2204      	movs	r2, #4
 8004f3e:	4914      	ldr	r1, [pc, #80]	@ (8004f90 <dwTune+0x358>)
 8004f40:	4618      	mov	r0, r3
 8004f42:	f7fe fb16 	bl	8003572 <writeValueToBytes>
 8004f46:	e033      	b.n	8004fb0 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_5)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004f4e:	2b05      	cmp	r3, #5
 8004f50:	d122      	bne.n	8004f98 <dwTune+0x360>
    {
        writeValueToBytes(rftxctrl, 0x001E3FE0L, LEN_RF_TXCTRL);
 8004f52:	f107 0320 	add.w	r3, r7, #32
 8004f56:	2204      	movs	r2, #4
 8004f58:	490e      	ldr	r1, [pc, #56]	@ (8004f94 <dwTune+0x35c>)
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7fe fb09 	bl	8003572 <writeValueToBytes>
 8004f60:	e026      	b.n	8004fb0 <dwTune+0x378>
 8004f62:	bf00      	nop
 8004f64:	2502a907 	.word	0x2502a907
 8004f68:	311a002d 	.word	0x311a002d
 8004f6c:	313b006b 	.word	0x313b006b
 8004f70:	331a0052 	.word	0x331a0052
 8004f74:	333b00be 	.word	0x333b00be
 8004f78:	351a009a 	.word	0x351a009a
 8004f7c:	353b015e 	.word	0x353b015e
 8004f80:	371a011d 	.word	0x371a011d
 8004f84:	373b0296 	.word	0x373b0296
 8004f88:	00045ca0 	.word	0x00045ca0
 8004f8c:	00086cc0 	.word	0x00086cc0
 8004f90:	00045c80 	.word	0x00045c80
 8004f94:	001e3fe0 	.word	0x001e3fe0
    }
    else if (dev->channel == CHANNEL_7)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004f9e:	2b07      	cmp	r3, #7
 8004fa0:	d106      	bne.n	8004fb0 <dwTune+0x378>
    {
        writeValueToBytes(rftxctrl, 0x001E7DE0L, LEN_RF_TXCTRL);
 8004fa2:	f107 0320 	add.w	r3, r7, #32
 8004fa6:	2204      	movs	r2, #4
 8004fa8:	49be      	ldr	r1, [pc, #760]	@ (80052a4 <dwTune+0x66c>)
 8004faa:	4618      	mov	r0, r3
 8004fac:	f7fe fae1 	bl	8003572 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TC_PGDELAY
    if (dev->channel == CHANNEL_1)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004fb6:	2b01      	cmp	r3, #1
 8004fb8:	d107      	bne.n	8004fca <dwTune+0x392>
    {
        writeValueToBytes(tcpgdelay, 0xC9, LEN_TC_PGDELAY);
 8004fba:	f107 031c 	add.w	r3, r7, #28
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	21c9      	movs	r1, #201	@ 0xc9
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7fe fad5 	bl	8003572 <writeValueToBytes>
 8004fc8:	e03f      	b.n	800504a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_2)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004fd0:	2b02      	cmp	r3, #2
 8004fd2:	d107      	bne.n	8004fe4 <dwTune+0x3ac>
    {
        writeValueToBytes(tcpgdelay, 0xC2, LEN_TC_PGDELAY);
 8004fd4:	f107 031c 	add.w	r3, r7, #28
 8004fd8:	2201      	movs	r2, #1
 8004fda:	21c2      	movs	r1, #194	@ 0xc2
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f7fe fac8 	bl	8003572 <writeValueToBytes>
 8004fe2:	e032      	b.n	800504a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_3)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8004fea:	2b03      	cmp	r3, #3
 8004fec:	d107      	bne.n	8004ffe <dwTune+0x3c6>
    {
        writeValueToBytes(tcpgdelay, 0xC5, LEN_TC_PGDELAY);
 8004fee:	f107 031c 	add.w	r3, r7, #28
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	21c5      	movs	r1, #197	@ 0xc5
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f7fe fabb 	bl	8003572 <writeValueToBytes>
 8004ffc:	e025      	b.n	800504a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_4)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005004:	2b04      	cmp	r3, #4
 8005006:	d107      	bne.n	8005018 <dwTune+0x3e0>
    {
        writeValueToBytes(tcpgdelay, 0x95, LEN_TC_PGDELAY);
 8005008:	f107 031c 	add.w	r3, r7, #28
 800500c:	2201      	movs	r2, #1
 800500e:	2195      	movs	r1, #149	@ 0x95
 8005010:	4618      	mov	r0, r3
 8005012:	f7fe faae 	bl	8003572 <writeValueToBytes>
 8005016:	e018      	b.n	800504a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_5)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800501e:	2b05      	cmp	r3, #5
 8005020:	d107      	bne.n	8005032 <dwTune+0x3fa>
    {
        writeValueToBytes(tcpgdelay, 0xC0, LEN_TC_PGDELAY);
 8005022:	f107 031c 	add.w	r3, r7, #28
 8005026:	2201      	movs	r2, #1
 8005028:	21c0      	movs	r1, #192	@ 0xc0
 800502a:	4618      	mov	r0, r3
 800502c:	f7fe faa1 	bl	8003572 <writeValueToBytes>
 8005030:	e00b      	b.n	800504a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_7)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005038:	2b07      	cmp	r3, #7
 800503a:	d106      	bne.n	800504a <dwTune+0x412>
    {
        writeValueToBytes(tcpgdelay, 0x93, LEN_TC_PGDELAY);
 800503c:	f107 031c 	add.w	r3, r7, #28
 8005040:	2201      	movs	r2, #1
 8005042:	2193      	movs	r1, #147	@ 0x93
 8005044:	4618      	mov	r0, r3
 8005046:	f7fe fa94 	bl	8003572 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // FS_PLLCFG and FS_PLLTUNE
    if (dev->channel == CHANNEL_1)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005050:	2b01      	cmp	r3, #1
 8005052:	d10e      	bne.n	8005072 <dwTune+0x43a>
    {
        writeValueToBytes(fspllcfg, 0x09000407L, LEN_FS_PLLCFG);
 8005054:	f107 0318 	add.w	r3, r7, #24
 8005058:	2204      	movs	r2, #4
 800505a:	4993      	ldr	r1, [pc, #588]	@ (80052a8 <dwTune+0x670>)
 800505c:	4618      	mov	r0, r3
 800505e:	f7fe fa88 	bl	8003572 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x1E, LEN_FS_PLLTUNE);
 8005062:	f107 0314 	add.w	r3, r7, #20
 8005066:	2201      	movs	r2, #1
 8005068:	211e      	movs	r1, #30
 800506a:	4618      	mov	r0, r3
 800506c:	f7fe fa81 	bl	8003572 <writeValueToBytes>
 8005070:	e044      	b.n	80050fc <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_2 || dev->channel == CHANNEL_4)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005078:	2b02      	cmp	r3, #2
 800507a:	d004      	beq.n	8005086 <dwTune+0x44e>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005082:	2b04      	cmp	r3, #4
 8005084:	d10e      	bne.n	80050a4 <dwTune+0x46c>
    {
        writeValueToBytes(fspllcfg, 0x08400508L, LEN_FS_PLLCFG);
 8005086:	f107 0318 	add.w	r3, r7, #24
 800508a:	2204      	movs	r2, #4
 800508c:	4987      	ldr	r1, [pc, #540]	@ (80052ac <dwTune+0x674>)
 800508e:	4618      	mov	r0, r3
 8005090:	f7fe fa6f 	bl	8003572 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x26, LEN_FS_PLLTUNE);
 8005094:	f107 0314 	add.w	r3, r7, #20
 8005098:	2201      	movs	r2, #1
 800509a:	2126      	movs	r1, #38	@ 0x26
 800509c:	4618      	mov	r0, r3
 800509e:	f7fe fa68 	bl	8003572 <writeValueToBytes>
 80050a2:	e02b      	b.n	80050fc <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_3)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80050aa:	2b03      	cmp	r3, #3
 80050ac:	d10e      	bne.n	80050cc <dwTune+0x494>
    {
        writeValueToBytes(fspllcfg, 0x08401009L, LEN_FS_PLLCFG);
 80050ae:	f107 0318 	add.w	r3, r7, #24
 80050b2:	2204      	movs	r2, #4
 80050b4:	497e      	ldr	r1, [pc, #504]	@ (80052b0 <dwTune+0x678>)
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fe fa5b 	bl	8003572 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x56, LEN_FS_PLLTUNE);
 80050bc:	f107 0314 	add.w	r3, r7, #20
 80050c0:	2201      	movs	r2, #1
 80050c2:	2156      	movs	r1, #86	@ 0x56
 80050c4:	4618      	mov	r0, r3
 80050c6:	f7fe fa54 	bl	8003572 <writeValueToBytes>
 80050ca:	e017      	b.n	80050fc <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_5 || dev->channel == CHANNEL_7)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80050d2:	2b05      	cmp	r3, #5
 80050d4:	d004      	beq.n	80050e0 <dwTune+0x4a8>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80050dc:	2b07      	cmp	r3, #7
 80050de:	d10d      	bne.n	80050fc <dwTune+0x4c4>
    {
        writeValueToBytes(fspllcfg, 0x0800041DL, LEN_FS_PLLCFG);
 80050e0:	f107 0318 	add.w	r3, r7, #24
 80050e4:	2204      	movs	r2, #4
 80050e6:	4973      	ldr	r1, [pc, #460]	@ (80052b4 <dwTune+0x67c>)
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7fe fa42 	bl	8003572 <writeValueToBytes>
        writeValueToBytes(fsplltune, 0xA6, LEN_FS_PLLTUNE);
 80050ee:	f107 0314 	add.w	r3, r7, #20
 80050f2:	2201      	movs	r2, #1
 80050f4:	21a6      	movs	r1, #166	@ 0xa6
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7fe fa3b 	bl	8003572 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_CFG1
    writeValueToBytes(ldecfg1, 0xD, LEN_LDE_CFG1);
 80050fc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8005100:	2201      	movs	r2, #1
 8005102:	210d      	movs	r1, #13
 8005104:	4618      	mov	r0, r3
 8005106:	f7fe fa34 	bl	8003572 <writeValueToBytes>
    // LDE_CFG2
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005110:	2b01      	cmp	r3, #1
 8005112:	d108      	bne.n	8005126 <dwTune+0x4ee>
    {
        writeValueToBytes(ldecfg2, 0x1607, LEN_LDE_CFG2);
 8005114:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005118:	2202      	movs	r2, #2
 800511a:	f241 6107 	movw	r1, #5639	@ 0x1607
 800511e:	4618      	mov	r0, r3
 8005120:	f7fe fa27 	bl	8003572 <writeValueToBytes>
 8005124:	e00c      	b.n	8005140 <dwTune+0x508>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800512c:	2b02      	cmp	r3, #2
 800512e:	d107      	bne.n	8005140 <dwTune+0x508>
    {
        writeValueToBytes(ldecfg2, 0x0607, LEN_LDE_CFG2);
 8005130:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005134:	2202      	movs	r2, #2
 8005136:	f240 6107 	movw	r1, #1543	@ 0x607
 800513a:	4618      	mov	r0, r3
 800513c:	f7fe fa19 	bl	8003572 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_REPC
    if (dev->preambleCode == PREAMBLE_CODE_16MHZ_1 || dev->preambleCode == PREAMBLE_CODE_16MHZ_2)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005146:	2b01      	cmp	r3, #1
 8005148:	d004      	beq.n	8005154 <dwTune+0x51c>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005150:	2b02      	cmp	r3, #2
 8005152:	d116      	bne.n	8005182 <dwTune+0x54a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800515a:	2b00      	cmp	r3, #0
 800515c:	d108      	bne.n	8005170 <dwTune+0x538>
        {
            writeValueToBytes(lderepc, ((0x5998 >> 3) & 0xFFFF), LEN_LDE_REPC);
 800515e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005162:	2202      	movs	r2, #2
 8005164:	f640 3133 	movw	r1, #2867	@ 0xb33
 8005168:	4618      	mov	r0, r3
 800516a:	f7fe fa02 	bl	8003572 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 800516e:	e154      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x5998, LEN_LDE_REPC);
 8005170:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005174:	2202      	movs	r2, #2
 8005176:	f645 1198 	movw	r1, #22936	@ 0x5998
 800517a:	4618      	mov	r0, r3
 800517c:	f7fe f9f9 	bl	8003572 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005180:	e14b      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_3 || dev->preambleCode == PREAMBLE_CODE_16MHZ_8)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005188:	2b03      	cmp	r3, #3
 800518a:	d004      	beq.n	8005196 <dwTune+0x55e>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005192:	2b08      	cmp	r3, #8
 8005194:	d116      	bne.n	80051c4 <dwTune+0x58c>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800519c:	2b00      	cmp	r3, #0
 800519e:	d108      	bne.n	80051b2 <dwTune+0x57a>
        {
            writeValueToBytes(lderepc, ((0x51EA >> 3) & 0xFFFF), LEN_LDE_REPC);
 80051a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80051a4:	2202      	movs	r2, #2
 80051a6:	f640 213d 	movw	r1, #2621	@ 0xa3d
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fe f9e1 	bl	8003572 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80051b0:	e133      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x51EA, LEN_LDE_REPC);
 80051b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80051b6:	2202      	movs	r2, #2
 80051b8:	f245 11ea 	movw	r1, #20970	@ 0x51ea
 80051bc:	4618      	mov	r0, r3
 80051be:	f7fe f9d8 	bl	8003572 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80051c2:	e12a      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_4)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80051ca:	2b04      	cmp	r3, #4
 80051cc:	d116      	bne.n	80051fc <dwTune+0x5c4>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d108      	bne.n	80051ea <dwTune+0x5b2>
        {
            writeValueToBytes(lderepc, ((0x428E >> 3) & 0xFFFF), LEN_LDE_REPC);
 80051d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80051dc:	2202      	movs	r2, #2
 80051de:	f640 0151 	movw	r1, #2129	@ 0x851
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7fe f9c5 	bl	8003572 <writeValueToBytes>
 80051e8:	e117      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x428E, LEN_LDE_REPC);
 80051ea:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80051ee:	2202      	movs	r2, #2
 80051f0:	f244 218e 	movw	r1, #17038	@ 0x428e
 80051f4:	4618      	mov	r0, r3
 80051f6:	f7fe f9bc 	bl	8003572 <writeValueToBytes>
 80051fa:	e10e      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_5)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005202:	2b05      	cmp	r3, #5
 8005204:	d116      	bne.n	8005234 <dwTune+0x5fc>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800520c:	2b00      	cmp	r3, #0
 800520e:	d108      	bne.n	8005222 <dwTune+0x5ea>
        {
            writeValueToBytes(lderepc, ((0x451E >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005210:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005214:	2202      	movs	r2, #2
 8005216:	f640 01a3 	movw	r1, #2211	@ 0x8a3
 800521a:	4618      	mov	r0, r3
 800521c:	f7fe f9a9 	bl	8003572 <writeValueToBytes>
 8005220:	e0fb      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x451E, LEN_LDE_REPC);
 8005222:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005226:	2202      	movs	r2, #2
 8005228:	f244 511e 	movw	r1, #17694	@ 0x451e
 800522c:	4618      	mov	r0, r3
 800522e:	f7fe f9a0 	bl	8003572 <writeValueToBytes>
 8005232:	e0f2      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_6)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800523a:	2b06      	cmp	r3, #6
 800523c:	d116      	bne.n	800526c <dwTune+0x634>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005244:	2b00      	cmp	r3, #0
 8005246:	d108      	bne.n	800525a <dwTune+0x622>
        {
            writeValueToBytes(lderepc, ((0x2E14 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005248:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800524c:	2202      	movs	r2, #2
 800524e:	f240 51c2 	movw	r1, #1474	@ 0x5c2
 8005252:	4618      	mov	r0, r3
 8005254:	f7fe f98d 	bl	8003572 <writeValueToBytes>
 8005258:	e0df      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x2E14, LEN_LDE_REPC);
 800525a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800525e:	2202      	movs	r2, #2
 8005260:	f642 6114 	movw	r1, #11796	@ 0x2e14
 8005264:	4618      	mov	r0, r3
 8005266:	f7fe f984 	bl	8003572 <writeValueToBytes>
 800526a:	e0d6      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_7)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005272:	2b07      	cmp	r3, #7
 8005274:	d120      	bne.n	80052b8 <dwTune+0x680>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800527c:	2b00      	cmp	r3, #0
 800527e:	d108      	bne.n	8005292 <dwTune+0x65a>
        {
            writeValueToBytes(lderepc, ((0x8000 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005280:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005284:	2202      	movs	r2, #2
 8005286:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800528a:	4618      	mov	r0, r3
 800528c:	f7fe f971 	bl	8003572 <writeValueToBytes>
 8005290:	e0c3      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x8000, LEN_LDE_REPC);
 8005292:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005296:	2202      	movs	r2, #2
 8005298:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800529c:	4618      	mov	r0, r3
 800529e:	f7fe f968 	bl	8003572 <writeValueToBytes>
 80052a2:	e0ba      	b.n	800541a <dwTune+0x7e2>
 80052a4:	001e7de0 	.word	0x001e7de0
 80052a8:	09000407 	.word	0x09000407
 80052ac:	08400508 	.word	0x08400508
 80052b0:	08401009 	.word	0x08401009
 80052b4:	0800041d 	.word	0x0800041d
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_9)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80052be:	2b09      	cmp	r3, #9
 80052c0:	d116      	bne.n	80052f0 <dwTune+0x6b8>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d108      	bne.n	80052de <dwTune+0x6a6>
        {
            writeValueToBytes(lderepc, ((0x28F4 >> 3) & 0xFFFF), LEN_LDE_REPC);
 80052cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80052d0:	2202      	movs	r2, #2
 80052d2:	f240 511e 	movw	r1, #1310	@ 0x51e
 80052d6:	4618      	mov	r0, r3
 80052d8:	f7fe f94b 	bl	8003572 <writeValueToBytes>
 80052dc:	e09d      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x28F4, LEN_LDE_REPC);
 80052de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80052e2:	2202      	movs	r2, #2
 80052e4:	f642 01f4 	movw	r1, #10484	@ 0x28f4
 80052e8:	4618      	mov	r0, r3
 80052ea:	f7fe f942 	bl	8003572 <writeValueToBytes>
 80052ee:	e094      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_10 || dev->preambleCode == PREAMBLE_CODE_64MHZ_17)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80052f6:	2b0a      	cmp	r3, #10
 80052f8:	d004      	beq.n	8005304 <dwTune+0x6cc>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005300:	2b11      	cmp	r3, #17
 8005302:	d116      	bne.n	8005332 <dwTune+0x6fa>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800530a:	2b00      	cmp	r3, #0
 800530c:	d108      	bne.n	8005320 <dwTune+0x6e8>
        {
            writeValueToBytes(lderepc, ((0x3332 >> 3) & 0xFFFF), LEN_LDE_REPC);
 800530e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005312:	2202      	movs	r2, #2
 8005314:	f240 6166 	movw	r1, #1638	@ 0x666
 8005318:	4618      	mov	r0, r3
 800531a:	f7fe f92a 	bl	8003572 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 800531e:	e07c      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3332, LEN_LDE_REPC);
 8005320:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005324:	2202      	movs	r2, #2
 8005326:	f243 3132 	movw	r1, #13106	@ 0x3332
 800532a:	4618      	mov	r0, r3
 800532c:	f7fe f921 	bl	8003572 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005330:	e073      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_11)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005338:	2b0b      	cmp	r3, #11
 800533a:	d116      	bne.n	800536a <dwTune+0x732>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8005342:	2b00      	cmp	r3, #0
 8005344:	d108      	bne.n	8005358 <dwTune+0x720>
        {
            writeValueToBytes(lderepc, ((0x3AE0 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8005346:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800534a:	2202      	movs	r2, #2
 800534c:	f240 715c 	movw	r1, #1884	@ 0x75c
 8005350:	4618      	mov	r0, r3
 8005352:	f7fe f90e 	bl	8003572 <writeValueToBytes>
 8005356:	e060      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3AE0, LEN_LDE_REPC);
 8005358:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800535c:	2202      	movs	r2, #2
 800535e:	f643 21e0 	movw	r1, #15072	@ 0x3ae0
 8005362:	4618      	mov	r0, r3
 8005364:	f7fe f905 	bl	8003572 <writeValueToBytes>
 8005368:	e057      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_12)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005370:	2b0c      	cmp	r3, #12
 8005372:	d116      	bne.n	80053a2 <dwTune+0x76a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800537a:	2b00      	cmp	r3, #0
 800537c:	d108      	bne.n	8005390 <dwTune+0x758>
        {
            writeValueToBytes(lderepc, ((0x3D70 >> 3) & 0xFFFF), LEN_LDE_REPC);
 800537e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005382:	2202      	movs	r2, #2
 8005384:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 8005388:	4618      	mov	r0, r3
 800538a:	f7fe f8f2 	bl	8003572 <writeValueToBytes>
 800538e:	e044      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3D70, LEN_LDE_REPC);
 8005390:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005394:	2202      	movs	r2, #2
 8005396:	f643 5170 	movw	r1, #15728	@ 0x3d70
 800539a:	4618      	mov	r0, r3
 800539c:	f7fe f8e9 	bl	8003572 <writeValueToBytes>
 80053a0:	e03b      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_18 || dev->preambleCode == PREAMBLE_CODE_64MHZ_19)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053a8:	2b12      	cmp	r3, #18
 80053aa:	d004      	beq.n	80053b6 <dwTune+0x77e>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053b2:	2b13      	cmp	r3, #19
 80053b4:	d116      	bne.n	80053e4 <dwTune+0x7ac>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d108      	bne.n	80053d2 <dwTune+0x79a>
        {
            writeValueToBytes(lderepc, ((0x35C2 >> 3) & 0xFFFF), LEN_LDE_REPC);
 80053c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80053c4:	2202      	movs	r2, #2
 80053c6:	f44f 61d7 	mov.w	r1, #1720	@ 0x6b8
 80053ca:	4618      	mov	r0, r3
 80053cc:	f7fe f8d1 	bl	8003572 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80053d0:	e023      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x35C2, LEN_LDE_REPC);
 80053d2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80053d6:	2202      	movs	r2, #2
 80053d8:	f243 51c2 	movw	r1, #13762	@ 0x35c2
 80053dc:	4618      	mov	r0, r3
 80053de:	f7fe f8c8 	bl	8003572 <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80053e2:	e01a      	b.n	800541a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_20)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053ea:	2b14      	cmp	r3, #20
 80053ec:	d115      	bne.n	800541a <dwTune+0x7e2>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d108      	bne.n	800540a <dwTune+0x7d2>
        {
            writeValueToBytes(lderepc, ((0x47AE >> 3) & 0xFFFF), LEN_LDE_REPC);
 80053f8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80053fc:	2202      	movs	r2, #2
 80053fe:	f640 01f5 	movw	r1, #2293	@ 0x8f5
 8005402:	4618      	mov	r0, r3
 8005404:	f7fe f8b5 	bl	8003572 <writeValueToBytes>
 8005408:	e007      	b.n	800541a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x47AE, LEN_LDE_REPC);
 800540a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800540e:	2202      	movs	r2, #2
 8005410:	f244 71ae 	movw	r1, #18350	@ 0x47ae
 8005414:	4618      	mov	r0, r3
 8005416:	f7fe f8ac 	bl	8003572 <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TX_POWER (enabled smart transmit power control)
    if (dev->forceTxPower)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005420:	2b00      	cmp	r3, #0
 8005422:	d009      	beq.n	8005438 <dwTune+0x800>
    {
        writeValueToBytes(txpower, dev->txPower, LEN_TX_POWER);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005428:	4619      	mov	r1, r3
 800542a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800542e:	2204      	movs	r2, #4
 8005430:	4618      	mov	r0, r3
 8005432:	f7fe f89e 	bl	8003572 <writeValueToBytes>
 8005436:	e131      	b.n	800569c <dwTune+0xa64>
    }
    else if (dev->channel == CHANNEL_1 || dev->channel == CHANNEL_2)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800543e:	2b01      	cmp	r3, #1
 8005440:	d004      	beq.n	800544c <dwTune+0x814>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005448:	2b02      	cmp	r3, #2
 800544a:	d138      	bne.n	80054be <dwTune+0x886>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005452:	2b01      	cmp	r3, #1
 8005454:	d116      	bne.n	8005484 <dwTune+0x84c>
        {
            if (dev->smartPower)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800545c:	2b00      	cmp	r3, #0
 800545e:	d008      	beq.n	8005472 <dwTune+0x83a>
            {
                writeValueToBytes(txpower, 0x1F1F1F1FL, LEN_TX_POWER);
 8005460:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005464:	2204      	movs	r2, #4
 8005466:	f04f 311f 	mov.w	r1, #522133279	@ 0x1f1f1f1f
 800546a:	4618      	mov	r0, r3
 800546c:	f7fe f881 	bl	8003572 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8005470:	e113      	b.n	800569a <dwTune+0xa62>
            }
            else
            {
                writeValueToBytes(txpower, 0x75757575L, LEN_TX_POWER);
 8005472:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005476:	2204      	movs	r2, #4
 8005478:	f04f 3175 	mov.w	r1, #1970632053	@ 0x75757575
 800547c:	4618      	mov	r0, r3
 800547e:	f7fe f878 	bl	8003572 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8005482:	e10a      	b.n	800569a <dwTune+0xa62>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800548a:	2b02      	cmp	r3, #2
 800548c:	f040 8105 	bne.w	800569a <dwTune+0xa62>
        {
            if (dev->smartPower)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005496:	2b00      	cmp	r3, #0
 8005498:	d008      	beq.n	80054ac <dwTune+0x874>
            {
//                writeValueToBytes(txpower, 0x07274767L, LEN_TX_POWER);
            	writeValueToBytes(txpower, 0x1F1F1F1FL, LEN_TX_POWER);
 800549a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800549e:	2204      	movs	r2, #4
 80054a0:	f04f 311f 	mov.w	r1, #522133279	@ 0x1f1f1f1f
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7fe f864 	bl	8003572 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80054aa:	e0f6      	b.n	800569a <dwTune+0xa62>
            }
            else
            {
                writeValueToBytes(txpower, 0x67676767L, LEN_TX_POWER);
 80054ac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80054b0:	2204      	movs	r2, #4
 80054b2:	f04f 3167 	mov.w	r1, #1734829927	@ 0x67676767
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7fe f85b 	bl	8003572 <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80054bc:	e0ed      	b.n	800569a <dwTune+0xa62>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_3)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80054c4:	2b03      	cmp	r3, #3
 80054c6:	d136      	bne.n	8005536 <dwTune+0x8fe>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d115      	bne.n	80054fe <dwTune+0x8c6>
        {
            if (dev->smartPower)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d007      	beq.n	80054ec <dwTune+0x8b4>
            {
                writeValueToBytes(txpower, 0x0F2F4F6FL, LEN_TX_POWER);
 80054dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80054e0:	2204      	movs	r2, #4
 80054e2:	4977      	ldr	r1, [pc, #476]	@ (80056c0 <dwTune+0xa88>)
 80054e4:	4618      	mov	r0, r3
 80054e6:	f7fe f844 	bl	8003572 <writeValueToBytes>
 80054ea:	e0d7      	b.n	800569c <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x6F6F6F6FL, LEN_TX_POWER);
 80054ec:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80054f0:	2204      	movs	r2, #4
 80054f2:	f04f 316f 	mov.w	r1, #1869573999	@ 0x6f6f6f6f
 80054f6:	4618      	mov	r0, r3
 80054f8:	f7fe f83b 	bl	8003572 <writeValueToBytes>
 80054fc:	e0ce      	b.n	800569c <dwTune+0xa64>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005504:	2b02      	cmp	r3, #2
 8005506:	f040 80c9 	bne.w	800569c <dwTune+0xa64>
        {
            if (dev->smartPower)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005510:	2b00      	cmp	r3, #0
 8005512:	d007      	beq.n	8005524 <dwTune+0x8ec>
            {
                writeValueToBytes(txpower, 0x2B4B6B8BL, LEN_TX_POWER);
 8005514:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005518:	2204      	movs	r2, #4
 800551a:	496a      	ldr	r1, [pc, #424]	@ (80056c4 <dwTune+0xa8c>)
 800551c:	4618      	mov	r0, r3
 800551e:	f7fe f828 	bl	8003572 <writeValueToBytes>
 8005522:	e0bb      	b.n	800569c <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x8B8B8B8BL, LEN_TX_POWER);
 8005524:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005528:	2204      	movs	r2, #4
 800552a:	f04f 318b 	mov.w	r1, #2341178251	@ 0x8b8b8b8b
 800552e:	4618      	mov	r0, r3
 8005530:	f7fe f81f 	bl	8003572 <writeValueToBytes>
 8005534:	e0b2      	b.n	800569c <dwTune+0xa64>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_4)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800553c:	2b04      	cmp	r3, #4
 800553e:	d136      	bne.n	80055ae <dwTune+0x976>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005546:	2b01      	cmp	r3, #1
 8005548:	d115      	bne.n	8005576 <dwTune+0x93e>
        {
            if (dev->smartPower)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005550:	2b00      	cmp	r3, #0
 8005552:	d007      	beq.n	8005564 <dwTune+0x92c>
            {
                writeValueToBytes(txpower, 0x1F1F3F5FL, LEN_TX_POWER);
 8005554:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005558:	2204      	movs	r2, #4
 800555a:	495b      	ldr	r1, [pc, #364]	@ (80056c8 <dwTune+0xa90>)
 800555c:	4618      	mov	r0, r3
 800555e:	f7fe f808 	bl	8003572 <writeValueToBytes>
 8005562:	e09b      	b.n	800569c <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x5F5F5F5FL, LEN_TX_POWER);
 8005564:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005568:	2204      	movs	r2, #4
 800556a:	f04f 315f 	mov.w	r1, #1600085855	@ 0x5f5f5f5f
 800556e:	4618      	mov	r0, r3
 8005570:	f7fd ffff 	bl	8003572 <writeValueToBytes>
 8005574:	e092      	b.n	800569c <dwTune+0xa64>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800557c:	2b02      	cmp	r3, #2
 800557e:	f040 808d 	bne.w	800569c <dwTune+0xa64>
        {
            if (dev->smartPower)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005588:	2b00      	cmp	r3, #0
 800558a:	d007      	beq.n	800559c <dwTune+0x964>
            {
                writeValueToBytes(txpower, 0x3A5A7A9AL, LEN_TX_POWER);
 800558c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005590:	2204      	movs	r2, #4
 8005592:	494e      	ldr	r1, [pc, #312]	@ (80056cc <dwTune+0xa94>)
 8005594:	4618      	mov	r0, r3
 8005596:	f7fd ffec 	bl	8003572 <writeValueToBytes>
 800559a:	e07f      	b.n	800569c <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x9A9A9A9AL, LEN_TX_POWER);
 800559c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80055a0:	2204      	movs	r2, #4
 80055a2:	f04f 319a 	mov.w	r1, #2593823386	@ 0x9a9a9a9a
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7fd ffe3 	bl	8003572 <writeValueToBytes>
 80055ac:	e076      	b.n	800569c <dwTune+0xa64>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_5)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80055b4:	2b05      	cmp	r3, #5
 80055b6:	d135      	bne.n	8005624 <dwTune+0x9ec>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d115      	bne.n	80055ee <dwTune+0x9b6>
        {
            if (dev->smartPower)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d007      	beq.n	80055dc <dwTune+0x9a4>
            {
                writeValueToBytes(txpower, 0x0E082848L, LEN_TX_POWER);
 80055cc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80055d0:	2204      	movs	r2, #4
 80055d2:	493f      	ldr	r1, [pc, #252]	@ (80056d0 <dwTune+0xa98>)
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7fd ffcc 	bl	8003572 <writeValueToBytes>
 80055da:	e05f      	b.n	800569c <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x48484848L, LEN_TX_POWER);
 80055dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80055e0:	2204      	movs	r2, #4
 80055e2:	f04f 3148 	mov.w	r1, #1212696648	@ 0x48484848
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7fd ffc3 	bl	8003572 <writeValueToBytes>
 80055ec:	e056      	b.n	800569c <dwTune+0xa64>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d151      	bne.n	800569c <dwTune+0xa64>
        {
            if (dev->smartPower)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d007      	beq.n	8005612 <dwTune+0x9da>
            {
                writeValueToBytes(txpower, 0x25456585L, LEN_TX_POWER);
 8005602:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005606:	2204      	movs	r2, #4
 8005608:	4932      	ldr	r1, [pc, #200]	@ (80056d4 <dwTune+0xa9c>)
 800560a:	4618      	mov	r0, r3
 800560c:	f7fd ffb1 	bl	8003572 <writeValueToBytes>
 8005610:	e044      	b.n	800569c <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x85858585L, LEN_TX_POWER);
 8005612:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005616:	2204      	movs	r2, #4
 8005618:	f04f 3185 	mov.w	r1, #2240120197	@ 0x85858585
 800561c:	4618      	mov	r0, r3
 800561e:	f7fd ffa8 	bl	8003572 <writeValueToBytes>
 8005622:	e03b      	b.n	800569c <dwTune+0xa64>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_7)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800562a:	2b07      	cmp	r3, #7
 800562c:	d136      	bne.n	800569c <dwTune+0xa64>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005634:	2b01      	cmp	r3, #1
 8005636:	d115      	bne.n	8005664 <dwTune+0xa2c>
        {
            if (dev->smartPower)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800563e:	2b00      	cmp	r3, #0
 8005640:	d007      	beq.n	8005652 <dwTune+0xa1a>
            {
                writeValueToBytes(txpower, 0x32527292L, LEN_TX_POWER);
 8005642:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005646:	2204      	movs	r2, #4
 8005648:	4923      	ldr	r1, [pc, #140]	@ (80056d8 <dwTune+0xaa0>)
 800564a:	4618      	mov	r0, r3
 800564c:	f7fd ff91 	bl	8003572 <writeValueToBytes>
 8005650:	e024      	b.n	800569c <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0x92929292L, LEN_TX_POWER);
 8005652:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005656:	2204      	movs	r2, #4
 8005658:	f04f 3192 	mov.w	r1, #2459079314	@ 0x92929292
 800565c:	4618      	mov	r0, r3
 800565e:	f7fd ff88 	bl	8003572 <writeValueToBytes>
 8005662:	e01b      	b.n	800569c <dwTune+0xa64>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800566a:	2b02      	cmp	r3, #2
 800566c:	d116      	bne.n	800569c <dwTune+0xa64>
        {
            if (dev->smartPower)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005674:	2b00      	cmp	r3, #0
 8005676:	d007      	beq.n	8005688 <dwTune+0xa50>
            {
                writeValueToBytes(txpower, 0x5171B1D1L, LEN_TX_POWER);
 8005678:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800567c:	2204      	movs	r2, #4
 800567e:	4917      	ldr	r1, [pc, #92]	@ (80056dc <dwTune+0xaa4>)
 8005680:	4618      	mov	r0, r3
 8005682:	f7fd ff76 	bl	8003572 <writeValueToBytes>
 8005686:	e009      	b.n	800569c <dwTune+0xa64>
            }
            else
            {
                writeValueToBytes(txpower, 0xD1D1D1D1L, LEN_TX_POWER);
 8005688:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800568c:	2204      	movs	r2, #4
 800568e:	f04f 31d1 	mov.w	r1, #3520188881	@ 0xd1d1d1d1
 8005692:	4618      	mov	r0, r3
 8005694:	f7fd ff6d 	bl	8003572 <writeValueToBytes>
 8005698:	e000      	b.n	800569c <dwTune+0xa64>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800569a:	bf00      	nop
    {
        // TODO proper error/warning handling
    }
    // Crystal calibration from OTP (if available)
    uint8_t buf_otp[4];
    readBytesOTP(dev, 0x01E, buf_otp);
 800569c:	f107 030c 	add.w	r3, r7, #12
 80056a0:	461a      	mov	r2, r3
 80056a2:	211e      	movs	r1, #30
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f7fd ff85 	bl	80035b4 <readBytesOTP>
    if (buf_otp[0] == 0)
 80056aa:	7b3b      	ldrb	r3, [r7, #12]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d117      	bne.n	80056e0 <dwTune+0xaa8>
    {
        // No trim value available from OTP, use midrange value of 0x10
        writeValueToBytes(fsxtalt, ((0x10 & 0x1F) | 0x60), LEN_FS_XTALT);
 80056b0:	f107 0310 	add.w	r3, r7, #16
 80056b4:	2201      	movs	r2, #1
 80056b6:	2170      	movs	r1, #112	@ 0x70
 80056b8:	4618      	mov	r0, r3
 80056ba:	f7fd ff5a 	bl	8003572 <writeValueToBytes>
 80056be:	e01a      	b.n	80056f6 <dwTune+0xabe>
 80056c0:	0f2f4f6f 	.word	0x0f2f4f6f
 80056c4:	2b4b6b8b 	.word	0x2b4b6b8b
 80056c8:	1f1f3f5f 	.word	0x1f1f3f5f
 80056cc:	3a5a7a9a 	.word	0x3a5a7a9a
 80056d0:	0e082848 	.word	0x0e082848
 80056d4:	25456585 	.word	0x25456585
 80056d8:	32527292 	.word	0x32527292
 80056dc:	5171b1d1 	.word	0x5171b1d1
    }
    else
    {
        writeValueToBytes(fsxtalt, ((buf_otp[0] & 0x1F) | 0x60), LEN_FS_XTALT);
 80056e0:	7b3b      	ldrb	r3, [r7, #12]
 80056e2:	f003 031f 	and.w	r3, r3, #31
 80056e6:	f043 0160 	orr.w	r1, r3, #96	@ 0x60
 80056ea:	f107 0310 	add.w	r3, r7, #16
 80056ee:	2201      	movs	r2, #1
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7fd ff3e 	bl	8003572 <writeValueToBytes>
    }
    // write configuration back to chip
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE1_SUB, agctune1, LEN_AGC_TUNE1);
 80056f6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80056fa:	2202      	movs	r2, #2
 80056fc:	9200      	str	r2, [sp, #0]
 80056fe:	2204      	movs	r2, #4
 8005700:	2123      	movs	r1, #35	@ 0x23
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 f9ba 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE2_SUB, agctune2, LEN_AGC_TUNE2);
 8005708:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800570c:	2204      	movs	r2, #4
 800570e:	9200      	str	r2, [sp, #0]
 8005710:	220c      	movs	r2, #12
 8005712:	2123      	movs	r1, #35	@ 0x23
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 f9b1 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE3_SUB, agctune3, LEN_AGC_TUNE3);
 800571a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800571e:	2202      	movs	r2, #2
 8005720:	9200      	str	r2, [sp, #0]
 8005722:	2212      	movs	r2, #18
 8005724:	2123      	movs	r1, #35	@ 0x23
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f9a8 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE0b_SUB, drxtune0b, LEN_DRX_TUNE0b);
 800572c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005730:	2202      	movs	r2, #2
 8005732:	9200      	str	r2, [sp, #0]
 8005734:	2202      	movs	r2, #2
 8005736:	2127      	movs	r1, #39	@ 0x27
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 f99f 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1a_SUB, drxtune1a, LEN_DRX_TUNE1a);
 800573e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8005742:	2202      	movs	r2, #2
 8005744:	9200      	str	r2, [sp, #0]
 8005746:	2204      	movs	r2, #4
 8005748:	2127      	movs	r1, #39	@ 0x27
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 f996 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1b_SUB, drxtune1b, LEN_DRX_TUNE1b);
 8005750:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8005754:	2202      	movs	r2, #2
 8005756:	9200      	str	r2, [sp, #0]
 8005758:	2206      	movs	r2, #6
 800575a:	2127      	movs	r1, #39	@ 0x27
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f000 f98d 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE2_SUB, drxtune2, LEN_DRX_TUNE2);
 8005762:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8005766:	2204      	movs	r2, #4
 8005768:	9200      	str	r2, [sp, #0]
 800576a:	2208      	movs	r2, #8
 800576c:	2127      	movs	r1, #39	@ 0x27
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f984 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE4H_SUB, drxtune4H, LEN_DRX_TUNE4H);
 8005774:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005778:	2202      	movs	r2, #2
 800577a:	9200      	str	r2, [sp, #0]
 800577c:	2226      	movs	r2, #38	@ 0x26
 800577e:	2127      	movs	r1, #39	@ 0x27
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 f97b 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG1_SUB, ldecfg1, LEN_LDE_CFG1);
 8005786:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800578a:	2201      	movs	r2, #1
 800578c:	9200      	str	r2, [sp, #0]
 800578e:	f640 0206 	movw	r2, #2054	@ 0x806
 8005792:	212e      	movs	r1, #46	@ 0x2e
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f000 f971 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG2_SUB, ldecfg2, LEN_LDE_CFG2);
 800579a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800579e:	2202      	movs	r2, #2
 80057a0:	9200      	str	r2, [sp, #0]
 80057a2:	f641 0206 	movw	r2, #6150	@ 0x1806
 80057a6:	212e      	movs	r1, #46	@ 0x2e
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 f967 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_REPC_SUB, lderepc, LEN_LDE_REPC);
 80057ae:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80057b2:	2202      	movs	r2, #2
 80057b4:	9200      	str	r2, [sp, #0]
 80057b6:	f642 0204 	movw	r2, #10244	@ 0x2804
 80057ba:	212e      	movs	r1, #46	@ 0x2e
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f000 f95d 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, TX_POWER, NO_SUB, txpower, LEN_TX_POWER);
 80057c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80057c6:	2204      	movs	r2, #4
 80057c8:	9200      	str	r2, [sp, #0]
 80057ca:	2200      	movs	r2, #0
 80057cc:	211e      	movs	r1, #30
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f954 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_RXCTRLH_SUB, rfrxctrlh, LEN_RF_RXCTRLH);
 80057d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80057d8:	2201      	movs	r2, #1
 80057da:	9200      	str	r2, [sp, #0]
 80057dc:	220b      	movs	r2, #11
 80057de:	2128      	movs	r1, #40	@ 0x28
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 f94b 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_TXCTRL_SUB, rftxctrl, LEN_RF_TXCTRL);
 80057e6:	f107 0320 	add.w	r3, r7, #32
 80057ea:	2204      	movs	r2, #4
 80057ec:	9200      	str	r2, [sp, #0]
 80057ee:	220c      	movs	r2, #12
 80057f0:	2128      	movs	r1, #40	@ 0x28
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f942 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, TX_CAL, TC_PGDELAY_SUB, tcpgdelay, LEN_TC_PGDELAY);
 80057f8:	f107 031c 	add.w	r3, r7, #28
 80057fc:	2201      	movs	r2, #1
 80057fe:	9200      	str	r2, [sp, #0]
 8005800:	220b      	movs	r2, #11
 8005802:	212a      	movs	r1, #42	@ 0x2a
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f939 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLTUNE_SUB, fsplltune, LEN_FS_PLLTUNE);
 800580a:	f107 0314 	add.w	r3, r7, #20
 800580e:	2201      	movs	r2, #1
 8005810:	9200      	str	r2, [sp, #0]
 8005812:	220b      	movs	r2, #11
 8005814:	212b      	movs	r1, #43	@ 0x2b
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f930 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLCFG_SUB, fspllcfg, LEN_FS_PLLCFG);
 800581c:	f107 0318 	add.w	r3, r7, #24
 8005820:	2204      	movs	r2, #4
 8005822:	9200      	str	r2, [sp, #0]
 8005824:	2207      	movs	r2, #7
 8005826:	212b      	movs	r1, #43	@ 0x2b
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 f927 	bl	8005a7c <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_XTALT_SUB, fsxtalt, LEN_FS_XTALT);
 800582e:	f107 0310 	add.w	r3, r7, #16
 8005832:	2201      	movs	r2, #1
 8005834:	9200      	str	r2, [sp, #0]
 8005836:	220e      	movs	r2, #14
 8005838:	212b      	movs	r1, #43	@ 0x2b
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f91e 	bl	8005a7c <dwSpiWrite>
}
 8005840:	bf00      	nop
 8005842:	3758      	adds	r7, #88	@ 0x58
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <spiWrite>:

uint16_t buffer[64];

static void spiWrite(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                     const void *data, size_t dataLength)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b084      	sub	sp, #16
 800584c:	af00      	add	r7, sp, #0
 800584e:	60f8      	str	r0, [r7, #12]
 8005850:	60b9      	str	r1, [r7, #8]
 8005852:	607a      	str	r2, [r7, #4]
 8005854:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 8005856:	2200      	movs	r2, #0
 8005858:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800585c:	4813      	ldr	r0, [pc, #76]	@ (80058ac <spiWrite+0x64>)
 800585e:	f001 fae5 	bl	8006e2c <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	68b9      	ldr	r1, [r7, #8]
 8005866:	4812      	ldr	r0, [pc, #72]	@ (80058b0 <spiWrite+0x68>)
 8005868:	f005 fca1 	bl	800b1ae <memcpy>
    HAL_SPI_Transmit(&hspi2, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	b29a      	uxth	r2, r3
 8005870:	f04f 33ff 	mov.w	r3, #4294967295
 8005874:	490e      	ldr	r1, [pc, #56]	@ (80058b0 <spiWrite+0x68>)
 8005876:	480f      	ldr	r0, [pc, #60]	@ (80058b4 <spiWrite+0x6c>)
 8005878:	f002 f813 	bl	80078a2 <HAL_SPI_Transmit>
    memcpy(buffer, data, dataLength);
 800587c:	69ba      	ldr	r2, [r7, #24]
 800587e:	6839      	ldr	r1, [r7, #0]
 8005880:	480b      	ldr	r0, [pc, #44]	@ (80058b0 <spiWrite+0x68>)
 8005882:	f005 fc94 	bl	800b1ae <memcpy>
    HAL_SPI_Transmit(&hspi2, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	b29a      	uxth	r2, r3
 800588a:	f04f 33ff 	mov.w	r3, #4294967295
 800588e:	4908      	ldr	r1, [pc, #32]	@ (80058b0 <spiWrite+0x68>)
 8005890:	4808      	ldr	r0, [pc, #32]	@ (80058b4 <spiWrite+0x6c>)
 8005892:	f002 f806 	bl	80078a2 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 8005896:	2201      	movs	r2, #1
 8005898:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800589c:	4803      	ldr	r0, [pc, #12]	@ (80058ac <spiWrite+0x64>)
 800589e:	f001 fac5 	bl	8006e2c <HAL_GPIO_WritePin>
}
 80058a2:	bf00      	nop
 80058a4:	3710      	adds	r7, #16
 80058a6:	46bd      	mov	sp, r7
 80058a8:	bd80      	pop	{r7, pc}
 80058aa:	bf00      	nop
 80058ac:	40020400 	.word	0x40020400
 80058b0:	200007a8 	.word	0x200007a8
 80058b4:	200005d4 	.word	0x200005d4

080058b8 <spiRead>:

static void spiRead(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                    void *data, size_t dataLength)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
 80058c4:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 80058c6:	2200      	movs	r2, #0
 80058c8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80058cc:	4813      	ldr	r0, [pc, #76]	@ (800591c <spiRead+0x64>)
 80058ce:	f001 faad 	bl	8006e2c <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	68b9      	ldr	r1, [r7, #8]
 80058d6:	4812      	ldr	r0, [pc, #72]	@ (8005920 <spiRead+0x68>)
 80058d8:	f005 fc69 	bl	800b1ae <memcpy>
    HAL_SPI_Transmit(&hspi2, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	b29a      	uxth	r2, r3
 80058e0:	f04f 33ff 	mov.w	r3, #4294967295
 80058e4:	490e      	ldr	r1, [pc, #56]	@ (8005920 <spiRead+0x68>)
 80058e6:	480f      	ldr	r0, [pc, #60]	@ (8005924 <spiRead+0x6c>)
 80058e8:	f001 ffdb 	bl	80078a2 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi2, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 80058ec:	69bb      	ldr	r3, [r7, #24]
 80058ee:	b29a      	uxth	r2, r3
 80058f0:	f04f 33ff 	mov.w	r3, #4294967295
 80058f4:	490a      	ldr	r1, [pc, #40]	@ (8005920 <spiRead+0x68>)
 80058f6:	480b      	ldr	r0, [pc, #44]	@ (8005924 <spiRead+0x6c>)
 80058f8:	f002 f90f 	bl	8007b1a <HAL_SPI_Receive>
    memcpy(data, buffer, dataLength);
 80058fc:	69ba      	ldr	r2, [r7, #24]
 80058fe:	4908      	ldr	r1, [pc, #32]	@ (8005920 <spiRead+0x68>)
 8005900:	6838      	ldr	r0, [r7, #0]
 8005902:	f005 fc54 	bl	800b1ae <memcpy>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 8005906:	2201      	movs	r2, #1
 8005908:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800590c:	4803      	ldr	r0, [pc, #12]	@ (800591c <spiRead+0x64>)
 800590e:	f001 fa8d 	bl	8006e2c <HAL_GPIO_WritePin>
}
 8005912:	bf00      	nop
 8005914:	3710      	adds	r7, #16
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	40020400 	.word	0x40020400
 8005920:	200007a8 	.word	0x200007a8
 8005924:	200005d4 	.word	0x200005d4

08005928 <spiSetSpeed>:

static void spiSetSpeed(dwDeviceTypes_t *dev, dwSpiSpeed_t speed)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	460b      	mov	r3, r1
 8005932:	70fb      	strb	r3, [r7, #3]
    if (speed == dwSpiSpeedLow)
 8005934:	78fb      	ldrb	r3, [r7, #3]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d106      	bne.n	8005948 <spiSetSpeed+0x20>
    {
    	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800593a:	4b08      	ldr	r3, [pc, #32]	@ (800595c <spiSetSpeed+0x34>)
 800593c:	2218      	movs	r2, #24
 800593e:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi2);
 8005940:	4806      	ldr	r0, [pc, #24]	@ (800595c <spiSetSpeed+0x34>)
 8005942:	f001 ff25 	bl	8007790 <HAL_SPI_Init>
    else
    {
    	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
        HAL_SPI_Init(&hspi2);
    }
}
 8005946:	e005      	b.n	8005954 <spiSetSpeed+0x2c>
    	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005948:	4b04      	ldr	r3, [pc, #16]	@ (800595c <spiSetSpeed+0x34>)
 800594a:	2200      	movs	r2, #0
 800594c:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi2);
 800594e:	4803      	ldr	r0, [pc, #12]	@ (800595c <spiSetSpeed+0x34>)
 8005950:	f001 ff1e 	bl	8007790 <HAL_SPI_Init>
}
 8005954:	bf00      	nop
 8005956:	3708      	adds	r7, #8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	200005d4 	.word	0x200005d4

08005960 <reset>:

static void reset(dwDeviceTypes_t *dev)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 0);
 8005968:	2200      	movs	r2, #0
 800596a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800596e:	4808      	ldr	r0, [pc, #32]	@ (8005990 <reset+0x30>)
 8005970:	f001 fa5c 	bl	8006e2c <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8005974:	2002      	movs	r0, #2
 8005976:	f000 f961 	bl	8005c3c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
 800597a:	2201      	movs	r2, #1
 800597c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005980:	4803      	ldr	r0, [pc, #12]	@ (8005990 <reset+0x30>)
 8005982:	f001 fa53 	bl	8006e2c <HAL_GPIO_WritePin>
}
 8005986:	bf00      	nop
 8005988:	3708      	adds	r7, #8
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	40020c00 	.word	0x40020c00

08005994 <delayms>:
    HAL_Delay(2);
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
}

static void delayms(dwDeviceTypes_t *dev, unsigned int delay)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
    HAL_Delay(delay);
 800599e:	6838      	ldr	r0, [r7, #0]
 80059a0:	f000 f94c 	bl	8005c3c <HAL_Delay>
}
 80059a4:	bf00      	nop
 80059a6:	3708      	adds	r7, #8
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <dwSpiRead>:
#include "dw_spi.h"

void dwSpiRead(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, void *data, size_t length)
{
 80059ac:	b590      	push	{r4, r7, lr}
 80059ae:	b089      	sub	sp, #36	@ 0x24
 80059b0:	af02      	add	r7, sp, #8
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	607a      	str	r2, [r7, #4]
 80059b6:	603b      	str	r3, [r7, #0]
 80059b8:	460b      	mov	r3, r1
 80059ba:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 80059bc:	2301      	movs	r3, #1
 80059be:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 80059c0:	7afb      	ldrb	r3, [r7, #11]
 80059c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d01c      	beq.n	8005a0a <dwSpiRead+0x5e>
    {
        header[0] |= 0x40;
 80059d0:	7c3b      	ldrb	r3, [r7, #16]
 80059d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059e2:	b2db      	uxtb	r3, r3
 80059e4:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	09db      	lsrs	r3, r3, #7
 80059ea:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 80059ec:	2302      	movs	r3, #2
 80059ee:	617b      	str	r3, [r7, #20]
        if (address != 0)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d009      	beq.n	8005a0a <dwSpiRead+0x5e>
        {
            header[1] |= 0x80;
 80059f6:	7c7b      	ldrb	r3, [r7, #17]
 80059f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 8005a06:	2303      	movs	r3, #3
 8005a08:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiRead(dev, header, headerLength, data, length);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681c      	ldr	r4, [r3, #0]
 8005a10:	f107 0110 	add.w	r1, r7, #16
 8005a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	697a      	ldr	r2, [r7, #20]
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	47a0      	blx	r4
}
 8005a20:	bf00      	nop
 8005a22:	371c      	adds	r7, #28
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd90      	pop	{r4, r7, pc}

08005a28 <dwSpiRead16>:

uint16_t dwSpiRead16(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b088      	sub	sp, #32
 8005a2c:	af02      	add	r7, sp, #8
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	460b      	mov	r3, r1
 8005a32:	607a      	str	r2, [r7, #4]
 8005a34:	72fb      	strb	r3, [r7, #11]
    uint16_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 8005a36:	f107 0316 	add.w	r3, r7, #22
 8005a3a:	7af9      	ldrb	r1, [r7, #11]
 8005a3c:	2202      	movs	r2, #2
 8005a3e:	9200      	str	r2, [sp, #0]
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f7ff ffb2 	bl	80059ac <dwSpiRead>
    return data;
 8005a48:	8afb      	ldrh	r3, [r7, #22]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3718      	adds	r7, #24
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}

08005a52 <dwSpiRead32>:

uint32_t dwSpiRead32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 8005a52:	b580      	push	{r7, lr}
 8005a54:	b088      	sub	sp, #32
 8005a56:	af02      	add	r7, sp, #8
 8005a58:	60f8      	str	r0, [r7, #12]
 8005a5a:	460b      	mov	r3, r1
 8005a5c:	607a      	str	r2, [r7, #4]
 8005a5e:	72fb      	strb	r3, [r7, #11]
    uint32_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 8005a60:	f107 0314 	add.w	r3, r7, #20
 8005a64:	7af9      	ldrb	r1, [r7, #11]
 8005a66:	2204      	movs	r2, #4
 8005a68:	9200      	str	r2, [sp, #0]
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	68f8      	ldr	r0, [r7, #12]
 8005a6e:	f7ff ff9d 	bl	80059ac <dwSpiRead>
    return data;
 8005a72:	697b      	ldr	r3, [r7, #20]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3718      	adds	r7, #24
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <dwSpiWrite>:

void dwSpiWrite(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, const void *data, size_t length)
{
 8005a7c:	b590      	push	{r4, r7, lr}
 8005a7e:	b089      	sub	sp, #36	@ 0x24
 8005a80:	af02      	add	r7, sp, #8
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	607a      	str	r2, [r7, #4]
 8005a86:	603b      	str	r3, [r7, #0]
 8005a88:	460b      	mov	r3, r1
 8005a8a:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 8005a90:	7afb      	ldrb	r3, [r7, #11]
 8005a92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	743b      	strb	r3, [r7, #16]
    header[0] |= 0x80;
 8005a9a:	7c3b      	ldrb	r3, [r7, #16]
 8005a9c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d01c      	beq.n	8005ae4 <dwSpiWrite+0x68>
    {
        header[0] |= 0x40;
 8005aaa:	7c3b      	ldrb	r3, [r7, #16]
 8005aac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	09db      	lsrs	r3, r3, #7
 8005ac4:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 8005ac6:	2302      	movs	r3, #2
 8005ac8:	617b      	str	r3, [r7, #20]
        if (address != 0)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d009      	beq.n	8005ae4 <dwSpiWrite+0x68>
        {
            header[1] |= 0x80;
 8005ad0:	7c7b      	ldrb	r3, [r7, #17]
 8005ad2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiWrite(dev, header, headerLength, data, length);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685c      	ldr	r4, [r3, #4]
 8005aea:	f107 0110 	add.w	r1, r7, #16
 8005aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	697a      	ldr	r2, [r7, #20]
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	47a0      	blx	r4
}
 8005afa:	bf00      	nop
 8005afc:	371c      	adds	r7, #28
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd90      	pop	{r4, r7, pc}

08005b02 <dwSpiWrite8>:

void dwSpiWrite8(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint8_t data)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b086      	sub	sp, #24
 8005b06:	af02      	add	r7, sp, #8
 8005b08:	60f8      	str	r0, [r7, #12]
 8005b0a:	607a      	str	r2, [r7, #4]
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	460b      	mov	r3, r1
 8005b10:	72fb      	strb	r3, [r7, #11]
 8005b12:	4613      	mov	r3, r2
 8005b14:	72bb      	strb	r3, [r7, #10]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 8005b16:	f107 030a 	add.w	r3, r7, #10
 8005b1a:	7af9      	ldrb	r1, [r7, #11]
 8005b1c:	2201      	movs	r2, #1
 8005b1e:	9200      	str	r2, [sp, #0]
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	f7ff ffaa 	bl	8005a7c <dwSpiWrite>
}
 8005b28:	bf00      	nop
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <dwSpiWrite32>:

void dwSpiWrite32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint32_t data)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b086      	sub	sp, #24
 8005b34:	af02      	add	r7, sp, #8
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	607a      	str	r2, [r7, #4]
 8005b3a:	603b      	str	r3, [r7, #0]
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	72fb      	strb	r3, [r7, #11]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 8005b40:	463b      	mov	r3, r7
 8005b42:	7af9      	ldrb	r1, [r7, #11]
 8005b44:	2204      	movs	r2, #4
 8005b46:	9200      	str	r2, [sp, #0]
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f7ff ff96 	bl	8005a7c <dwSpiWrite>
}
 8005b50:	bf00      	nop
 8005b52:	3710      	adds	r7, #16
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005b5c:	4b0e      	ldr	r3, [pc, #56]	@ (8005b98 <HAL_Init+0x40>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a0d      	ldr	r2, [pc, #52]	@ (8005b98 <HAL_Init+0x40>)
 8005b62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005b68:	4b0b      	ldr	r3, [pc, #44]	@ (8005b98 <HAL_Init+0x40>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a0a      	ldr	r2, [pc, #40]	@ (8005b98 <HAL_Init+0x40>)
 8005b6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005b72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005b74:	4b08      	ldr	r3, [pc, #32]	@ (8005b98 <HAL_Init+0x40>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a07      	ldr	r2, [pc, #28]	@ (8005b98 <HAL_Init+0x40>)
 8005b7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b80:	2003      	movs	r0, #3
 8005b82:	f000 f965 	bl	8005e50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005b86:	200f      	movs	r0, #15
 8005b88:	f000 f808 	bl	8005b9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005b8c:	f7fd f93c 	bl	8002e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	bf00      	nop
 8005b98:	40023c00 	.word	0x40023c00

08005b9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005ba4:	4b12      	ldr	r3, [pc, #72]	@ (8005bf0 <HAL_InitTick+0x54>)
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	4b12      	ldr	r3, [pc, #72]	@ (8005bf4 <HAL_InitTick+0x58>)
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	4619      	mov	r1, r3
 8005bae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005bb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8005bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 f981 	bl	8005ec2 <HAL_SYSTICK_Config>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e00e      	b.n	8005be8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2b0f      	cmp	r3, #15
 8005bce:	d80a      	bhi.n	8005be6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	6879      	ldr	r1, [r7, #4]
 8005bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd8:	f000 f945 	bl	8005e66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005bdc:	4a06      	ldr	r2, [pc, #24]	@ (8005bf8 <HAL_InitTick+0x5c>)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
 8005be4:	e000      	b.n	8005be8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3708      	adds	r7, #8
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	20000060 	.word	0x20000060
 8005bf4:	2000007c 	.word	0x2000007c
 8005bf8:	20000078 	.word	0x20000078

08005bfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005c00:	4b06      	ldr	r3, [pc, #24]	@ (8005c1c <HAL_IncTick+0x20>)
 8005c02:	781b      	ldrb	r3, [r3, #0]
 8005c04:	461a      	mov	r2, r3
 8005c06:	4b06      	ldr	r3, [pc, #24]	@ (8005c20 <HAL_IncTick+0x24>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4413      	add	r3, r2
 8005c0c:	4a04      	ldr	r2, [pc, #16]	@ (8005c20 <HAL_IncTick+0x24>)
 8005c0e:	6013      	str	r3, [r2, #0]
}
 8005c10:	bf00      	nop
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr
 8005c1a:	bf00      	nop
 8005c1c:	2000007c 	.word	0x2000007c
 8005c20:	20000828 	.word	0x20000828

08005c24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
  return uwTick;
 8005c28:	4b03      	ldr	r3, [pc, #12]	@ (8005c38 <HAL_GetTick+0x14>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	20000828 	.word	0x20000828

08005c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005c44:	f7ff ffee 	bl	8005c24 <HAL_GetTick>
 8005c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c54:	d005      	beq.n	8005c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005c56:	4b0a      	ldr	r3, [pc, #40]	@ (8005c80 <HAL_Delay+0x44>)
 8005c58:	781b      	ldrb	r3, [r3, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	4413      	add	r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005c62:	bf00      	nop
 8005c64:	f7ff ffde 	bl	8005c24 <HAL_GetTick>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d8f7      	bhi.n	8005c64 <HAL_Delay+0x28>
  {
  }
}
 8005c74:	bf00      	nop
 8005c76:	bf00      	nop
 8005c78:	3710      	adds	r7, #16
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	2000007c 	.word	0x2000007c

08005c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f003 0307 	and.w	r3, r3, #7
 8005c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c94:	4b0c      	ldr	r3, [pc, #48]	@ (8005cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005cb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005cb6:	4a04      	ldr	r2, [pc, #16]	@ (8005cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	60d3      	str	r3, [r2, #12]
}
 8005cbc:	bf00      	nop
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	e000ed00 	.word	0xe000ed00

08005ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005cd0:	4b04      	ldr	r3, [pc, #16]	@ (8005ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	0a1b      	lsrs	r3, r3, #8
 8005cd6:	f003 0307 	and.w	r3, r3, #7
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr
 8005ce4:	e000ed00 	.word	0xe000ed00

08005ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b083      	sub	sp, #12
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	4603      	mov	r3, r0
 8005cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	db0b      	blt.n	8005d12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cfa:	79fb      	ldrb	r3, [r7, #7]
 8005cfc:	f003 021f 	and.w	r2, r3, #31
 8005d00:	4907      	ldr	r1, [pc, #28]	@ (8005d20 <__NVIC_EnableIRQ+0x38>)
 8005d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d06:	095b      	lsrs	r3, r3, #5
 8005d08:	2001      	movs	r0, #1
 8005d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8005d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d12:	bf00      	nop
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop
 8005d20:	e000e100 	.word	0xe000e100

08005d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	6039      	str	r1, [r7, #0]
 8005d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	db0a      	blt.n	8005d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	b2da      	uxtb	r2, r3
 8005d3c:	490c      	ldr	r1, [pc, #48]	@ (8005d70 <__NVIC_SetPriority+0x4c>)
 8005d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d42:	0112      	lsls	r2, r2, #4
 8005d44:	b2d2      	uxtb	r2, r2
 8005d46:	440b      	add	r3, r1
 8005d48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d4c:	e00a      	b.n	8005d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	b2da      	uxtb	r2, r3
 8005d52:	4908      	ldr	r1, [pc, #32]	@ (8005d74 <__NVIC_SetPriority+0x50>)
 8005d54:	79fb      	ldrb	r3, [r7, #7]
 8005d56:	f003 030f 	and.w	r3, r3, #15
 8005d5a:	3b04      	subs	r3, #4
 8005d5c:	0112      	lsls	r2, r2, #4
 8005d5e:	b2d2      	uxtb	r2, r2
 8005d60:	440b      	add	r3, r1
 8005d62:	761a      	strb	r2, [r3, #24]
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr
 8005d70:	e000e100 	.word	0xe000e100
 8005d74:	e000ed00 	.word	0xe000ed00

08005d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b089      	sub	sp, #36	@ 0x24
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f003 0307 	and.w	r3, r3, #7
 8005d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	f1c3 0307 	rsb	r3, r3, #7
 8005d92:	2b04      	cmp	r3, #4
 8005d94:	bf28      	it	cs
 8005d96:	2304      	movcs	r3, #4
 8005d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	3304      	adds	r3, #4
 8005d9e:	2b06      	cmp	r3, #6
 8005da0:	d902      	bls.n	8005da8 <NVIC_EncodePriority+0x30>
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	3b03      	subs	r3, #3
 8005da6:	e000      	b.n	8005daa <NVIC_EncodePriority+0x32>
 8005da8:	2300      	movs	r3, #0
 8005daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dac:	f04f 32ff 	mov.w	r2, #4294967295
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	fa02 f303 	lsl.w	r3, r2, r3
 8005db6:	43da      	mvns	r2, r3
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	401a      	ands	r2, r3
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8005dca:	43d9      	mvns	r1, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dd0:	4313      	orrs	r3, r2
         );
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3724      	adds	r7, #36	@ 0x24
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
	...

08005de0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8005de0:	b480      	push	{r7}
 8005de2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005de4:	f3bf 8f4f 	dsb	sy
}
 8005de8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005dea:	4b06      	ldr	r3, [pc, #24]	@ (8005e04 <__NVIC_SystemReset+0x24>)
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005df2:	4904      	ldr	r1, [pc, #16]	@ (8005e04 <__NVIC_SystemReset+0x24>)
 8005df4:	4b04      	ldr	r3, [pc, #16]	@ (8005e08 <__NVIC_SystemReset+0x28>)
 8005df6:	4313      	orrs	r3, r2
 8005df8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8005dfa:	f3bf 8f4f 	dsb	sy
}
 8005dfe:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005e00:	bf00      	nop
 8005e02:	e7fd      	b.n	8005e00 <__NVIC_SystemReset+0x20>
 8005e04:	e000ed00 	.word	0xe000ed00
 8005e08:	05fa0004 	.word	0x05fa0004

08005e0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	3b01      	subs	r3, #1
 8005e18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e1c:	d301      	bcc.n	8005e22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e00f      	b.n	8005e42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e22:	4a0a      	ldr	r2, [pc, #40]	@ (8005e4c <SysTick_Config+0x40>)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	3b01      	subs	r3, #1
 8005e28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e2a:	210f      	movs	r1, #15
 8005e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e30:	f7ff ff78 	bl	8005d24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e34:	4b05      	ldr	r3, [pc, #20]	@ (8005e4c <SysTick_Config+0x40>)
 8005e36:	2200      	movs	r2, #0
 8005e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e3a:	4b04      	ldr	r3, [pc, #16]	@ (8005e4c <SysTick_Config+0x40>)
 8005e3c:	2207      	movs	r2, #7
 8005e3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3708      	adds	r7, #8
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	e000e010 	.word	0xe000e010

08005e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b082      	sub	sp, #8
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f7ff ff13 	bl	8005c84 <__NVIC_SetPriorityGrouping>
}
 8005e5e:	bf00      	nop
 8005e60:	3708      	adds	r7, #8
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}

08005e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e66:	b580      	push	{r7, lr}
 8005e68:	b086      	sub	sp, #24
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	60b9      	str	r1, [r7, #8]
 8005e70:	607a      	str	r2, [r7, #4]
 8005e72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e74:	2300      	movs	r3, #0
 8005e76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e78:	f7ff ff28 	bl	8005ccc <__NVIC_GetPriorityGrouping>
 8005e7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	68b9      	ldr	r1, [r7, #8]
 8005e82:	6978      	ldr	r0, [r7, #20]
 8005e84:	f7ff ff78 	bl	8005d78 <NVIC_EncodePriority>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e8e:	4611      	mov	r1, r2
 8005e90:	4618      	mov	r0, r3
 8005e92:	f7ff ff47 	bl	8005d24 <__NVIC_SetPriority>
}
 8005e96:	bf00      	nop
 8005e98:	3718      	adds	r7, #24
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b082      	sub	sp, #8
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f7ff ff1b 	bl	8005ce8 <__NVIC_EnableIRQ>
}
 8005eb2:	bf00      	nop
 8005eb4:	3708      	adds	r7, #8
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}

08005eba <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8005eba:	b580      	push	{r7, lr}
 8005ebc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8005ebe:	f7ff ff8f 	bl	8005de0 <__NVIC_SystemReset>

08005ec2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	b082      	sub	sp, #8
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7ff ff9e 	bl	8005e0c <SysTick_Config>
 8005ed0:	4603      	mov	r3, r0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
	...

08005edc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005ee8:	f7ff fe9c 	bl	8005c24 <HAL_GetTick>
 8005eec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d101      	bne.n	8005ef8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e099      	b.n	800602c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2202      	movs	r2, #2
 8005efc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f022 0201 	bic.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f18:	e00f      	b.n	8005f3a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f1a:	f7ff fe83 	bl	8005c24 <HAL_GetTick>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	2b05      	cmp	r3, #5
 8005f26:	d908      	bls.n	8005f3a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2220      	movs	r2, #32
 8005f2c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2203      	movs	r2, #3
 8005f32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e078      	b.n	800602c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f003 0301 	and.w	r3, r3, #1
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d1e8      	bne.n	8005f1a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f50:	697a      	ldr	r2, [r7, #20]
 8005f52:	4b38      	ldr	r3, [pc, #224]	@ (8006034 <HAL_DMA_Init+0x158>)
 8005f54:	4013      	ands	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685a      	ldr	r2, [r3, #4]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f66:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f72:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	699b      	ldr	r3, [r3, #24]
 8005f78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f7e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f86:	697a      	ldr	r2, [r7, #20]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f90:	2b04      	cmp	r3, #4
 8005f92:	d107      	bne.n	8005fa4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	697a      	ldr	r2, [r7, #20]
 8005faa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	f023 0307 	bic.w	r3, r3, #7
 8005fba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fca:	2b04      	cmp	r3, #4
 8005fcc:	d117      	bne.n	8005ffe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd2:	697a      	ldr	r2, [r7, #20]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d00e      	beq.n	8005ffe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f000 fb01 	bl	80065e8 <DMA_CheckFifoParam>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d008      	beq.n	8005ffe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2240      	movs	r2, #64	@ 0x40
 8005ff0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e016      	b.n	800602c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 fab8 	bl	800657c <DMA_CalcBaseAndBitshift>
 800600c:	4603      	mov	r3, r0
 800600e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006014:	223f      	movs	r2, #63	@ 0x3f
 8006016:	409a      	lsls	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	3718      	adds	r7, #24
 8006030:	46bd      	mov	sp, r7
 8006032:	bd80      	pop	{r7, pc}
 8006034:	f010803f 	.word	0xf010803f

08006038 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b086      	sub	sp, #24
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	607a      	str	r2, [r7, #4]
 8006044:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006046:	2300      	movs	r3, #0
 8006048:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800604e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006056:	2b01      	cmp	r3, #1
 8006058:	d101      	bne.n	800605e <HAL_DMA_Start_IT+0x26>
 800605a:	2302      	movs	r3, #2
 800605c:	e040      	b.n	80060e0 <HAL_DMA_Start_IT+0xa8>
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800606c:	b2db      	uxtb	r3, r3
 800606e:	2b01      	cmp	r3, #1
 8006070:	d12f      	bne.n	80060d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2202      	movs	r2, #2
 8006076:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2200      	movs	r2, #0
 800607e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	68b9      	ldr	r1, [r7, #8]
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f000 fa4a 	bl	8006520 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006090:	223f      	movs	r2, #63	@ 0x3f
 8006092:	409a      	lsls	r2, r3
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f042 0216 	orr.w	r2, r2, #22
 80060a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d007      	beq.n	80060c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f042 0208 	orr.w	r2, r2, #8
 80060be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f042 0201 	orr.w	r2, r2, #1
 80060ce:	601a      	str	r2, [r3, #0]
 80060d0:	e005      	b.n	80060de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80060da:	2302      	movs	r3, #2
 80060dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80060de:	7dfb      	ldrb	r3, [r7, #23]
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3718      	adds	r7, #24
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060f4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80060f6:	f7ff fd95 	bl	8005c24 <HAL_GetTick>
 80060fa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006102:	b2db      	uxtb	r3, r3
 8006104:	2b02      	cmp	r3, #2
 8006106:	d008      	beq.n	800611a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2280      	movs	r2, #128	@ 0x80
 800610c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e052      	b.n	80061c0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0216 	bic.w	r2, r2, #22
 8006128:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	695a      	ldr	r2, [r3, #20]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006138:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800613e:	2b00      	cmp	r3, #0
 8006140:	d103      	bne.n	800614a <HAL_DMA_Abort+0x62>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006146:	2b00      	cmp	r3, #0
 8006148:	d007      	beq.n	800615a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0208 	bic.w	r2, r2, #8
 8006158:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0201 	bic.w	r2, r2, #1
 8006168:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800616a:	e013      	b.n	8006194 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800616c:	f7ff fd5a 	bl	8005c24 <HAL_GetTick>
 8006170:	4602      	mov	r2, r0
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	1ad3      	subs	r3, r2, r3
 8006176:	2b05      	cmp	r3, #5
 8006178:	d90c      	bls.n	8006194 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2220      	movs	r2, #32
 800617e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2203      	movs	r2, #3
 8006184:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006190:	2303      	movs	r3, #3
 8006192:	e015      	b.n	80061c0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1e4      	bne.n	800616c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061a6:	223f      	movs	r2, #63	@ 0x3f
 80061a8:	409a      	lsls	r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3710      	adds	r7, #16
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	2b02      	cmp	r3, #2
 80061da:	d004      	beq.n	80061e6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2280      	movs	r2, #128	@ 0x80
 80061e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e00c      	b.n	8006200 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2205      	movs	r2, #5
 80061ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 0201 	bic.w	r2, r2, #1
 80061fc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b086      	sub	sp, #24
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006214:	2300      	movs	r3, #0
 8006216:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006218:	4b8e      	ldr	r3, [pc, #568]	@ (8006454 <HAL_DMA_IRQHandler+0x248>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a8e      	ldr	r2, [pc, #568]	@ (8006458 <HAL_DMA_IRQHandler+0x24c>)
 800621e:	fba2 2303 	umull	r2, r3, r2, r3
 8006222:	0a9b      	lsrs	r3, r3, #10
 8006224:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800622a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006236:	2208      	movs	r2, #8
 8006238:	409a      	lsls	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	4013      	ands	r3, r2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d01a      	beq.n	8006278 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 0304 	and.w	r3, r3, #4
 800624c:	2b00      	cmp	r3, #0
 800624e:	d013      	beq.n	8006278 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f022 0204 	bic.w	r2, r2, #4
 800625e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006264:	2208      	movs	r2, #8
 8006266:	409a      	lsls	r2, r3
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006270:	f043 0201 	orr.w	r2, r3, #1
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800627c:	2201      	movs	r2, #1
 800627e:	409a      	lsls	r2, r3
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	4013      	ands	r3, r2
 8006284:	2b00      	cmp	r3, #0
 8006286:	d012      	beq.n	80062ae <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006292:	2b00      	cmp	r3, #0
 8006294:	d00b      	beq.n	80062ae <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800629a:	2201      	movs	r2, #1
 800629c:	409a      	lsls	r2, r3
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a6:	f043 0202 	orr.w	r2, r3, #2
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062b2:	2204      	movs	r2, #4
 80062b4:	409a      	lsls	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	4013      	ands	r3, r2
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d012      	beq.n	80062e4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0302 	and.w	r3, r3, #2
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00b      	beq.n	80062e4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062d0:	2204      	movs	r2, #4
 80062d2:	409a      	lsls	r2, r3
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062dc:	f043 0204 	orr.w	r2, r3, #4
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062e8:	2210      	movs	r2, #16
 80062ea:	409a      	lsls	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	4013      	ands	r3, r2
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d043      	beq.n	800637c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 0308 	and.w	r3, r3, #8
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d03c      	beq.n	800637c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006306:	2210      	movs	r2, #16
 8006308:	409a      	lsls	r2, r3
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006318:	2b00      	cmp	r3, #0
 800631a:	d018      	beq.n	800634e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006326:	2b00      	cmp	r3, #0
 8006328:	d108      	bne.n	800633c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632e:	2b00      	cmp	r3, #0
 8006330:	d024      	beq.n	800637c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	4798      	blx	r3
 800633a:	e01f      	b.n	800637c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006340:	2b00      	cmp	r3, #0
 8006342:	d01b      	beq.n	800637c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	4798      	blx	r3
 800634c:	e016      	b.n	800637c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006358:	2b00      	cmp	r3, #0
 800635a:	d107      	bne.n	800636c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f022 0208 	bic.w	r2, r2, #8
 800636a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006370:	2b00      	cmp	r3, #0
 8006372:	d003      	beq.n	800637c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006380:	2220      	movs	r2, #32
 8006382:	409a      	lsls	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	4013      	ands	r3, r2
 8006388:	2b00      	cmp	r3, #0
 800638a:	f000 808f 	beq.w	80064ac <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 0310 	and.w	r3, r3, #16
 8006398:	2b00      	cmp	r3, #0
 800639a:	f000 8087 	beq.w	80064ac <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063a2:	2220      	movs	r2, #32
 80063a4:	409a      	lsls	r2, r3
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	2b05      	cmp	r3, #5
 80063b4:	d136      	bne.n	8006424 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f022 0216 	bic.w	r2, r2, #22
 80063c4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	695a      	ldr	r2, [r3, #20]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80063d4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d103      	bne.n	80063e6 <HAL_DMA_IRQHandler+0x1da>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d007      	beq.n	80063f6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f022 0208 	bic.w	r2, r2, #8
 80063f4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063fa:	223f      	movs	r2, #63	@ 0x3f
 80063fc:	409a      	lsls	r2, r3
 80063fe:	693b      	ldr	r3, [r7, #16]
 8006400:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006416:	2b00      	cmp	r3, #0
 8006418:	d07e      	beq.n	8006518 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	4798      	blx	r3
        }
        return;
 8006422:	e079      	b.n	8006518 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d01d      	beq.n	800646e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800643c:	2b00      	cmp	r3, #0
 800643e:	d10d      	bne.n	800645c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006444:	2b00      	cmp	r3, #0
 8006446:	d031      	beq.n	80064ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	4798      	blx	r3
 8006450:	e02c      	b.n	80064ac <HAL_DMA_IRQHandler+0x2a0>
 8006452:	bf00      	nop
 8006454:	20000060 	.word	0x20000060
 8006458:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006460:	2b00      	cmp	r3, #0
 8006462:	d023      	beq.n	80064ac <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	4798      	blx	r3
 800646c:	e01e      	b.n	80064ac <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006478:	2b00      	cmp	r3, #0
 800647a:	d10f      	bne.n	800649c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f022 0210 	bic.w	r2, r2, #16
 800648a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2201      	movs	r2, #1
 8006490:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d003      	beq.n	80064ac <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d032      	beq.n	800651a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d022      	beq.n	8006506 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2205      	movs	r2, #5
 80064c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f022 0201 	bic.w	r2, r2, #1
 80064d6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	3301      	adds	r3, #1
 80064dc:	60bb      	str	r3, [r7, #8]
 80064de:	697a      	ldr	r2, [r7, #20]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d307      	bcc.n	80064f4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d1f2      	bne.n	80064d8 <HAL_DMA_IRQHandler+0x2cc>
 80064f2:	e000      	b.n	80064f6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80064f4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2201      	movs	r2, #1
 80064fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2200      	movs	r2, #0
 8006502:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800650a:	2b00      	cmp	r3, #0
 800650c:	d005      	beq.n	800651a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	4798      	blx	r3
 8006516:	e000      	b.n	800651a <HAL_DMA_IRQHandler+0x30e>
        return;
 8006518:	bf00      	nop
    }
  }
}
 800651a:	3718      	adds	r7, #24
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006520:	b480      	push	{r7}
 8006522:	b085      	sub	sp, #20
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	607a      	str	r2, [r7, #4]
 800652c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800653c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	683a      	ldr	r2, [r7, #0]
 8006544:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	2b40      	cmp	r3, #64	@ 0x40
 800654c:	d108      	bne.n	8006560 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800655e:	e007      	b.n	8006570 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	68ba      	ldr	r2, [r7, #8]
 8006566:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	60da      	str	r2, [r3, #12]
}
 8006570:	bf00      	nop
 8006572:	3714      	adds	r7, #20
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800657c:	b480      	push	{r7}
 800657e:	b085      	sub	sp, #20
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	b2db      	uxtb	r3, r3
 800658a:	3b10      	subs	r3, #16
 800658c:	4a14      	ldr	r2, [pc, #80]	@ (80065e0 <DMA_CalcBaseAndBitshift+0x64>)
 800658e:	fba2 2303 	umull	r2, r3, r2, r3
 8006592:	091b      	lsrs	r3, r3, #4
 8006594:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006596:	4a13      	ldr	r2, [pc, #76]	@ (80065e4 <DMA_CalcBaseAndBitshift+0x68>)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	4413      	add	r3, r2
 800659c:	781b      	ldrb	r3, [r3, #0]
 800659e:	461a      	mov	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2b03      	cmp	r3, #3
 80065a8:	d909      	bls.n	80065be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80065b2:	f023 0303 	bic.w	r3, r3, #3
 80065b6:	1d1a      	adds	r2, r3, #4
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	659a      	str	r2, [r3, #88]	@ 0x58
 80065bc:	e007      	b.n	80065ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80065c6:	f023 0303 	bic.w	r3, r3, #3
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3714      	adds	r7, #20
 80065d6:	46bd      	mov	sp, r7
 80065d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065dc:	4770      	bx	lr
 80065de:	bf00      	nop
 80065e0:	aaaaaaab 	.word	0xaaaaaaab
 80065e4:	0800ec04 	.word	0x0800ec04

080065e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b085      	sub	sp, #20
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065f0:	2300      	movs	r3, #0
 80065f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	699b      	ldr	r3, [r3, #24]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d11f      	bne.n	8006642 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	2b03      	cmp	r3, #3
 8006606:	d856      	bhi.n	80066b6 <DMA_CheckFifoParam+0xce>
 8006608:	a201      	add	r2, pc, #4	@ (adr r2, 8006610 <DMA_CheckFifoParam+0x28>)
 800660a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800660e:	bf00      	nop
 8006610:	08006621 	.word	0x08006621
 8006614:	08006633 	.word	0x08006633
 8006618:	08006621 	.word	0x08006621
 800661c:	080066b7 	.word	0x080066b7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006624:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006628:	2b00      	cmp	r3, #0
 800662a:	d046      	beq.n	80066ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006630:	e043      	b.n	80066ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006636:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800663a:	d140      	bne.n	80066be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006640:	e03d      	b.n	80066be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	699b      	ldr	r3, [r3, #24]
 8006646:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800664a:	d121      	bne.n	8006690 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	2b03      	cmp	r3, #3
 8006650:	d837      	bhi.n	80066c2 <DMA_CheckFifoParam+0xda>
 8006652:	a201      	add	r2, pc, #4	@ (adr r2, 8006658 <DMA_CheckFifoParam+0x70>)
 8006654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006658:	08006669 	.word	0x08006669
 800665c:	0800666f 	.word	0x0800666f
 8006660:	08006669 	.word	0x08006669
 8006664:	08006681 	.word	0x08006681
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	73fb      	strb	r3, [r7, #15]
      break;
 800666c:	e030      	b.n	80066d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006672:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d025      	beq.n	80066c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800667e:	e022      	b.n	80066c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006684:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006688:	d11f      	bne.n	80066ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800668e:	e01c      	b.n	80066ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	2b02      	cmp	r3, #2
 8006694:	d903      	bls.n	800669e <DMA_CheckFifoParam+0xb6>
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	2b03      	cmp	r3, #3
 800669a:	d003      	beq.n	80066a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800669c:	e018      	b.n	80066d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	73fb      	strb	r3, [r7, #15]
      break;
 80066a2:	e015      	b.n	80066d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d00e      	beq.n	80066ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	73fb      	strb	r3, [r7, #15]
      break;
 80066b4:	e00b      	b.n	80066ce <DMA_CheckFifoParam+0xe6>
      break;
 80066b6:	bf00      	nop
 80066b8:	e00a      	b.n	80066d0 <DMA_CheckFifoParam+0xe8>
      break;
 80066ba:	bf00      	nop
 80066bc:	e008      	b.n	80066d0 <DMA_CheckFifoParam+0xe8>
      break;
 80066be:	bf00      	nop
 80066c0:	e006      	b.n	80066d0 <DMA_CheckFifoParam+0xe8>
      break;
 80066c2:	bf00      	nop
 80066c4:	e004      	b.n	80066d0 <DMA_CheckFifoParam+0xe8>
      break;
 80066c6:	bf00      	nop
 80066c8:	e002      	b.n	80066d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80066ca:	bf00      	nop
 80066cc:	e000      	b.n	80066d0 <DMA_CheckFifoParam+0xe8>
      break;
 80066ce:	bf00      	nop
    }
  } 
  
  return status; 
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	3714      	adds	r7, #20
 80066d6:	46bd      	mov	sp, r7
 80066d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop

080066e0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b086      	sub	sp, #24
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80066ee:	2301      	movs	r3, #1
 80066f0:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80066f2:	4b23      	ldr	r3, [pc, #140]	@ (8006780 <HAL_FLASH_Program+0xa0>)
 80066f4:	7e1b      	ldrb	r3, [r3, #24]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d101      	bne.n	80066fe <HAL_FLASH_Program+0x1e>
 80066fa:	2302      	movs	r3, #2
 80066fc:	e03b      	b.n	8006776 <HAL_FLASH_Program+0x96>
 80066fe:	4b20      	ldr	r3, [pc, #128]	@ (8006780 <HAL_FLASH_Program+0xa0>)
 8006700:	2201      	movs	r2, #1
 8006702:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006704:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006708:	f000 f87c 	bl	8006804 <FLASH_WaitForLastOperation>
 800670c:	4603      	mov	r3, r0
 800670e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8006710:	7dfb      	ldrb	r3, [r7, #23]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d12b      	bne.n	800676e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d105      	bne.n	8006728 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800671c:	783b      	ldrb	r3, [r7, #0]
 800671e:	4619      	mov	r1, r3
 8006720:	68b8      	ldr	r0, [r7, #8]
 8006722:	f000 f927 	bl	8006974 <FLASH_Program_Byte>
 8006726:	e016      	b.n	8006756 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2b01      	cmp	r3, #1
 800672c:	d105      	bne.n	800673a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800672e:	883b      	ldrh	r3, [r7, #0]
 8006730:	4619      	mov	r1, r3
 8006732:	68b8      	ldr	r0, [r7, #8]
 8006734:	f000 f8fa 	bl	800692c <FLASH_Program_HalfWord>
 8006738:	e00d      	b.n	8006756 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2b02      	cmp	r3, #2
 800673e:	d105      	bne.n	800674c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	4619      	mov	r1, r3
 8006744:	68b8      	ldr	r0, [r7, #8]
 8006746:	f000 f8cf 	bl	80068e8 <FLASH_Program_Word>
 800674a:	e004      	b.n	8006756 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800674c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006750:	68b8      	ldr	r0, [r7, #8]
 8006752:	f000 f897 	bl	8006884 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006756:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800675a:	f000 f853 	bl	8006804 <FLASH_WaitForLastOperation>
 800675e:	4603      	mov	r3, r0
 8006760:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8006762:	4b08      	ldr	r3, [pc, #32]	@ (8006784 <HAL_FLASH_Program+0xa4>)
 8006764:	691b      	ldr	r3, [r3, #16]
 8006766:	4a07      	ldr	r2, [pc, #28]	@ (8006784 <HAL_FLASH_Program+0xa4>)
 8006768:	f023 0301 	bic.w	r3, r3, #1
 800676c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800676e:	4b04      	ldr	r3, [pc, #16]	@ (8006780 <HAL_FLASH_Program+0xa0>)
 8006770:	2200      	movs	r2, #0
 8006772:	761a      	strb	r2, [r3, #24]
  
  return status;
 8006774:	7dfb      	ldrb	r3, [r7, #23]
}
 8006776:	4618      	mov	r0, r3
 8006778:	3718      	adds	r7, #24
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	2000082c 	.word	0x2000082c
 8006784:	40023c00 	.word	0x40023c00

08006788 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800678e:	2300      	movs	r3, #0
 8006790:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8006792:	4b0b      	ldr	r3, [pc, #44]	@ (80067c0 <HAL_FLASH_Unlock+0x38>)
 8006794:	691b      	ldr	r3, [r3, #16]
 8006796:	2b00      	cmp	r3, #0
 8006798:	da0b      	bge.n	80067b2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800679a:	4b09      	ldr	r3, [pc, #36]	@ (80067c0 <HAL_FLASH_Unlock+0x38>)
 800679c:	4a09      	ldr	r2, [pc, #36]	@ (80067c4 <HAL_FLASH_Unlock+0x3c>)
 800679e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80067a0:	4b07      	ldr	r3, [pc, #28]	@ (80067c0 <HAL_FLASH_Unlock+0x38>)
 80067a2:	4a09      	ldr	r2, [pc, #36]	@ (80067c8 <HAL_FLASH_Unlock+0x40>)
 80067a4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80067a6:	4b06      	ldr	r3, [pc, #24]	@ (80067c0 <HAL_FLASH_Unlock+0x38>)
 80067a8:	691b      	ldr	r3, [r3, #16]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	da01      	bge.n	80067b2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80067b2:	79fb      	ldrb	r3, [r7, #7]
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr
 80067c0:	40023c00 	.word	0x40023c00
 80067c4:	45670123 	.word	0x45670123
 80067c8:	cdef89ab 	.word	0xcdef89ab

080067cc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80067cc:	b480      	push	{r7}
 80067ce:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80067d0:	4b05      	ldr	r3, [pc, #20]	@ (80067e8 <HAL_FLASH_Lock+0x1c>)
 80067d2:	691b      	ldr	r3, [r3, #16]
 80067d4:	4a04      	ldr	r2, [pc, #16]	@ (80067e8 <HAL_FLASH_Lock+0x1c>)
 80067d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80067da:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	46bd      	mov	sp, r7
 80067e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e6:	4770      	bx	lr
 80067e8:	40023c00 	.word	0x40023c00

080067ec <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 80067ec:	b480      	push	{r7}
 80067ee:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 80067f0:	4b03      	ldr	r3, [pc, #12]	@ (8006800 <HAL_FLASH_GetError+0x14>)
 80067f2:	69db      	ldr	r3, [r3, #28]
}  
 80067f4:	4618      	mov	r0, r3
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop
 8006800:	2000082c 	.word	0x2000082c

08006804 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800680c:	2300      	movs	r3, #0
 800680e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006810:	4b1a      	ldr	r3, [pc, #104]	@ (800687c <FLASH_WaitForLastOperation+0x78>)
 8006812:	2200      	movs	r2, #0
 8006814:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8006816:	f7ff fa05 	bl	8005c24 <HAL_GetTick>
 800681a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800681c:	e010      	b.n	8006840 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006824:	d00c      	beq.n	8006840 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d007      	beq.n	800683c <FLASH_WaitForLastOperation+0x38>
 800682c:	f7ff f9fa 	bl	8005c24 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	429a      	cmp	r2, r3
 800683a:	d201      	bcs.n	8006840 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e019      	b.n	8006874 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8006840:	4b0f      	ldr	r3, [pc, #60]	@ (8006880 <FLASH_WaitForLastOperation+0x7c>)
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1e8      	bne.n	800681e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800684c:	4b0c      	ldr	r3, [pc, #48]	@ (8006880 <FLASH_WaitForLastOperation+0x7c>)
 800684e:	68db      	ldr	r3, [r3, #12]
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006858:	4b09      	ldr	r3, [pc, #36]	@ (8006880 <FLASH_WaitForLastOperation+0x7c>)
 800685a:	2201      	movs	r2, #1
 800685c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800685e:	4b08      	ldr	r3, [pc, #32]	@ (8006880 <FLASH_WaitForLastOperation+0x7c>)
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d003      	beq.n	8006872 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800686a:	f000 f8a5 	bl	80069b8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	e000      	b.n	8006874 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8006872:	2300      	movs	r3, #0
  
}  
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	2000082c 	.word	0x2000082c
 8006880:	40023c00 	.word	0x40023c00

08006884 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8006884:	b480      	push	{r7}
 8006886:	b085      	sub	sp, #20
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006890:	4b14      	ldr	r3, [pc, #80]	@ (80068e4 <FLASH_Program_DoubleWord+0x60>)
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	4a13      	ldr	r2, [pc, #76]	@ (80068e4 <FLASH_Program_DoubleWord+0x60>)
 8006896:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800689a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800689c:	4b11      	ldr	r3, [pc, #68]	@ (80068e4 <FLASH_Program_DoubleWord+0x60>)
 800689e:	691b      	ldr	r3, [r3, #16]
 80068a0:	4a10      	ldr	r2, [pc, #64]	@ (80068e4 <FLASH_Program_DoubleWord+0x60>)
 80068a2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80068a6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80068a8:	4b0e      	ldr	r3, [pc, #56]	@ (80068e4 <FLASH_Program_DoubleWord+0x60>)
 80068aa:	691b      	ldr	r3, [r3, #16]
 80068ac:	4a0d      	ldr	r2, [pc, #52]	@ (80068e4 <FLASH_Program_DoubleWord+0x60>)
 80068ae:	f043 0301 	orr.w	r3, r3, #1
 80068b2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	683a      	ldr	r2, [r7, #0]
 80068b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80068ba:	f3bf 8f6f 	isb	sy
}
 80068be:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 80068c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068c4:	f04f 0200 	mov.w	r2, #0
 80068c8:	f04f 0300 	mov.w	r3, #0
 80068cc:	000a      	movs	r2, r1
 80068ce:	2300      	movs	r3, #0
 80068d0:	68f9      	ldr	r1, [r7, #12]
 80068d2:	3104      	adds	r1, #4
 80068d4:	4613      	mov	r3, r2
 80068d6:	600b      	str	r3, [r1, #0]
}
 80068d8:	bf00      	nop
 80068da:	3714      	adds	r7, #20
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr
 80068e4:	40023c00 	.word	0x40023c00

080068e8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80068f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006928 <FLASH_Program_Word+0x40>)
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	4a0c      	ldr	r2, [pc, #48]	@ (8006928 <FLASH_Program_Word+0x40>)
 80068f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068fc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80068fe:	4b0a      	ldr	r3, [pc, #40]	@ (8006928 <FLASH_Program_Word+0x40>)
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	4a09      	ldr	r2, [pc, #36]	@ (8006928 <FLASH_Program_Word+0x40>)
 8006904:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006908:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800690a:	4b07      	ldr	r3, [pc, #28]	@ (8006928 <FLASH_Program_Word+0x40>)
 800690c:	691b      	ldr	r3, [r3, #16]
 800690e:	4a06      	ldr	r2, [pc, #24]	@ (8006928 <FLASH_Program_Word+0x40>)
 8006910:	f043 0301 	orr.w	r3, r3, #1
 8006914:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	683a      	ldr	r2, [r7, #0]
 800691a:	601a      	str	r2, [r3, #0]
}
 800691c:	bf00      	nop
 800691e:	370c      	adds	r7, #12
 8006920:	46bd      	mov	sp, r7
 8006922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006926:	4770      	bx	lr
 8006928:	40023c00 	.word	0x40023c00

0800692c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	460b      	mov	r3, r1
 8006936:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006938:	4b0d      	ldr	r3, [pc, #52]	@ (8006970 <FLASH_Program_HalfWord+0x44>)
 800693a:	691b      	ldr	r3, [r3, #16]
 800693c:	4a0c      	ldr	r2, [pc, #48]	@ (8006970 <FLASH_Program_HalfWord+0x44>)
 800693e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006942:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8006944:	4b0a      	ldr	r3, [pc, #40]	@ (8006970 <FLASH_Program_HalfWord+0x44>)
 8006946:	691b      	ldr	r3, [r3, #16]
 8006948:	4a09      	ldr	r2, [pc, #36]	@ (8006970 <FLASH_Program_HalfWord+0x44>)
 800694a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800694e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006950:	4b07      	ldr	r3, [pc, #28]	@ (8006970 <FLASH_Program_HalfWord+0x44>)
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	4a06      	ldr	r2, [pc, #24]	@ (8006970 <FLASH_Program_HalfWord+0x44>)
 8006956:	f043 0301 	orr.w	r3, r3, #1
 800695a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	887a      	ldrh	r2, [r7, #2]
 8006960:	801a      	strh	r2, [r3, #0]
}
 8006962:	bf00      	nop
 8006964:	370c      	adds	r7, #12
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr
 800696e:	bf00      	nop
 8006970:	40023c00 	.word	0x40023c00

08006974 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	460b      	mov	r3, r1
 800697e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006980:	4b0c      	ldr	r3, [pc, #48]	@ (80069b4 <FLASH_Program_Byte+0x40>)
 8006982:	691b      	ldr	r3, [r3, #16]
 8006984:	4a0b      	ldr	r2, [pc, #44]	@ (80069b4 <FLASH_Program_Byte+0x40>)
 8006986:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800698a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800698c:	4b09      	ldr	r3, [pc, #36]	@ (80069b4 <FLASH_Program_Byte+0x40>)
 800698e:	4a09      	ldr	r2, [pc, #36]	@ (80069b4 <FLASH_Program_Byte+0x40>)
 8006990:	691b      	ldr	r3, [r3, #16]
 8006992:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006994:	4b07      	ldr	r3, [pc, #28]	@ (80069b4 <FLASH_Program_Byte+0x40>)
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	4a06      	ldr	r2, [pc, #24]	@ (80069b4 <FLASH_Program_Byte+0x40>)
 800699a:	f043 0301 	orr.w	r3, r3, #1
 800699e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	78fa      	ldrb	r2, [r7, #3]
 80069a4:	701a      	strb	r2, [r3, #0]
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr
 80069b2:	bf00      	nop
 80069b4:	40023c00 	.word	0x40023c00

080069b8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80069b8:	b480      	push	{r7}
 80069ba:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80069bc:	4b27      	ldr	r3, [pc, #156]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f003 0310 	and.w	r3, r3, #16
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d008      	beq.n	80069da <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80069c8:	4b25      	ldr	r3, [pc, #148]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 80069ca:	69db      	ldr	r3, [r3, #28]
 80069cc:	f043 0310 	orr.w	r3, r3, #16
 80069d0:	4a23      	ldr	r2, [pc, #140]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 80069d2:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80069d4:	4b21      	ldr	r3, [pc, #132]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 80069d6:	2210      	movs	r2, #16
 80069d8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80069da:	4b20      	ldr	r3, [pc, #128]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	f003 0320 	and.w	r3, r3, #32
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d008      	beq.n	80069f8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80069e6:	4b1e      	ldr	r3, [pc, #120]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 80069e8:	69db      	ldr	r3, [r3, #28]
 80069ea:	f043 0308 	orr.w	r3, r3, #8
 80069ee:	4a1c      	ldr	r2, [pc, #112]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 80069f0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80069f2:	4b1a      	ldr	r3, [pc, #104]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 80069f4:	2220      	movs	r2, #32
 80069f6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80069f8:	4b18      	ldr	r3, [pc, #96]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d008      	beq.n	8006a16 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8006a04:	4b16      	ldr	r3, [pc, #88]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 8006a06:	69db      	ldr	r3, [r3, #28]
 8006a08:	f043 0304 	orr.w	r3, r3, #4
 8006a0c:	4a14      	ldr	r2, [pc, #80]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 8006a0e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006a10:	4b12      	ldr	r3, [pc, #72]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 8006a12:	2240      	movs	r2, #64	@ 0x40
 8006a14:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8006a16:	4b11      	ldr	r3, [pc, #68]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d008      	beq.n	8006a34 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8006a22:	4b0f      	ldr	r3, [pc, #60]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 8006a24:	69db      	ldr	r3, [r3, #28]
 8006a26:	f043 0302 	orr.w	r3, r3, #2
 8006a2a:	4a0d      	ldr	r2, [pc, #52]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 8006a2c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8006a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 8006a30:	2280      	movs	r2, #128	@ 0x80
 8006a32:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006a34:	4b09      	ldr	r3, [pc, #36]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 8006a36:	68db      	ldr	r3, [r3, #12]
 8006a38:	f003 0302 	and.w	r3, r3, #2
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d008      	beq.n	8006a52 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006a40:	4b07      	ldr	r3, [pc, #28]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 8006a42:	69db      	ldr	r3, [r3, #28]
 8006a44:	f043 0320 	orr.w	r3, r3, #32
 8006a48:	4a05      	ldr	r2, [pc, #20]	@ (8006a60 <FLASH_SetErrorCode+0xa8>)
 8006a4a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006a4c:	4b03      	ldr	r3, [pc, #12]	@ (8006a5c <FLASH_SetErrorCode+0xa4>)
 8006a4e:	2202      	movs	r2, #2
 8006a50:	60da      	str	r2, [r3, #12]
  }
}
 8006a52:	bf00      	nop
 8006a54:	46bd      	mov	sp, r7
 8006a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5a:	4770      	bx	lr
 8006a5c:	40023c00 	.word	0x40023c00
 8006a60:	2000082c 	.word	0x2000082c

08006a64 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006a70:	2300      	movs	r3, #0
 8006a72:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006a74:	78fb      	ldrb	r3, [r7, #3]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d102      	bne.n	8006a80 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	60fb      	str	r3, [r7, #12]
 8006a7e:	e010      	b.n	8006aa2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006a80:	78fb      	ldrb	r3, [r7, #3]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d103      	bne.n	8006a8e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006a86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a8a:	60fb      	str	r3, [r7, #12]
 8006a8c:	e009      	b.n	8006aa2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8006a8e:	78fb      	ldrb	r3, [r7, #3]
 8006a90:	2b02      	cmp	r3, #2
 8006a92:	d103      	bne.n	8006a9c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8006a94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a98:	60fb      	str	r3, [r7, #12]
 8006a9a:	e002      	b.n	8006aa2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006a9c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006aa0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006aa2:	4b13      	ldr	r3, [pc, #76]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	4a12      	ldr	r2, [pc, #72]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006aa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006aac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8006aae:	4b10      	ldr	r3, [pc, #64]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006ab0:	691a      	ldr	r2, [r3, #16]
 8006ab2:	490f      	ldr	r1, [pc, #60]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006aba:	4b0d      	ldr	r3, [pc, #52]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	4a0c      	ldr	r2, [pc, #48]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006ac0:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8006ac4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8006ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006ac8:	691a      	ldr	r2, [r3, #16]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	00db      	lsls	r3, r3, #3
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	4a07      	ldr	r2, [pc, #28]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006ad2:	f043 0302 	orr.w	r3, r3, #2
 8006ad6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006ad8:	4b05      	ldr	r3, [pc, #20]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	4a04      	ldr	r2, [pc, #16]	@ (8006af0 <FLASH_Erase_Sector+0x8c>)
 8006ade:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ae2:	6113      	str	r3, [r2, #16]
}
 8006ae4:	bf00      	nop
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr
 8006af0:	40023c00 	.word	0x40023c00

08006af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b089      	sub	sp, #36	@ 0x24
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
 8006afc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006afe:	2300      	movs	r3, #0
 8006b00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006b02:	2300      	movs	r3, #0
 8006b04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006b06:	2300      	movs	r3, #0
 8006b08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	61fb      	str	r3, [r7, #28]
 8006b0e:	e16b      	b.n	8006de8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006b10:	2201      	movs	r2, #1
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	fa02 f303 	lsl.w	r3, r2, r3
 8006b18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	697a      	ldr	r2, [r7, #20]
 8006b20:	4013      	ands	r3, r2
 8006b22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	f040 815a 	bne.w	8006de2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	f003 0303 	and.w	r3, r3, #3
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d005      	beq.n	8006b46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006b42:	2b02      	cmp	r3, #2
 8006b44:	d130      	bne.n	8006ba8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	689b      	ldr	r3, [r3, #8]
 8006b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	005b      	lsls	r3, r3, #1
 8006b50:	2203      	movs	r2, #3
 8006b52:	fa02 f303 	lsl.w	r3, r2, r3
 8006b56:	43db      	mvns	r3, r3
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	68da      	ldr	r2, [r3, #12]
 8006b62:	69fb      	ldr	r3, [r7, #28]
 8006b64:	005b      	lsls	r3, r3, #1
 8006b66:	fa02 f303 	lsl.w	r3, r2, r3
 8006b6a:	69ba      	ldr	r2, [r7, #24]
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	69ba      	ldr	r2, [r7, #24]
 8006b74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	69fb      	ldr	r3, [r7, #28]
 8006b80:	fa02 f303 	lsl.w	r3, r2, r3
 8006b84:	43db      	mvns	r3, r3
 8006b86:	69ba      	ldr	r2, [r7, #24]
 8006b88:	4013      	ands	r3, r2
 8006b8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	091b      	lsrs	r3, r3, #4
 8006b92:	f003 0201 	and.w	r2, r3, #1
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9c:	69ba      	ldr	r2, [r7, #24]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	69ba      	ldr	r2, [r7, #24]
 8006ba6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	685b      	ldr	r3, [r3, #4]
 8006bac:	f003 0303 	and.w	r3, r3, #3
 8006bb0:	2b03      	cmp	r3, #3
 8006bb2:	d017      	beq.n	8006be4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006bba:	69fb      	ldr	r3, [r7, #28]
 8006bbc:	005b      	lsls	r3, r3, #1
 8006bbe:	2203      	movs	r2, #3
 8006bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc4:	43db      	mvns	r3, r3
 8006bc6:	69ba      	ldr	r2, [r7, #24]
 8006bc8:	4013      	ands	r3, r2
 8006bca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	689a      	ldr	r2, [r3, #8]
 8006bd0:	69fb      	ldr	r3, [r7, #28]
 8006bd2:	005b      	lsls	r3, r3, #1
 8006bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd8:	69ba      	ldr	r2, [r7, #24]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	69ba      	ldr	r2, [r7, #24]
 8006be2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	f003 0303 	and.w	r3, r3, #3
 8006bec:	2b02      	cmp	r3, #2
 8006bee:	d123      	bne.n	8006c38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006bf0:	69fb      	ldr	r3, [r7, #28]
 8006bf2:	08da      	lsrs	r2, r3, #3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	3208      	adds	r2, #8
 8006bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	f003 0307 	and.w	r3, r3, #7
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	220f      	movs	r2, #15
 8006c08:	fa02 f303 	lsl.w	r3, r2, r3
 8006c0c:	43db      	mvns	r3, r3
 8006c0e:	69ba      	ldr	r2, [r7, #24]
 8006c10:	4013      	ands	r3, r2
 8006c12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	691a      	ldr	r2, [r3, #16]
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	f003 0307 	and.w	r3, r3, #7
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	fa02 f303 	lsl.w	r3, r2, r3
 8006c24:	69ba      	ldr	r2, [r7, #24]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	08da      	lsrs	r2, r3, #3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	3208      	adds	r2, #8
 8006c32:	69b9      	ldr	r1, [r7, #24]
 8006c34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	005b      	lsls	r3, r3, #1
 8006c42:	2203      	movs	r2, #3
 8006c44:	fa02 f303 	lsl.w	r3, r2, r3
 8006c48:	43db      	mvns	r3, r3
 8006c4a:	69ba      	ldr	r2, [r7, #24]
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	f003 0203 	and.w	r2, r3, #3
 8006c58:	69fb      	ldr	r3, [r7, #28]
 8006c5a:	005b      	lsls	r3, r3, #1
 8006c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	69ba      	ldr	r2, [r7, #24]
 8006c6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f000 80b4 	beq.w	8006de2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60fb      	str	r3, [r7, #12]
 8006c7e:	4b60      	ldr	r3, [pc, #384]	@ (8006e00 <HAL_GPIO_Init+0x30c>)
 8006c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c82:	4a5f      	ldr	r2, [pc, #380]	@ (8006e00 <HAL_GPIO_Init+0x30c>)
 8006c84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c88:	6453      	str	r3, [r2, #68]	@ 0x44
 8006c8a:	4b5d      	ldr	r3, [pc, #372]	@ (8006e00 <HAL_GPIO_Init+0x30c>)
 8006c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c92:	60fb      	str	r3, [r7, #12]
 8006c94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006c96:	4a5b      	ldr	r2, [pc, #364]	@ (8006e04 <HAL_GPIO_Init+0x310>)
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	089b      	lsrs	r3, r3, #2
 8006c9c:	3302      	adds	r3, #2
 8006c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	f003 0303 	and.w	r3, r3, #3
 8006caa:	009b      	lsls	r3, r3, #2
 8006cac:	220f      	movs	r2, #15
 8006cae:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb2:	43db      	mvns	r3, r3
 8006cb4:	69ba      	ldr	r2, [r7, #24]
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	4a52      	ldr	r2, [pc, #328]	@ (8006e08 <HAL_GPIO_Init+0x314>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d02b      	beq.n	8006d1a <HAL_GPIO_Init+0x226>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4a51      	ldr	r2, [pc, #324]	@ (8006e0c <HAL_GPIO_Init+0x318>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d025      	beq.n	8006d16 <HAL_GPIO_Init+0x222>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a50      	ldr	r2, [pc, #320]	@ (8006e10 <HAL_GPIO_Init+0x31c>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d01f      	beq.n	8006d12 <HAL_GPIO_Init+0x21e>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a4f      	ldr	r2, [pc, #316]	@ (8006e14 <HAL_GPIO_Init+0x320>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d019      	beq.n	8006d0e <HAL_GPIO_Init+0x21a>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	4a4e      	ldr	r2, [pc, #312]	@ (8006e18 <HAL_GPIO_Init+0x324>)
 8006cde:	4293      	cmp	r3, r2
 8006ce0:	d013      	beq.n	8006d0a <HAL_GPIO_Init+0x216>
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	4a4d      	ldr	r2, [pc, #308]	@ (8006e1c <HAL_GPIO_Init+0x328>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00d      	beq.n	8006d06 <HAL_GPIO_Init+0x212>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4a4c      	ldr	r2, [pc, #304]	@ (8006e20 <HAL_GPIO_Init+0x32c>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d007      	beq.n	8006d02 <HAL_GPIO_Init+0x20e>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a4b      	ldr	r2, [pc, #300]	@ (8006e24 <HAL_GPIO_Init+0x330>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d101      	bne.n	8006cfe <HAL_GPIO_Init+0x20a>
 8006cfa:	2307      	movs	r3, #7
 8006cfc:	e00e      	b.n	8006d1c <HAL_GPIO_Init+0x228>
 8006cfe:	2308      	movs	r3, #8
 8006d00:	e00c      	b.n	8006d1c <HAL_GPIO_Init+0x228>
 8006d02:	2306      	movs	r3, #6
 8006d04:	e00a      	b.n	8006d1c <HAL_GPIO_Init+0x228>
 8006d06:	2305      	movs	r3, #5
 8006d08:	e008      	b.n	8006d1c <HAL_GPIO_Init+0x228>
 8006d0a:	2304      	movs	r3, #4
 8006d0c:	e006      	b.n	8006d1c <HAL_GPIO_Init+0x228>
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e004      	b.n	8006d1c <HAL_GPIO_Init+0x228>
 8006d12:	2302      	movs	r3, #2
 8006d14:	e002      	b.n	8006d1c <HAL_GPIO_Init+0x228>
 8006d16:	2301      	movs	r3, #1
 8006d18:	e000      	b.n	8006d1c <HAL_GPIO_Init+0x228>
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	69fa      	ldr	r2, [r7, #28]
 8006d1e:	f002 0203 	and.w	r2, r2, #3
 8006d22:	0092      	lsls	r2, r2, #2
 8006d24:	4093      	lsls	r3, r2
 8006d26:	69ba      	ldr	r2, [r7, #24]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006d2c:	4935      	ldr	r1, [pc, #212]	@ (8006e04 <HAL_GPIO_Init+0x310>)
 8006d2e:	69fb      	ldr	r3, [r7, #28]
 8006d30:	089b      	lsrs	r3, r3, #2
 8006d32:	3302      	adds	r3, #2
 8006d34:	69ba      	ldr	r2, [r7, #24]
 8006d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006d3a:	4b3b      	ldr	r3, [pc, #236]	@ (8006e28 <HAL_GPIO_Init+0x334>)
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	43db      	mvns	r3, r3
 8006d44:	69ba      	ldr	r2, [r7, #24]
 8006d46:	4013      	ands	r3, r2
 8006d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d003      	beq.n	8006d5e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006d56:	69ba      	ldr	r2, [r7, #24]
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006d5e:	4a32      	ldr	r2, [pc, #200]	@ (8006e28 <HAL_GPIO_Init+0x334>)
 8006d60:	69bb      	ldr	r3, [r7, #24]
 8006d62:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006d64:	4b30      	ldr	r3, [pc, #192]	@ (8006e28 <HAL_GPIO_Init+0x334>)
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	69ba      	ldr	r2, [r7, #24]
 8006d70:	4013      	ands	r3, r2
 8006d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d003      	beq.n	8006d88 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006d80:	69ba      	ldr	r2, [r7, #24]
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006d88:	4a27      	ldr	r2, [pc, #156]	@ (8006e28 <HAL_GPIO_Init+0x334>)
 8006d8a:	69bb      	ldr	r3, [r7, #24]
 8006d8c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006d8e:	4b26      	ldr	r3, [pc, #152]	@ (8006e28 <HAL_GPIO_Init+0x334>)
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	43db      	mvns	r3, r3
 8006d98:	69ba      	ldr	r2, [r7, #24]
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d003      	beq.n	8006db2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006daa:	69ba      	ldr	r2, [r7, #24]
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	4313      	orrs	r3, r2
 8006db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006db2:	4a1d      	ldr	r2, [pc, #116]	@ (8006e28 <HAL_GPIO_Init+0x334>)
 8006db4:	69bb      	ldr	r3, [r7, #24]
 8006db6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006db8:	4b1b      	ldr	r3, [pc, #108]	@ (8006e28 <HAL_GPIO_Init+0x334>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	43db      	mvns	r3, r3
 8006dc2:	69ba      	ldr	r2, [r7, #24]
 8006dc4:	4013      	ands	r3, r2
 8006dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d003      	beq.n	8006ddc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006dd4:	69ba      	ldr	r2, [r7, #24]
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006ddc:	4a12      	ldr	r2, [pc, #72]	@ (8006e28 <HAL_GPIO_Init+0x334>)
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006de2:	69fb      	ldr	r3, [r7, #28]
 8006de4:	3301      	adds	r3, #1
 8006de6:	61fb      	str	r3, [r7, #28]
 8006de8:	69fb      	ldr	r3, [r7, #28]
 8006dea:	2b0f      	cmp	r3, #15
 8006dec:	f67f ae90 	bls.w	8006b10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	3724      	adds	r7, #36	@ 0x24
 8006df6:	46bd      	mov	sp, r7
 8006df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfc:	4770      	bx	lr
 8006dfe:	bf00      	nop
 8006e00:	40023800 	.word	0x40023800
 8006e04:	40013800 	.word	0x40013800
 8006e08:	40020000 	.word	0x40020000
 8006e0c:	40020400 	.word	0x40020400
 8006e10:	40020800 	.word	0x40020800
 8006e14:	40020c00 	.word	0x40020c00
 8006e18:	40021000 	.word	0x40021000
 8006e1c:	40021400 	.word	0x40021400
 8006e20:	40021800 	.word	0x40021800
 8006e24:	40021c00 	.word	0x40021c00
 8006e28:	40013c00 	.word	0x40013c00

08006e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	460b      	mov	r3, r1
 8006e36:	807b      	strh	r3, [r7, #2]
 8006e38:	4613      	mov	r3, r2
 8006e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006e3c:	787b      	ldrb	r3, [r7, #1]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d003      	beq.n	8006e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006e42:	887a      	ldrh	r2, [r7, #2]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006e48:	e003      	b.n	8006e52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006e4a:	887b      	ldrh	r3, [r7, #2]
 8006e4c:	041a      	lsls	r2, r3, #16
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	619a      	str	r2, [r3, #24]
}
 8006e52:	bf00      	nop
 8006e54:	370c      	adds	r7, #12
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
	...

08006e60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b086      	sub	sp, #24
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d101      	bne.n	8006e72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e267      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d075      	beq.n	8006f6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006e7e:	4b88      	ldr	r3, [pc, #544]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	f003 030c 	and.w	r3, r3, #12
 8006e86:	2b04      	cmp	r3, #4
 8006e88:	d00c      	beq.n	8006ea4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e8a:	4b85      	ldr	r3, [pc, #532]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006e92:	2b08      	cmp	r3, #8
 8006e94:	d112      	bne.n	8006ebc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e96:	4b82      	ldr	r3, [pc, #520]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ea2:	d10b      	bne.n	8006ebc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ea4:	4b7e      	ldr	r3, [pc, #504]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d05b      	beq.n	8006f68 <HAL_RCC_OscConfig+0x108>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d157      	bne.n	8006f68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e242      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ec4:	d106      	bne.n	8006ed4 <HAL_RCC_OscConfig+0x74>
 8006ec6:	4b76      	ldr	r3, [pc, #472]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a75      	ldr	r2, [pc, #468]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ed0:	6013      	str	r3, [r2, #0]
 8006ed2:	e01d      	b.n	8006f10 <HAL_RCC_OscConfig+0xb0>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006edc:	d10c      	bne.n	8006ef8 <HAL_RCC_OscConfig+0x98>
 8006ede:	4b70      	ldr	r3, [pc, #448]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a6f      	ldr	r2, [pc, #444]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006ee4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006ee8:	6013      	str	r3, [r2, #0]
 8006eea:	4b6d      	ldr	r3, [pc, #436]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a6c      	ldr	r2, [pc, #432]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ef4:	6013      	str	r3, [r2, #0]
 8006ef6:	e00b      	b.n	8006f10 <HAL_RCC_OscConfig+0xb0>
 8006ef8:	4b69      	ldr	r3, [pc, #420]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a68      	ldr	r2, [pc, #416]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006efe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f02:	6013      	str	r3, [r2, #0]
 8006f04:	4b66      	ldr	r3, [pc, #408]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a65      	ldr	r2, [pc, #404]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006f0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d013      	beq.n	8006f40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f18:	f7fe fe84 	bl	8005c24 <HAL_GetTick>
 8006f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f1e:	e008      	b.n	8006f32 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f20:	f7fe fe80 	bl	8005c24 <HAL_GetTick>
 8006f24:	4602      	mov	r2, r0
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	1ad3      	subs	r3, r2, r3
 8006f2a:	2b64      	cmp	r3, #100	@ 0x64
 8006f2c:	d901      	bls.n	8006f32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e207      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f32:	4b5b      	ldr	r3, [pc, #364]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d0f0      	beq.n	8006f20 <HAL_RCC_OscConfig+0xc0>
 8006f3e:	e014      	b.n	8006f6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f40:	f7fe fe70 	bl	8005c24 <HAL_GetTick>
 8006f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f46:	e008      	b.n	8006f5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f48:	f7fe fe6c 	bl	8005c24 <HAL_GetTick>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	693b      	ldr	r3, [r7, #16]
 8006f50:	1ad3      	subs	r3, r2, r3
 8006f52:	2b64      	cmp	r3, #100	@ 0x64
 8006f54:	d901      	bls.n	8006f5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006f56:	2303      	movs	r3, #3
 8006f58:	e1f3      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f5a:	4b51      	ldr	r3, [pc, #324]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d1f0      	bne.n	8006f48 <HAL_RCC_OscConfig+0xe8>
 8006f66:	e000      	b.n	8006f6a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f003 0302 	and.w	r3, r3, #2
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d063      	beq.n	800703e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006f76:	4b4a      	ldr	r3, [pc, #296]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f003 030c 	and.w	r3, r3, #12
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00b      	beq.n	8006f9a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f82:	4b47      	ldr	r3, [pc, #284]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006f8a:	2b08      	cmp	r3, #8
 8006f8c:	d11c      	bne.n	8006fc8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f8e:	4b44      	ldr	r3, [pc, #272]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d116      	bne.n	8006fc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f9a:	4b41      	ldr	r3, [pc, #260]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0302 	and.w	r3, r3, #2
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d005      	beq.n	8006fb2 <HAL_RCC_OscConfig+0x152>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d001      	beq.n	8006fb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e1c7      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fb2:	4b3b      	ldr	r3, [pc, #236]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	691b      	ldr	r3, [r3, #16]
 8006fbe:	00db      	lsls	r3, r3, #3
 8006fc0:	4937      	ldr	r1, [pc, #220]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fc6:	e03a      	b.n	800703e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d020      	beq.n	8007012 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006fd0:	4b34      	ldr	r3, [pc, #208]	@ (80070a4 <HAL_RCC_OscConfig+0x244>)
 8006fd2:	2201      	movs	r2, #1
 8006fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fd6:	f7fe fe25 	bl	8005c24 <HAL_GetTick>
 8006fda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fdc:	e008      	b.n	8006ff0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006fde:	f7fe fe21 	bl	8005c24 <HAL_GetTick>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	1ad3      	subs	r3, r2, r3
 8006fe8:	2b02      	cmp	r3, #2
 8006fea:	d901      	bls.n	8006ff0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006fec:	2303      	movs	r3, #3
 8006fee:	e1a8      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ff0:	4b2b      	ldr	r3, [pc, #172]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0302 	and.w	r3, r3, #2
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d0f0      	beq.n	8006fde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ffc:	4b28      	ldr	r3, [pc, #160]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	691b      	ldr	r3, [r3, #16]
 8007008:	00db      	lsls	r3, r3, #3
 800700a:	4925      	ldr	r1, [pc, #148]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 800700c:	4313      	orrs	r3, r2
 800700e:	600b      	str	r3, [r1, #0]
 8007010:	e015      	b.n	800703e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007012:	4b24      	ldr	r3, [pc, #144]	@ (80070a4 <HAL_RCC_OscConfig+0x244>)
 8007014:	2200      	movs	r2, #0
 8007016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007018:	f7fe fe04 	bl	8005c24 <HAL_GetTick>
 800701c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800701e:	e008      	b.n	8007032 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007020:	f7fe fe00 	bl	8005c24 <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e187      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007032:	4b1b      	ldr	r3, [pc, #108]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1f0      	bne.n	8007020 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0308 	and.w	r3, r3, #8
 8007046:	2b00      	cmp	r3, #0
 8007048:	d036      	beq.n	80070b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	695b      	ldr	r3, [r3, #20]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d016      	beq.n	8007080 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007052:	4b15      	ldr	r3, [pc, #84]	@ (80070a8 <HAL_RCC_OscConfig+0x248>)
 8007054:	2201      	movs	r2, #1
 8007056:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007058:	f7fe fde4 	bl	8005c24 <HAL_GetTick>
 800705c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800705e:	e008      	b.n	8007072 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007060:	f7fe fde0 	bl	8005c24 <HAL_GetTick>
 8007064:	4602      	mov	r2, r0
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	2b02      	cmp	r3, #2
 800706c:	d901      	bls.n	8007072 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800706e:	2303      	movs	r3, #3
 8007070:	e167      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007072:	4b0b      	ldr	r3, [pc, #44]	@ (80070a0 <HAL_RCC_OscConfig+0x240>)
 8007074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007076:	f003 0302 	and.w	r3, r3, #2
 800707a:	2b00      	cmp	r3, #0
 800707c:	d0f0      	beq.n	8007060 <HAL_RCC_OscConfig+0x200>
 800707e:	e01b      	b.n	80070b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007080:	4b09      	ldr	r3, [pc, #36]	@ (80070a8 <HAL_RCC_OscConfig+0x248>)
 8007082:	2200      	movs	r2, #0
 8007084:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007086:	f7fe fdcd 	bl	8005c24 <HAL_GetTick>
 800708a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800708c:	e00e      	b.n	80070ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800708e:	f7fe fdc9 	bl	8005c24 <HAL_GetTick>
 8007092:	4602      	mov	r2, r0
 8007094:	693b      	ldr	r3, [r7, #16]
 8007096:	1ad3      	subs	r3, r2, r3
 8007098:	2b02      	cmp	r3, #2
 800709a:	d907      	bls.n	80070ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800709c:	2303      	movs	r3, #3
 800709e:	e150      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
 80070a0:	40023800 	.word	0x40023800
 80070a4:	42470000 	.word	0x42470000
 80070a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070ac:	4b88      	ldr	r3, [pc, #544]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80070ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070b0:	f003 0302 	and.w	r3, r3, #2
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d1ea      	bne.n	800708e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 0304 	and.w	r3, r3, #4
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f000 8097 	beq.w	80071f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070c6:	2300      	movs	r3, #0
 80070c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070ca:	4b81      	ldr	r3, [pc, #516]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80070cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d10f      	bne.n	80070f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070d6:	2300      	movs	r3, #0
 80070d8:	60bb      	str	r3, [r7, #8]
 80070da:	4b7d      	ldr	r3, [pc, #500]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80070dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070de:	4a7c      	ldr	r2, [pc, #496]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80070e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80070e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80070e6:	4b7a      	ldr	r3, [pc, #488]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80070e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80070ee:	60bb      	str	r3, [r7, #8]
 80070f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80070f2:	2301      	movs	r3, #1
 80070f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070f6:	4b77      	ldr	r3, [pc, #476]	@ (80072d4 <HAL_RCC_OscConfig+0x474>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d118      	bne.n	8007134 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007102:	4b74      	ldr	r3, [pc, #464]	@ (80072d4 <HAL_RCC_OscConfig+0x474>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a73      	ldr	r2, [pc, #460]	@ (80072d4 <HAL_RCC_OscConfig+0x474>)
 8007108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800710c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800710e:	f7fe fd89 	bl	8005c24 <HAL_GetTick>
 8007112:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007114:	e008      	b.n	8007128 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007116:	f7fe fd85 	bl	8005c24 <HAL_GetTick>
 800711a:	4602      	mov	r2, r0
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	1ad3      	subs	r3, r2, r3
 8007120:	2b02      	cmp	r3, #2
 8007122:	d901      	bls.n	8007128 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007124:	2303      	movs	r3, #3
 8007126:	e10c      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007128:	4b6a      	ldr	r3, [pc, #424]	@ (80072d4 <HAL_RCC_OscConfig+0x474>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007130:	2b00      	cmp	r3, #0
 8007132:	d0f0      	beq.n	8007116 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	2b01      	cmp	r3, #1
 800713a:	d106      	bne.n	800714a <HAL_RCC_OscConfig+0x2ea>
 800713c:	4b64      	ldr	r3, [pc, #400]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 800713e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007140:	4a63      	ldr	r2, [pc, #396]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 8007142:	f043 0301 	orr.w	r3, r3, #1
 8007146:	6713      	str	r3, [r2, #112]	@ 0x70
 8007148:	e01c      	b.n	8007184 <HAL_RCC_OscConfig+0x324>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	2b05      	cmp	r3, #5
 8007150:	d10c      	bne.n	800716c <HAL_RCC_OscConfig+0x30c>
 8007152:	4b5f      	ldr	r3, [pc, #380]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 8007154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007156:	4a5e      	ldr	r2, [pc, #376]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 8007158:	f043 0304 	orr.w	r3, r3, #4
 800715c:	6713      	str	r3, [r2, #112]	@ 0x70
 800715e:	4b5c      	ldr	r3, [pc, #368]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 8007160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007162:	4a5b      	ldr	r2, [pc, #364]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 8007164:	f043 0301 	orr.w	r3, r3, #1
 8007168:	6713      	str	r3, [r2, #112]	@ 0x70
 800716a:	e00b      	b.n	8007184 <HAL_RCC_OscConfig+0x324>
 800716c:	4b58      	ldr	r3, [pc, #352]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 800716e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007170:	4a57      	ldr	r2, [pc, #348]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 8007172:	f023 0301 	bic.w	r3, r3, #1
 8007176:	6713      	str	r3, [r2, #112]	@ 0x70
 8007178:	4b55      	ldr	r3, [pc, #340]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 800717a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800717c:	4a54      	ldr	r2, [pc, #336]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 800717e:	f023 0304 	bic.w	r3, r3, #4
 8007182:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d015      	beq.n	80071b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800718c:	f7fe fd4a 	bl	8005c24 <HAL_GetTick>
 8007190:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007192:	e00a      	b.n	80071aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007194:	f7fe fd46 	bl	8005c24 <HAL_GetTick>
 8007198:	4602      	mov	r2, r0
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	1ad3      	subs	r3, r2, r3
 800719e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d901      	bls.n	80071aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	e0cb      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071aa:	4b49      	ldr	r3, [pc, #292]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80071ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071ae:	f003 0302 	and.w	r3, r3, #2
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d0ee      	beq.n	8007194 <HAL_RCC_OscConfig+0x334>
 80071b6:	e014      	b.n	80071e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071b8:	f7fe fd34 	bl	8005c24 <HAL_GetTick>
 80071bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071be:	e00a      	b.n	80071d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071c0:	f7fe fd30 	bl	8005c24 <HAL_GetTick>
 80071c4:	4602      	mov	r2, r0
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	1ad3      	subs	r3, r2, r3
 80071ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071ce:	4293      	cmp	r3, r2
 80071d0:	d901      	bls.n	80071d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80071d2:	2303      	movs	r3, #3
 80071d4:	e0b5      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071d6:	4b3e      	ldr	r3, [pc, #248]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80071d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071da:	f003 0302 	and.w	r3, r3, #2
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d1ee      	bne.n	80071c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80071e2:	7dfb      	ldrb	r3, [r7, #23]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d105      	bne.n	80071f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071e8:	4b39      	ldr	r3, [pc, #228]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80071ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ec:	4a38      	ldr	r2, [pc, #224]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80071ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 80a1 	beq.w	8007340 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80071fe:	4b34      	ldr	r3, [pc, #208]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f003 030c 	and.w	r3, r3, #12
 8007206:	2b08      	cmp	r3, #8
 8007208:	d05c      	beq.n	80072c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	699b      	ldr	r3, [r3, #24]
 800720e:	2b02      	cmp	r3, #2
 8007210:	d141      	bne.n	8007296 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007212:	4b31      	ldr	r3, [pc, #196]	@ (80072d8 <HAL_RCC_OscConfig+0x478>)
 8007214:	2200      	movs	r2, #0
 8007216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007218:	f7fe fd04 	bl	8005c24 <HAL_GetTick>
 800721c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800721e:	e008      	b.n	8007232 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007220:	f7fe fd00 	bl	8005c24 <HAL_GetTick>
 8007224:	4602      	mov	r2, r0
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	1ad3      	subs	r3, r2, r3
 800722a:	2b02      	cmp	r3, #2
 800722c:	d901      	bls.n	8007232 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e087      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007232:	4b27      	ldr	r3, [pc, #156]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1f0      	bne.n	8007220 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	69da      	ldr	r2, [r3, #28]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a1b      	ldr	r3, [r3, #32]
 8007246:	431a      	orrs	r2, r3
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724c:	019b      	lsls	r3, r3, #6
 800724e:	431a      	orrs	r2, r3
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007254:	085b      	lsrs	r3, r3, #1
 8007256:	3b01      	subs	r3, #1
 8007258:	041b      	lsls	r3, r3, #16
 800725a:	431a      	orrs	r2, r3
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007260:	061b      	lsls	r3, r3, #24
 8007262:	491b      	ldr	r1, [pc, #108]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 8007264:	4313      	orrs	r3, r2
 8007266:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007268:	4b1b      	ldr	r3, [pc, #108]	@ (80072d8 <HAL_RCC_OscConfig+0x478>)
 800726a:	2201      	movs	r2, #1
 800726c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800726e:	f7fe fcd9 	bl	8005c24 <HAL_GetTick>
 8007272:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007274:	e008      	b.n	8007288 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007276:	f7fe fcd5 	bl	8005c24 <HAL_GetTick>
 800727a:	4602      	mov	r2, r0
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	1ad3      	subs	r3, r2, r3
 8007280:	2b02      	cmp	r3, #2
 8007282:	d901      	bls.n	8007288 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007284:	2303      	movs	r3, #3
 8007286:	e05c      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007288:	4b11      	ldr	r3, [pc, #68]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007290:	2b00      	cmp	r3, #0
 8007292:	d0f0      	beq.n	8007276 <HAL_RCC_OscConfig+0x416>
 8007294:	e054      	b.n	8007340 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007296:	4b10      	ldr	r3, [pc, #64]	@ (80072d8 <HAL_RCC_OscConfig+0x478>)
 8007298:	2200      	movs	r2, #0
 800729a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800729c:	f7fe fcc2 	bl	8005c24 <HAL_GetTick>
 80072a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072a2:	e008      	b.n	80072b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072a4:	f7fe fcbe 	bl	8005c24 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	d901      	bls.n	80072b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e045      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072b6:	4b06      	ldr	r3, [pc, #24]	@ (80072d0 <HAL_RCC_OscConfig+0x470>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1f0      	bne.n	80072a4 <HAL_RCC_OscConfig+0x444>
 80072c2:	e03d      	b.n	8007340 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	699b      	ldr	r3, [r3, #24]
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d107      	bne.n	80072dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e038      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
 80072d0:	40023800 	.word	0x40023800
 80072d4:	40007000 	.word	0x40007000
 80072d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80072dc:	4b1b      	ldr	r3, [pc, #108]	@ (800734c <HAL_RCC_OscConfig+0x4ec>)
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d028      	beq.n	800733c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d121      	bne.n	800733c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007302:	429a      	cmp	r2, r3
 8007304:	d11a      	bne.n	800733c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007306:	68fa      	ldr	r2, [r7, #12]
 8007308:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800730c:	4013      	ands	r3, r2
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007312:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007314:	4293      	cmp	r3, r2
 8007316:	d111      	bne.n	800733c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007322:	085b      	lsrs	r3, r3, #1
 8007324:	3b01      	subs	r3, #1
 8007326:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007328:	429a      	cmp	r2, r3
 800732a:	d107      	bne.n	800733c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007336:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007338:	429a      	cmp	r2, r3
 800733a:	d001      	beq.n	8007340 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e000      	b.n	8007342 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	3718      	adds	r7, #24
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	40023800 	.word	0x40023800

08007350 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d101      	bne.n	8007364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	e0cc      	b.n	80074fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007364:	4b68      	ldr	r3, [pc, #416]	@ (8007508 <HAL_RCC_ClockConfig+0x1b8>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0307 	and.w	r3, r3, #7
 800736c:	683a      	ldr	r2, [r7, #0]
 800736e:	429a      	cmp	r2, r3
 8007370:	d90c      	bls.n	800738c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007372:	4b65      	ldr	r3, [pc, #404]	@ (8007508 <HAL_RCC_ClockConfig+0x1b8>)
 8007374:	683a      	ldr	r2, [r7, #0]
 8007376:	b2d2      	uxtb	r2, r2
 8007378:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800737a:	4b63      	ldr	r3, [pc, #396]	@ (8007508 <HAL_RCC_ClockConfig+0x1b8>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f003 0307 	and.w	r3, r3, #7
 8007382:	683a      	ldr	r2, [r7, #0]
 8007384:	429a      	cmp	r2, r3
 8007386:	d001      	beq.n	800738c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e0b8      	b.n	80074fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0302 	and.w	r3, r3, #2
 8007394:	2b00      	cmp	r3, #0
 8007396:	d020      	beq.n	80073da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f003 0304 	and.w	r3, r3, #4
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d005      	beq.n	80073b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80073a4:	4b59      	ldr	r3, [pc, #356]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	4a58      	ldr	r2, [pc, #352]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80073aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80073ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 0308 	and.w	r3, r3, #8
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d005      	beq.n	80073c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80073bc:	4b53      	ldr	r3, [pc, #332]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80073be:	689b      	ldr	r3, [r3, #8]
 80073c0:	4a52      	ldr	r2, [pc, #328]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80073c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80073c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073c8:	4b50      	ldr	r3, [pc, #320]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	494d      	ldr	r1, [pc, #308]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80073d6:	4313      	orrs	r3, r2
 80073d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f003 0301 	and.w	r3, r3, #1
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d044      	beq.n	8007470 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	d107      	bne.n	80073fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073ee:	4b47      	ldr	r3, [pc, #284]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d119      	bne.n	800742e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073fa:	2301      	movs	r3, #1
 80073fc:	e07f      	b.n	80074fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	2b02      	cmp	r3, #2
 8007404:	d003      	beq.n	800740e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800740a:	2b03      	cmp	r3, #3
 800740c:	d107      	bne.n	800741e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800740e:	4b3f      	ldr	r3, [pc, #252]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007416:	2b00      	cmp	r3, #0
 8007418:	d109      	bne.n	800742e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e06f      	b.n	80074fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800741e:	4b3b      	ldr	r3, [pc, #236]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0302 	and.w	r3, r3, #2
 8007426:	2b00      	cmp	r3, #0
 8007428:	d101      	bne.n	800742e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e067      	b.n	80074fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800742e:	4b37      	ldr	r3, [pc, #220]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f023 0203 	bic.w	r2, r3, #3
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	4934      	ldr	r1, [pc, #208]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 800743c:	4313      	orrs	r3, r2
 800743e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007440:	f7fe fbf0 	bl	8005c24 <HAL_GetTick>
 8007444:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007446:	e00a      	b.n	800745e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007448:	f7fe fbec 	bl	8005c24 <HAL_GetTick>
 800744c:	4602      	mov	r2, r0
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	1ad3      	subs	r3, r2, r3
 8007452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007456:	4293      	cmp	r3, r2
 8007458:	d901      	bls.n	800745e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800745a:	2303      	movs	r3, #3
 800745c:	e04f      	b.n	80074fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800745e:	4b2b      	ldr	r3, [pc, #172]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	f003 020c 	and.w	r2, r3, #12
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	429a      	cmp	r2, r3
 800746e:	d1eb      	bne.n	8007448 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007470:	4b25      	ldr	r3, [pc, #148]	@ (8007508 <HAL_RCC_ClockConfig+0x1b8>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f003 0307 	and.w	r3, r3, #7
 8007478:	683a      	ldr	r2, [r7, #0]
 800747a:	429a      	cmp	r2, r3
 800747c:	d20c      	bcs.n	8007498 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800747e:	4b22      	ldr	r3, [pc, #136]	@ (8007508 <HAL_RCC_ClockConfig+0x1b8>)
 8007480:	683a      	ldr	r2, [r7, #0]
 8007482:	b2d2      	uxtb	r2, r2
 8007484:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007486:	4b20      	ldr	r3, [pc, #128]	@ (8007508 <HAL_RCC_ClockConfig+0x1b8>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 0307 	and.w	r3, r3, #7
 800748e:	683a      	ldr	r2, [r7, #0]
 8007490:	429a      	cmp	r2, r3
 8007492:	d001      	beq.n	8007498 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e032      	b.n	80074fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0304 	and.w	r3, r3, #4
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d008      	beq.n	80074b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074a4:	4b19      	ldr	r3, [pc, #100]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	68db      	ldr	r3, [r3, #12]
 80074b0:	4916      	ldr	r1, [pc, #88]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80074b2:	4313      	orrs	r3, r2
 80074b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0308 	and.w	r3, r3, #8
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d009      	beq.n	80074d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80074c2:	4b12      	ldr	r3, [pc, #72]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	691b      	ldr	r3, [r3, #16]
 80074ce:	00db      	lsls	r3, r3, #3
 80074d0:	490e      	ldr	r1, [pc, #56]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80074d2:	4313      	orrs	r3, r2
 80074d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80074d6:	f000 f821 	bl	800751c <HAL_RCC_GetSysClockFreq>
 80074da:	4602      	mov	r2, r0
 80074dc:	4b0b      	ldr	r3, [pc, #44]	@ (800750c <HAL_RCC_ClockConfig+0x1bc>)
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	091b      	lsrs	r3, r3, #4
 80074e2:	f003 030f 	and.w	r3, r3, #15
 80074e6:	490a      	ldr	r1, [pc, #40]	@ (8007510 <HAL_RCC_ClockConfig+0x1c0>)
 80074e8:	5ccb      	ldrb	r3, [r1, r3]
 80074ea:	fa22 f303 	lsr.w	r3, r2, r3
 80074ee:	4a09      	ldr	r2, [pc, #36]	@ (8007514 <HAL_RCC_ClockConfig+0x1c4>)
 80074f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80074f2:	4b09      	ldr	r3, [pc, #36]	@ (8007518 <HAL_RCC_ClockConfig+0x1c8>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f7fe fb50 	bl	8005b9c <HAL_InitTick>

  return HAL_OK;
 80074fc:	2300      	movs	r3, #0
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3710      	adds	r7, #16
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	40023c00 	.word	0x40023c00
 800750c:	40023800 	.word	0x40023800
 8007510:	0800eb94 	.word	0x0800eb94
 8007514:	20000060 	.word	0x20000060
 8007518:	20000078 	.word	0x20000078

0800751c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800751c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007520:	b094      	sub	sp, #80	@ 0x50
 8007522:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007524:	2300      	movs	r3, #0
 8007526:	647b      	str	r3, [r7, #68]	@ 0x44
 8007528:	2300      	movs	r3, #0
 800752a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800752c:	2300      	movs	r3, #0
 800752e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007530:	2300      	movs	r3, #0
 8007532:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007534:	4b79      	ldr	r3, [pc, #484]	@ (800771c <HAL_RCC_GetSysClockFreq+0x200>)
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	f003 030c 	and.w	r3, r3, #12
 800753c:	2b08      	cmp	r3, #8
 800753e:	d00d      	beq.n	800755c <HAL_RCC_GetSysClockFreq+0x40>
 8007540:	2b08      	cmp	r3, #8
 8007542:	f200 80e1 	bhi.w	8007708 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007546:	2b00      	cmp	r3, #0
 8007548:	d002      	beq.n	8007550 <HAL_RCC_GetSysClockFreq+0x34>
 800754a:	2b04      	cmp	r3, #4
 800754c:	d003      	beq.n	8007556 <HAL_RCC_GetSysClockFreq+0x3a>
 800754e:	e0db      	b.n	8007708 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007550:	4b73      	ldr	r3, [pc, #460]	@ (8007720 <HAL_RCC_GetSysClockFreq+0x204>)
 8007552:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8007554:	e0db      	b.n	800770e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007556:	4b73      	ldr	r3, [pc, #460]	@ (8007724 <HAL_RCC_GetSysClockFreq+0x208>)
 8007558:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800755a:	e0d8      	b.n	800770e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800755c:	4b6f      	ldr	r3, [pc, #444]	@ (800771c <HAL_RCC_GetSysClockFreq+0x200>)
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007564:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007566:	4b6d      	ldr	r3, [pc, #436]	@ (800771c <HAL_RCC_GetSysClockFreq+0x200>)
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800756e:	2b00      	cmp	r3, #0
 8007570:	d063      	beq.n	800763a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007572:	4b6a      	ldr	r3, [pc, #424]	@ (800771c <HAL_RCC_GetSysClockFreq+0x200>)
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	099b      	lsrs	r3, r3, #6
 8007578:	2200      	movs	r2, #0
 800757a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800757c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800757e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007584:	633b      	str	r3, [r7, #48]	@ 0x30
 8007586:	2300      	movs	r3, #0
 8007588:	637b      	str	r3, [r7, #52]	@ 0x34
 800758a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800758e:	4622      	mov	r2, r4
 8007590:	462b      	mov	r3, r5
 8007592:	f04f 0000 	mov.w	r0, #0
 8007596:	f04f 0100 	mov.w	r1, #0
 800759a:	0159      	lsls	r1, r3, #5
 800759c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80075a0:	0150      	lsls	r0, r2, #5
 80075a2:	4602      	mov	r2, r0
 80075a4:	460b      	mov	r3, r1
 80075a6:	4621      	mov	r1, r4
 80075a8:	1a51      	subs	r1, r2, r1
 80075aa:	6139      	str	r1, [r7, #16]
 80075ac:	4629      	mov	r1, r5
 80075ae:	eb63 0301 	sbc.w	r3, r3, r1
 80075b2:	617b      	str	r3, [r7, #20]
 80075b4:	f04f 0200 	mov.w	r2, #0
 80075b8:	f04f 0300 	mov.w	r3, #0
 80075bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80075c0:	4659      	mov	r1, fp
 80075c2:	018b      	lsls	r3, r1, #6
 80075c4:	4651      	mov	r1, sl
 80075c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80075ca:	4651      	mov	r1, sl
 80075cc:	018a      	lsls	r2, r1, #6
 80075ce:	4651      	mov	r1, sl
 80075d0:	ebb2 0801 	subs.w	r8, r2, r1
 80075d4:	4659      	mov	r1, fp
 80075d6:	eb63 0901 	sbc.w	r9, r3, r1
 80075da:	f04f 0200 	mov.w	r2, #0
 80075de:	f04f 0300 	mov.w	r3, #0
 80075e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80075e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80075ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80075ee:	4690      	mov	r8, r2
 80075f0:	4699      	mov	r9, r3
 80075f2:	4623      	mov	r3, r4
 80075f4:	eb18 0303 	adds.w	r3, r8, r3
 80075f8:	60bb      	str	r3, [r7, #8]
 80075fa:	462b      	mov	r3, r5
 80075fc:	eb49 0303 	adc.w	r3, r9, r3
 8007600:	60fb      	str	r3, [r7, #12]
 8007602:	f04f 0200 	mov.w	r2, #0
 8007606:	f04f 0300 	mov.w	r3, #0
 800760a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800760e:	4629      	mov	r1, r5
 8007610:	024b      	lsls	r3, r1, #9
 8007612:	4621      	mov	r1, r4
 8007614:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007618:	4621      	mov	r1, r4
 800761a:	024a      	lsls	r2, r1, #9
 800761c:	4610      	mov	r0, r2
 800761e:	4619      	mov	r1, r3
 8007620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007622:	2200      	movs	r2, #0
 8007624:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007626:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007628:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800762c:	f7f9 fb2c 	bl	8000c88 <__aeabi_uldivmod>
 8007630:	4602      	mov	r2, r0
 8007632:	460b      	mov	r3, r1
 8007634:	4613      	mov	r3, r2
 8007636:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007638:	e058      	b.n	80076ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800763a:	4b38      	ldr	r3, [pc, #224]	@ (800771c <HAL_RCC_GetSysClockFreq+0x200>)
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	099b      	lsrs	r3, r3, #6
 8007640:	2200      	movs	r2, #0
 8007642:	4618      	mov	r0, r3
 8007644:	4611      	mov	r1, r2
 8007646:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800764a:	623b      	str	r3, [r7, #32]
 800764c:	2300      	movs	r3, #0
 800764e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007650:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007654:	4642      	mov	r2, r8
 8007656:	464b      	mov	r3, r9
 8007658:	f04f 0000 	mov.w	r0, #0
 800765c:	f04f 0100 	mov.w	r1, #0
 8007660:	0159      	lsls	r1, r3, #5
 8007662:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007666:	0150      	lsls	r0, r2, #5
 8007668:	4602      	mov	r2, r0
 800766a:	460b      	mov	r3, r1
 800766c:	4641      	mov	r1, r8
 800766e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007672:	4649      	mov	r1, r9
 8007674:	eb63 0b01 	sbc.w	fp, r3, r1
 8007678:	f04f 0200 	mov.w	r2, #0
 800767c:	f04f 0300 	mov.w	r3, #0
 8007680:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007684:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007688:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800768c:	ebb2 040a 	subs.w	r4, r2, sl
 8007690:	eb63 050b 	sbc.w	r5, r3, fp
 8007694:	f04f 0200 	mov.w	r2, #0
 8007698:	f04f 0300 	mov.w	r3, #0
 800769c:	00eb      	lsls	r3, r5, #3
 800769e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80076a2:	00e2      	lsls	r2, r4, #3
 80076a4:	4614      	mov	r4, r2
 80076a6:	461d      	mov	r5, r3
 80076a8:	4643      	mov	r3, r8
 80076aa:	18e3      	adds	r3, r4, r3
 80076ac:	603b      	str	r3, [r7, #0]
 80076ae:	464b      	mov	r3, r9
 80076b0:	eb45 0303 	adc.w	r3, r5, r3
 80076b4:	607b      	str	r3, [r7, #4]
 80076b6:	f04f 0200 	mov.w	r2, #0
 80076ba:	f04f 0300 	mov.w	r3, #0
 80076be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80076c2:	4629      	mov	r1, r5
 80076c4:	028b      	lsls	r3, r1, #10
 80076c6:	4621      	mov	r1, r4
 80076c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80076cc:	4621      	mov	r1, r4
 80076ce:	028a      	lsls	r2, r1, #10
 80076d0:	4610      	mov	r0, r2
 80076d2:	4619      	mov	r1, r3
 80076d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076d6:	2200      	movs	r2, #0
 80076d8:	61bb      	str	r3, [r7, #24]
 80076da:	61fa      	str	r2, [r7, #28]
 80076dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80076e0:	f7f9 fad2 	bl	8000c88 <__aeabi_uldivmod>
 80076e4:	4602      	mov	r2, r0
 80076e6:	460b      	mov	r3, r1
 80076e8:	4613      	mov	r3, r2
 80076ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80076ec:	4b0b      	ldr	r3, [pc, #44]	@ (800771c <HAL_RCC_GetSysClockFreq+0x200>)
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	0c1b      	lsrs	r3, r3, #16
 80076f2:	f003 0303 	and.w	r3, r3, #3
 80076f6:	3301      	adds	r3, #1
 80076f8:	005b      	lsls	r3, r3, #1
 80076fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80076fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80076fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007700:	fbb2 f3f3 	udiv	r3, r2, r3
 8007704:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007706:	e002      	b.n	800770e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007708:	4b05      	ldr	r3, [pc, #20]	@ (8007720 <HAL_RCC_GetSysClockFreq+0x204>)
 800770a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800770c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800770e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007710:	4618      	mov	r0, r3
 8007712:	3750      	adds	r7, #80	@ 0x50
 8007714:	46bd      	mov	sp, r7
 8007716:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800771a:	bf00      	nop
 800771c:	40023800 	.word	0x40023800
 8007720:	00f42400 	.word	0x00f42400
 8007724:	007a1200 	.word	0x007a1200

08007728 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007728:	b480      	push	{r7}
 800772a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800772c:	4b03      	ldr	r3, [pc, #12]	@ (800773c <HAL_RCC_GetHCLKFreq+0x14>)
 800772e:	681b      	ldr	r3, [r3, #0]
}
 8007730:	4618      	mov	r0, r3
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	20000060 	.word	0x20000060

08007740 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007744:	f7ff fff0 	bl	8007728 <HAL_RCC_GetHCLKFreq>
 8007748:	4602      	mov	r2, r0
 800774a:	4b05      	ldr	r3, [pc, #20]	@ (8007760 <HAL_RCC_GetPCLK1Freq+0x20>)
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	0a9b      	lsrs	r3, r3, #10
 8007750:	f003 0307 	and.w	r3, r3, #7
 8007754:	4903      	ldr	r1, [pc, #12]	@ (8007764 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007756:	5ccb      	ldrb	r3, [r1, r3]
 8007758:	fa22 f303 	lsr.w	r3, r2, r3
}
 800775c:	4618      	mov	r0, r3
 800775e:	bd80      	pop	{r7, pc}
 8007760:	40023800 	.word	0x40023800
 8007764:	0800eba4 	.word	0x0800eba4

08007768 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800776c:	f7ff ffdc 	bl	8007728 <HAL_RCC_GetHCLKFreq>
 8007770:	4602      	mov	r2, r0
 8007772:	4b05      	ldr	r3, [pc, #20]	@ (8007788 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	0b5b      	lsrs	r3, r3, #13
 8007778:	f003 0307 	and.w	r3, r3, #7
 800777c:	4903      	ldr	r1, [pc, #12]	@ (800778c <HAL_RCC_GetPCLK2Freq+0x24>)
 800777e:	5ccb      	ldrb	r3, [r1, r3]
 8007780:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007784:	4618      	mov	r0, r3
 8007786:	bd80      	pop	{r7, pc}
 8007788:	40023800 	.word	0x40023800
 800778c:	0800eba4 	.word	0x0800eba4

08007790 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b082      	sub	sp, #8
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d101      	bne.n	80077a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e07b      	b.n	800789a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d108      	bne.n	80077bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077b2:	d009      	beq.n	80077c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	61da      	str	r2, [r3, #28]
 80077ba:	e005      	b.n	80077c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2200      	movs	r2, #0
 80077c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d106      	bne.n	80077e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2200      	movs	r2, #0
 80077de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f7fb fac8 	bl	8002d78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2202      	movs	r2, #2
 80077ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007810:	431a      	orrs	r2, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800781a:	431a      	orrs	r2, r3
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	691b      	ldr	r3, [r3, #16]
 8007820:	f003 0302 	and.w	r3, r3, #2
 8007824:	431a      	orrs	r2, r3
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	695b      	ldr	r3, [r3, #20]
 800782a:	f003 0301 	and.w	r3, r3, #1
 800782e:	431a      	orrs	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	699b      	ldr	r3, [r3, #24]
 8007834:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007838:	431a      	orrs	r2, r3
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	69db      	ldr	r3, [r3, #28]
 800783e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007842:	431a      	orrs	r2, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6a1b      	ldr	r3, [r3, #32]
 8007848:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800784c:	ea42 0103 	orr.w	r1, r2, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007854:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	430a      	orrs	r2, r1
 800785e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	699b      	ldr	r3, [r3, #24]
 8007864:	0c1b      	lsrs	r3, r3, #16
 8007866:	f003 0104 	and.w	r1, r3, #4
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786e:	f003 0210 	and.w	r2, r3, #16
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	430a      	orrs	r2, r1
 8007878:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	69da      	ldr	r2, [r3, #28]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007888:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	2200      	movs	r2, #0
 800788e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007898:	2300      	movs	r3, #0
}
 800789a:	4618      	mov	r0, r3
 800789c:	3708      	adds	r7, #8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}

080078a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b088      	sub	sp, #32
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	60f8      	str	r0, [r7, #12]
 80078aa:	60b9      	str	r1, [r7, #8]
 80078ac:	603b      	str	r3, [r7, #0]
 80078ae:	4613      	mov	r3, r2
 80078b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80078b2:	2300      	movs	r3, #0
 80078b4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d101      	bne.n	80078c4 <HAL_SPI_Transmit+0x22>
 80078c0:	2302      	movs	r3, #2
 80078c2:	e126      	b.n	8007b12 <HAL_SPI_Transmit+0x270>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078cc:	f7fe f9aa 	bl	8005c24 <HAL_GetTick>
 80078d0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80078d2:	88fb      	ldrh	r3, [r7, #6]
 80078d4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	2b01      	cmp	r3, #1
 80078e0:	d002      	beq.n	80078e8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80078e2:	2302      	movs	r3, #2
 80078e4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80078e6:	e10b      	b.n	8007b00 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d002      	beq.n	80078f4 <HAL_SPI_Transmit+0x52>
 80078ee:	88fb      	ldrh	r3, [r7, #6]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d102      	bne.n	80078fa <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80078f4:	2301      	movs	r3, #1
 80078f6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80078f8:	e102      	b.n	8007b00 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2203      	movs	r2, #3
 80078fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	2200      	movs	r2, #0
 8007906:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	68ba      	ldr	r2, [r7, #8]
 800790c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	88fa      	ldrh	r2, [r7, #6]
 8007912:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	88fa      	ldrh	r2, [r7, #6]
 8007918:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2200      	movs	r2, #0
 800791e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2200      	movs	r2, #0
 8007924:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2200      	movs	r2, #0
 8007930:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2200      	movs	r2, #0
 8007936:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007940:	d10f      	bne.n	8007962 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007950:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007960:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800796c:	2b40      	cmp	r3, #64	@ 0x40
 800796e:	d007      	beq.n	8007980 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800797e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007988:	d14b      	bne.n	8007a22 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d002      	beq.n	8007998 <HAL_SPI_Transmit+0xf6>
 8007992:	8afb      	ldrh	r3, [r7, #22]
 8007994:	2b01      	cmp	r3, #1
 8007996:	d13e      	bne.n	8007a16 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800799c:	881a      	ldrh	r2, [r3, #0]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079a8:	1c9a      	adds	r2, r3, #2
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079b2:	b29b      	uxth	r3, r3
 80079b4:	3b01      	subs	r3, #1
 80079b6:	b29a      	uxth	r2, r3
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80079bc:	e02b      	b.n	8007a16 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	f003 0302 	and.w	r3, r3, #2
 80079c8:	2b02      	cmp	r3, #2
 80079ca:	d112      	bne.n	80079f2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079d0:	881a      	ldrh	r2, [r3, #0]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079dc:	1c9a      	adds	r2, r3, #2
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	3b01      	subs	r3, #1
 80079ea:	b29a      	uxth	r2, r3
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	86da      	strh	r2, [r3, #54]	@ 0x36
 80079f0:	e011      	b.n	8007a16 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079f2:	f7fe f917 	bl	8005c24 <HAL_GetTick>
 80079f6:	4602      	mov	r2, r0
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	1ad3      	subs	r3, r2, r3
 80079fc:	683a      	ldr	r2, [r7, #0]
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d803      	bhi.n	8007a0a <HAL_SPI_Transmit+0x168>
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a08:	d102      	bne.n	8007a10 <HAL_SPI_Transmit+0x16e>
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d102      	bne.n	8007a16 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007a10:	2303      	movs	r3, #3
 8007a12:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007a14:	e074      	b.n	8007b00 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d1ce      	bne.n	80079be <HAL_SPI_Transmit+0x11c>
 8007a20:	e04c      	b.n	8007abc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d002      	beq.n	8007a30 <HAL_SPI_Transmit+0x18e>
 8007a2a:	8afb      	ldrh	r3, [r7, #22]
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d140      	bne.n	8007ab2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	330c      	adds	r3, #12
 8007a3a:	7812      	ldrb	r2, [r2, #0]
 8007a3c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a42:	1c5a      	adds	r2, r3, #1
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	3b01      	subs	r3, #1
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007a56:	e02c      	b.n	8007ab2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	f003 0302 	and.w	r3, r3, #2
 8007a62:	2b02      	cmp	r3, #2
 8007a64:	d113      	bne.n	8007a8e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	330c      	adds	r3, #12
 8007a70:	7812      	ldrb	r2, [r2, #0]
 8007a72:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a78:	1c5a      	adds	r2, r3, #1
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a82:	b29b      	uxth	r3, r3
 8007a84:	3b01      	subs	r3, #1
 8007a86:	b29a      	uxth	r2, r3
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007a8c:	e011      	b.n	8007ab2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a8e:	f7fe f8c9 	bl	8005c24 <HAL_GetTick>
 8007a92:	4602      	mov	r2, r0
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	1ad3      	subs	r3, r2, r3
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d803      	bhi.n	8007aa6 <HAL_SPI_Transmit+0x204>
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa4:	d102      	bne.n	8007aac <HAL_SPI_Transmit+0x20a>
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d102      	bne.n	8007ab2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007aac:	2303      	movs	r3, #3
 8007aae:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007ab0:	e026      	b.n	8007b00 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d1cd      	bne.n	8007a58 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007abc:	69ba      	ldr	r2, [r7, #24]
 8007abe:	6839      	ldr	r1, [r7, #0]
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f000 fbcb 	bl	800825c <SPI_EndRxTxTransaction>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d002      	beq.n	8007ad2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2220      	movs	r2, #32
 8007ad0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10a      	bne.n	8007af0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ada:	2300      	movs	r3, #0
 8007adc:	613b      	str	r3, [r7, #16]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	68db      	ldr	r3, [r3, #12]
 8007ae4:	613b      	str	r3, [r7, #16]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	613b      	str	r3, [r7, #16]
 8007aee:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d002      	beq.n	8007afe <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	77fb      	strb	r3, [r7, #31]
 8007afc:	e000      	b.n	8007b00 <HAL_SPI_Transmit+0x25e>
  }

error:
 8007afe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007b10:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3720      	adds	r7, #32
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}

08007b1a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b1a:	b580      	push	{r7, lr}
 8007b1c:	b088      	sub	sp, #32
 8007b1e:	af02      	add	r7, sp, #8
 8007b20:	60f8      	str	r0, [r7, #12]
 8007b22:	60b9      	str	r1, [r7, #8]
 8007b24:	603b      	str	r3, [r7, #0]
 8007b26:	4613      	mov	r3, r2
 8007b28:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b36:	d112      	bne.n	8007b5e <HAL_SPI_Receive+0x44>
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10e      	bne.n	8007b5e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2204      	movs	r2, #4
 8007b44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007b48:	88fa      	ldrh	r2, [r7, #6]
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	9300      	str	r3, [sp, #0]
 8007b4e:	4613      	mov	r3, r2
 8007b50:	68ba      	ldr	r2, [r7, #8]
 8007b52:	68b9      	ldr	r1, [r7, #8]
 8007b54:	68f8      	ldr	r0, [r7, #12]
 8007b56:	f000 f8f1 	bl	8007d3c <HAL_SPI_TransmitReceive>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	e0ea      	b.n	8007d34 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d101      	bne.n	8007b6c <HAL_SPI_Receive+0x52>
 8007b68:	2302      	movs	r3, #2
 8007b6a:	e0e3      	b.n	8007d34 <HAL_SPI_Receive+0x21a>
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2201      	movs	r2, #1
 8007b70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b74:	f7fe f856 	bl	8005c24 <HAL_GetTick>
 8007b78:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d002      	beq.n	8007b8c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007b86:	2302      	movs	r3, #2
 8007b88:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007b8a:	e0ca      	b.n	8007d22 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d002      	beq.n	8007b98 <HAL_SPI_Receive+0x7e>
 8007b92:	88fb      	ldrh	r3, [r7, #6]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d102      	bne.n	8007b9e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007b9c:	e0c1      	b.n	8007d22 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2204      	movs	r2, #4
 8007ba2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	68ba      	ldr	r2, [r7, #8]
 8007bb0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	88fa      	ldrh	r2, [r7, #6]
 8007bb6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	88fa      	ldrh	r2, [r7, #6]
 8007bbc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	689b      	ldr	r3, [r3, #8]
 8007be0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007be4:	d10f      	bne.n	8007c06 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	681a      	ldr	r2, [r3, #0]
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bf4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007c04:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c10:	2b40      	cmp	r3, #64	@ 0x40
 8007c12:	d007      	beq.n	8007c24 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c22:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	68db      	ldr	r3, [r3, #12]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d162      	bne.n	8007cf2 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007c2c:	e02e      	b.n	8007c8c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	f003 0301 	and.w	r3, r3, #1
 8007c38:	2b01      	cmp	r3, #1
 8007c3a:	d115      	bne.n	8007c68 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f103 020c 	add.w	r2, r3, #12
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c48:	7812      	ldrb	r2, [r2, #0]
 8007c4a:	b2d2      	uxtb	r2, r2
 8007c4c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c52:	1c5a      	adds	r2, r3, #1
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	b29a      	uxth	r2, r3
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c66:	e011      	b.n	8007c8c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c68:	f7fd ffdc 	bl	8005c24 <HAL_GetTick>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	1ad3      	subs	r3, r2, r3
 8007c72:	683a      	ldr	r2, [r7, #0]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d803      	bhi.n	8007c80 <HAL_SPI_Receive+0x166>
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c7e:	d102      	bne.n	8007c86 <HAL_SPI_Receive+0x16c>
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d102      	bne.n	8007c8c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007c86:	2303      	movs	r3, #3
 8007c88:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007c8a:	e04a      	b.n	8007d22 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1cb      	bne.n	8007c2e <HAL_SPI_Receive+0x114>
 8007c96:	e031      	b.n	8007cfc <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	f003 0301 	and.w	r3, r3, #1
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d113      	bne.n	8007cce <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	68da      	ldr	r2, [r3, #12]
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb0:	b292      	uxth	r2, r2
 8007cb2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb8:	1c9a      	adds	r2, r3, #2
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	b29a      	uxth	r2, r3
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ccc:	e011      	b.n	8007cf2 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007cce:	f7fd ffa9 	bl	8005c24 <HAL_GetTick>
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	693b      	ldr	r3, [r7, #16]
 8007cd6:	1ad3      	subs	r3, r2, r3
 8007cd8:	683a      	ldr	r2, [r7, #0]
 8007cda:	429a      	cmp	r2, r3
 8007cdc:	d803      	bhi.n	8007ce6 <HAL_SPI_Receive+0x1cc>
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ce4:	d102      	bne.n	8007cec <HAL_SPI_Receive+0x1d2>
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d102      	bne.n	8007cf2 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8007cec:	2303      	movs	r3, #3
 8007cee:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007cf0:	e017      	b.n	8007d22 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d1cd      	bne.n	8007c98 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	6839      	ldr	r1, [r7, #0]
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	f000 fa45 	bl	8008190 <SPI_EndRxTransaction>
 8007d06:	4603      	mov	r3, r0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d002      	beq.n	8007d12 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2220      	movs	r2, #32
 8007d10:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d002      	beq.n	8007d20 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007d1a:	2301      	movs	r3, #1
 8007d1c:	75fb      	strb	r3, [r7, #23]
 8007d1e:	e000      	b.n	8007d22 <HAL_SPI_Receive+0x208>
  }

error :
 8007d20:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2201      	movs	r2, #1
 8007d26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3718      	adds	r7, #24
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b08c      	sub	sp, #48	@ 0x30
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	60f8      	str	r0, [r7, #12]
 8007d44:	60b9      	str	r1, [r7, #8]
 8007d46:	607a      	str	r2, [r7, #4]
 8007d48:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d101      	bne.n	8007d62 <HAL_SPI_TransmitReceive+0x26>
 8007d5e:	2302      	movs	r3, #2
 8007d60:	e18a      	b.n	8008078 <HAL_SPI_TransmitReceive+0x33c>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2201      	movs	r2, #1
 8007d66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d6a:	f7fd ff5b 	bl	8005c24 <HAL_GetTick>
 8007d6e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007d80:	887b      	ldrh	r3, [r7, #2]
 8007d82:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007d84:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d00f      	beq.n	8007dac <HAL_SPI_TransmitReceive+0x70>
 8007d8c:	69fb      	ldr	r3, [r7, #28]
 8007d8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d92:	d107      	bne.n	8007da4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d103      	bne.n	8007da4 <HAL_SPI_TransmitReceive+0x68>
 8007d9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007da0:	2b04      	cmp	r3, #4
 8007da2:	d003      	beq.n	8007dac <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007da4:	2302      	movs	r3, #2
 8007da6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007daa:	e15b      	b.n	8008064 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d005      	beq.n	8007dbe <HAL_SPI_TransmitReceive+0x82>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d002      	beq.n	8007dbe <HAL_SPI_TransmitReceive+0x82>
 8007db8:	887b      	ldrh	r3, [r7, #2]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d103      	bne.n	8007dc6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007dc4:	e14e      	b.n	8008064 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007dcc:	b2db      	uxtb	r3, r3
 8007dce:	2b04      	cmp	r3, #4
 8007dd0:	d003      	beq.n	8007dda <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2205      	movs	r2, #5
 8007dd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	687a      	ldr	r2, [r7, #4]
 8007de4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	887a      	ldrh	r2, [r7, #2]
 8007dea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	887a      	ldrh	r2, [r7, #2]
 8007df0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	68ba      	ldr	r2, [r7, #8]
 8007df6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	887a      	ldrh	r2, [r7, #2]
 8007dfc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	887a      	ldrh	r2, [r7, #2]
 8007e02:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e1a:	2b40      	cmp	r3, #64	@ 0x40
 8007e1c:	d007      	beq.n	8007e2e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e2c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e36:	d178      	bne.n	8007f2a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d002      	beq.n	8007e46 <HAL_SPI_TransmitReceive+0x10a>
 8007e40:	8b7b      	ldrh	r3, [r7, #26]
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d166      	bne.n	8007f14 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e4a:	881a      	ldrh	r2, [r3, #0]
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e56:	1c9a      	adds	r2, r3, #2
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e60:	b29b      	uxth	r3, r3
 8007e62:	3b01      	subs	r3, #1
 8007e64:	b29a      	uxth	r2, r3
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e6a:	e053      	b.n	8007f14 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	f003 0302 	and.w	r3, r3, #2
 8007e76:	2b02      	cmp	r3, #2
 8007e78:	d11b      	bne.n	8007eb2 <HAL_SPI_TransmitReceive+0x176>
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d016      	beq.n	8007eb2 <HAL_SPI_TransmitReceive+0x176>
 8007e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d113      	bne.n	8007eb2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e8e:	881a      	ldrh	r2, [r3, #0]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e9a:	1c9a      	adds	r2, r3, #2
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	3b01      	subs	r3, #1
 8007ea8:	b29a      	uxth	r2, r3
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	f003 0301 	and.w	r3, r3, #1
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d119      	bne.n	8007ef4 <HAL_SPI_TransmitReceive+0x1b8>
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d014      	beq.n	8007ef4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	68da      	ldr	r2, [r3, #12]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ed4:	b292      	uxth	r2, r2
 8007ed6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007edc:	1c9a      	adds	r2, r3, #2
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ef4:	f7fd fe96 	bl	8005c24 <HAL_GetTick>
 8007ef8:	4602      	mov	r2, r0
 8007efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007efc:	1ad3      	subs	r3, r2, r3
 8007efe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d807      	bhi.n	8007f14 <HAL_SPI_TransmitReceive+0x1d8>
 8007f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0a:	d003      	beq.n	8007f14 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007f0c:	2303      	movs	r3, #3
 8007f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8007f12:	e0a7      	b.n	8008064 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d1a6      	bne.n	8007e6c <HAL_SPI_TransmitReceive+0x130>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f22:	b29b      	uxth	r3, r3
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d1a1      	bne.n	8007e6c <HAL_SPI_TransmitReceive+0x130>
 8007f28:	e07c      	b.n	8008024 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d002      	beq.n	8007f38 <HAL_SPI_TransmitReceive+0x1fc>
 8007f32:	8b7b      	ldrh	r3, [r7, #26]
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d16b      	bne.n	8008010 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	330c      	adds	r3, #12
 8007f42:	7812      	ldrb	r2, [r2, #0]
 8007f44:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f4a:	1c5a      	adds	r2, r3, #1
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	3b01      	subs	r3, #1
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f5e:	e057      	b.n	8008010 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	f003 0302 	and.w	r3, r3, #2
 8007f6a:	2b02      	cmp	r3, #2
 8007f6c:	d11c      	bne.n	8007fa8 <HAL_SPI_TransmitReceive+0x26c>
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f72:	b29b      	uxth	r3, r3
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d017      	beq.n	8007fa8 <HAL_SPI_TransmitReceive+0x26c>
 8007f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d114      	bne.n	8007fa8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	330c      	adds	r3, #12
 8007f88:	7812      	ldrb	r2, [r2, #0]
 8007f8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f90:	1c5a      	adds	r2, r3, #1
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f9a:	b29b      	uxth	r3, r3
 8007f9c:	3b01      	subs	r3, #1
 8007f9e:	b29a      	uxth	r2, r3
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f003 0301 	and.w	r3, r3, #1
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d119      	bne.n	8007fea <HAL_SPI_TransmitReceive+0x2ae>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d014      	beq.n	8007fea <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	68da      	ldr	r2, [r3, #12]
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fca:	b2d2      	uxtb	r2, r2
 8007fcc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fd2:	1c5a      	adds	r2, r3, #1
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	b29a      	uxth	r2, r3
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007fea:	f7fd fe1b 	bl	8005c24 <HAL_GetTick>
 8007fee:	4602      	mov	r2, r0
 8007ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff2:	1ad3      	subs	r3, r2, r3
 8007ff4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007ff6:	429a      	cmp	r2, r3
 8007ff8:	d803      	bhi.n	8008002 <HAL_SPI_TransmitReceive+0x2c6>
 8007ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008000:	d102      	bne.n	8008008 <HAL_SPI_TransmitReceive+0x2cc>
 8008002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008004:	2b00      	cmp	r3, #0
 8008006:	d103      	bne.n	8008010 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008008:	2303      	movs	r3, #3
 800800a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800800e:	e029      	b.n	8008064 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008014:	b29b      	uxth	r3, r3
 8008016:	2b00      	cmp	r3, #0
 8008018:	d1a2      	bne.n	8007f60 <HAL_SPI_TransmitReceive+0x224>
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800801e:	b29b      	uxth	r3, r3
 8008020:	2b00      	cmp	r3, #0
 8008022:	d19d      	bne.n	8007f60 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008024:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008026:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008028:	68f8      	ldr	r0, [r7, #12]
 800802a:	f000 f917 	bl	800825c <SPI_EndRxTxTransaction>
 800802e:	4603      	mov	r3, r0
 8008030:	2b00      	cmp	r3, #0
 8008032:	d006      	beq.n	8008042 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2220      	movs	r2, #32
 800803e:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8008040:	e010      	b.n	8008064 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d10b      	bne.n	8008062 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800804a:	2300      	movs	r3, #0
 800804c:	617b      	str	r3, [r7, #20]
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68db      	ldr	r3, [r3, #12]
 8008054:	617b      	str	r3, [r7, #20]
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	617b      	str	r3, [r7, #20]
 800805e:	697b      	ldr	r3, [r7, #20]
 8008060:	e000      	b.n	8008064 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008062:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	2201      	movs	r2, #1
 8008068:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2200      	movs	r2, #0
 8008070:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8008074:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8008078:	4618      	mov	r0, r3
 800807a:	3730      	adds	r7, #48	@ 0x30
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b088      	sub	sp, #32
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	603b      	str	r3, [r7, #0]
 800808c:	4613      	mov	r3, r2
 800808e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008090:	f7fd fdc8 	bl	8005c24 <HAL_GetTick>
 8008094:	4602      	mov	r2, r0
 8008096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008098:	1a9b      	subs	r3, r3, r2
 800809a:	683a      	ldr	r2, [r7, #0]
 800809c:	4413      	add	r3, r2
 800809e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80080a0:	f7fd fdc0 	bl	8005c24 <HAL_GetTick>
 80080a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80080a6:	4b39      	ldr	r3, [pc, #228]	@ (800818c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	015b      	lsls	r3, r3, #5
 80080ac:	0d1b      	lsrs	r3, r3, #20
 80080ae:	69fa      	ldr	r2, [r7, #28]
 80080b0:	fb02 f303 	mul.w	r3, r2, r3
 80080b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80080b6:	e054      	b.n	8008162 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080be:	d050      	beq.n	8008162 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80080c0:	f7fd fdb0 	bl	8005c24 <HAL_GetTick>
 80080c4:	4602      	mov	r2, r0
 80080c6:	69bb      	ldr	r3, [r7, #24]
 80080c8:	1ad3      	subs	r3, r2, r3
 80080ca:	69fa      	ldr	r2, [r7, #28]
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d902      	bls.n	80080d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d13d      	bne.n	8008152 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	685a      	ldr	r2, [r3, #4]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80080e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080ee:	d111      	bne.n	8008114 <SPI_WaitFlagStateUntilTimeout+0x94>
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080f8:	d004      	beq.n	8008104 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008102:	d107      	bne.n	8008114 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	681a      	ldr	r2, [r3, #0]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008112:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008118:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800811c:	d10f      	bne.n	800813e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800812c:	601a      	str	r2, [r3, #0]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800813c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2201      	movs	r2, #1
 8008142:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800814e:	2303      	movs	r3, #3
 8008150:	e017      	b.n	8008182 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d101      	bne.n	800815c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008158:	2300      	movs	r3, #0
 800815a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	3b01      	subs	r3, #1
 8008160:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	689a      	ldr	r2, [r3, #8]
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	4013      	ands	r3, r2
 800816c:	68ba      	ldr	r2, [r7, #8]
 800816e:	429a      	cmp	r2, r3
 8008170:	bf0c      	ite	eq
 8008172:	2301      	moveq	r3, #1
 8008174:	2300      	movne	r3, #0
 8008176:	b2db      	uxtb	r3, r3
 8008178:	461a      	mov	r2, r3
 800817a:	79fb      	ldrb	r3, [r7, #7]
 800817c:	429a      	cmp	r2, r3
 800817e:	d19b      	bne.n	80080b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008180:	2300      	movs	r3, #0
}
 8008182:	4618      	mov	r0, r3
 8008184:	3720      	adds	r7, #32
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
 800818a:	bf00      	nop
 800818c:	20000060 	.word	0x20000060

08008190 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b086      	sub	sp, #24
 8008194:	af02      	add	r7, sp, #8
 8008196:	60f8      	str	r0, [r7, #12]
 8008198:	60b9      	str	r1, [r7, #8]
 800819a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081a4:	d111      	bne.n	80081ca <SPI_EndRxTransaction+0x3a>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081ae:	d004      	beq.n	80081ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081b8:	d107      	bne.n	80081ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	681a      	ldr	r2, [r3, #0]
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081c8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081d2:	d12a      	bne.n	800822a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081dc:	d012      	beq.n	8008204 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	9300      	str	r3, [sp, #0]
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	2200      	movs	r2, #0
 80081e6:	2180      	movs	r1, #128	@ 0x80
 80081e8:	68f8      	ldr	r0, [r7, #12]
 80081ea:	f7ff ff49 	bl	8008080 <SPI_WaitFlagStateUntilTimeout>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d02d      	beq.n	8008250 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081f8:	f043 0220 	orr.w	r2, r3, #32
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008200:	2303      	movs	r3, #3
 8008202:	e026      	b.n	8008252 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	9300      	str	r3, [sp, #0]
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	2200      	movs	r2, #0
 800820c:	2101      	movs	r1, #1
 800820e:	68f8      	ldr	r0, [r7, #12]
 8008210:	f7ff ff36 	bl	8008080 <SPI_WaitFlagStateUntilTimeout>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d01a      	beq.n	8008250 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800821e:	f043 0220 	orr.w	r2, r3, #32
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008226:	2303      	movs	r3, #3
 8008228:	e013      	b.n	8008252 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	9300      	str	r3, [sp, #0]
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	2200      	movs	r2, #0
 8008232:	2101      	movs	r1, #1
 8008234:	68f8      	ldr	r0, [r7, #12]
 8008236:	f7ff ff23 	bl	8008080 <SPI_WaitFlagStateUntilTimeout>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d007      	beq.n	8008250 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008244:	f043 0220 	orr.w	r2, r3, #32
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800824c:	2303      	movs	r3, #3
 800824e:	e000      	b.n	8008252 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	3710      	adds	r7, #16
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
	...

0800825c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b088      	sub	sp, #32
 8008260:	af02      	add	r7, sp, #8
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008268:	4b1b      	ldr	r3, [pc, #108]	@ (80082d8 <SPI_EndRxTxTransaction+0x7c>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a1b      	ldr	r2, [pc, #108]	@ (80082dc <SPI_EndRxTxTransaction+0x80>)
 800826e:	fba2 2303 	umull	r2, r3, r2, r3
 8008272:	0d5b      	lsrs	r3, r3, #21
 8008274:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008278:	fb02 f303 	mul.w	r3, r2, r3
 800827c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008286:	d112      	bne.n	80082ae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	9300      	str	r3, [sp, #0]
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	2200      	movs	r2, #0
 8008290:	2180      	movs	r1, #128	@ 0x80
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f7ff fef4 	bl	8008080 <SPI_WaitFlagStateUntilTimeout>
 8008298:	4603      	mov	r3, r0
 800829a:	2b00      	cmp	r3, #0
 800829c:	d016      	beq.n	80082cc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082a2:	f043 0220 	orr.w	r2, r3, #32
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	e00f      	b.n	80082ce <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d00a      	beq.n	80082ca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	3b01      	subs	r3, #1
 80082b8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082c4:	2b80      	cmp	r3, #128	@ 0x80
 80082c6:	d0f2      	beq.n	80082ae <SPI_EndRxTxTransaction+0x52>
 80082c8:	e000      	b.n	80082cc <SPI_EndRxTxTransaction+0x70>
        break;
 80082ca:	bf00      	nop
  }

  return HAL_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3718      	adds	r7, #24
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	20000060 	.word	0x20000060
 80082dc:	165e9f81 	.word	0x165e9f81

080082e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d101      	bne.n	80082f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	e041      	b.n	8008376 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d106      	bne.n	800830c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7fa ff62 	bl	80031d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2202      	movs	r2, #2
 8008310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	3304      	adds	r3, #4
 800831c:	4619      	mov	r1, r3
 800831e:	4610      	mov	r0, r2
 8008320:	f000 f95e 	bl	80085e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2201      	movs	r2, #1
 8008328:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2201      	movs	r2, #1
 8008338:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2201      	movs	r2, #1
 8008340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2201      	movs	r2, #1
 8008348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2201      	movs	r2, #1
 8008360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008374:	2300      	movs	r3, #0
}
 8008376:	4618      	mov	r0, r3
 8008378:	3708      	adds	r7, #8
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
	...

08008380 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008380:	b480      	push	{r7}
 8008382:	b085      	sub	sp, #20
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800838e:	b2db      	uxtb	r3, r3
 8008390:	2b01      	cmp	r3, #1
 8008392:	d001      	beq.n	8008398 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008394:	2301      	movs	r3, #1
 8008396:	e046      	b.n	8008426 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2202      	movs	r2, #2
 800839c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a23      	ldr	r2, [pc, #140]	@ (8008434 <HAL_TIM_Base_Start+0xb4>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d022      	beq.n	80083f0 <HAL_TIM_Base_Start+0x70>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083b2:	d01d      	beq.n	80083f0 <HAL_TIM_Base_Start+0x70>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a1f      	ldr	r2, [pc, #124]	@ (8008438 <HAL_TIM_Base_Start+0xb8>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d018      	beq.n	80083f0 <HAL_TIM_Base_Start+0x70>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a1e      	ldr	r2, [pc, #120]	@ (800843c <HAL_TIM_Base_Start+0xbc>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d013      	beq.n	80083f0 <HAL_TIM_Base_Start+0x70>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a1c      	ldr	r2, [pc, #112]	@ (8008440 <HAL_TIM_Base_Start+0xc0>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d00e      	beq.n	80083f0 <HAL_TIM_Base_Start+0x70>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a1b      	ldr	r2, [pc, #108]	@ (8008444 <HAL_TIM_Base_Start+0xc4>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d009      	beq.n	80083f0 <HAL_TIM_Base_Start+0x70>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a19      	ldr	r2, [pc, #100]	@ (8008448 <HAL_TIM_Base_Start+0xc8>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d004      	beq.n	80083f0 <HAL_TIM_Base_Start+0x70>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a18      	ldr	r2, [pc, #96]	@ (800844c <HAL_TIM_Base_Start+0xcc>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d111      	bne.n	8008414 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	689b      	ldr	r3, [r3, #8]
 80083f6:	f003 0307 	and.w	r3, r3, #7
 80083fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2b06      	cmp	r3, #6
 8008400:	d010      	beq.n	8008424 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f042 0201 	orr.w	r2, r2, #1
 8008410:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008412:	e007      	b.n	8008424 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f042 0201 	orr.w	r2, r2, #1
 8008422:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008424:	2300      	movs	r3, #0
}
 8008426:	4618      	mov	r0, r3
 8008428:	3714      	adds	r7, #20
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	40010000 	.word	0x40010000
 8008438:	40000400 	.word	0x40000400
 800843c:	40000800 	.word	0x40000800
 8008440:	40000c00 	.word	0x40000c00
 8008444:	40010400 	.word	0x40010400
 8008448:	40014000 	.word	0x40014000
 800844c:	40001800 	.word	0x40001800

08008450 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b084      	sub	sp, #16
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008464:	2b01      	cmp	r3, #1
 8008466:	d101      	bne.n	800846c <HAL_TIM_ConfigClockSource+0x1c>
 8008468:	2302      	movs	r3, #2
 800846a:	e0b4      	b.n	80085d6 <HAL_TIM_ConfigClockSource+0x186>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2202      	movs	r2, #2
 8008478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800848a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008492:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68ba      	ldr	r2, [r7, #8]
 800849a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084a4:	d03e      	beq.n	8008524 <HAL_TIM_ConfigClockSource+0xd4>
 80084a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084aa:	f200 8087 	bhi.w	80085bc <HAL_TIM_ConfigClockSource+0x16c>
 80084ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084b2:	f000 8086 	beq.w	80085c2 <HAL_TIM_ConfigClockSource+0x172>
 80084b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084ba:	d87f      	bhi.n	80085bc <HAL_TIM_ConfigClockSource+0x16c>
 80084bc:	2b70      	cmp	r3, #112	@ 0x70
 80084be:	d01a      	beq.n	80084f6 <HAL_TIM_ConfigClockSource+0xa6>
 80084c0:	2b70      	cmp	r3, #112	@ 0x70
 80084c2:	d87b      	bhi.n	80085bc <HAL_TIM_ConfigClockSource+0x16c>
 80084c4:	2b60      	cmp	r3, #96	@ 0x60
 80084c6:	d050      	beq.n	800856a <HAL_TIM_ConfigClockSource+0x11a>
 80084c8:	2b60      	cmp	r3, #96	@ 0x60
 80084ca:	d877      	bhi.n	80085bc <HAL_TIM_ConfigClockSource+0x16c>
 80084cc:	2b50      	cmp	r3, #80	@ 0x50
 80084ce:	d03c      	beq.n	800854a <HAL_TIM_ConfigClockSource+0xfa>
 80084d0:	2b50      	cmp	r3, #80	@ 0x50
 80084d2:	d873      	bhi.n	80085bc <HAL_TIM_ConfigClockSource+0x16c>
 80084d4:	2b40      	cmp	r3, #64	@ 0x40
 80084d6:	d058      	beq.n	800858a <HAL_TIM_ConfigClockSource+0x13a>
 80084d8:	2b40      	cmp	r3, #64	@ 0x40
 80084da:	d86f      	bhi.n	80085bc <HAL_TIM_ConfigClockSource+0x16c>
 80084dc:	2b30      	cmp	r3, #48	@ 0x30
 80084de:	d064      	beq.n	80085aa <HAL_TIM_ConfigClockSource+0x15a>
 80084e0:	2b30      	cmp	r3, #48	@ 0x30
 80084e2:	d86b      	bhi.n	80085bc <HAL_TIM_ConfigClockSource+0x16c>
 80084e4:	2b20      	cmp	r3, #32
 80084e6:	d060      	beq.n	80085aa <HAL_TIM_ConfigClockSource+0x15a>
 80084e8:	2b20      	cmp	r3, #32
 80084ea:	d867      	bhi.n	80085bc <HAL_TIM_ConfigClockSource+0x16c>
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d05c      	beq.n	80085aa <HAL_TIM_ConfigClockSource+0x15a>
 80084f0:	2b10      	cmp	r3, #16
 80084f2:	d05a      	beq.n	80085aa <HAL_TIM_ConfigClockSource+0x15a>
 80084f4:	e062      	b.n	80085bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6818      	ldr	r0, [r3, #0]
 80084fa:	683b      	ldr	r3, [r7, #0]
 80084fc:	6899      	ldr	r1, [r3, #8]
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	685a      	ldr	r2, [r3, #4]
 8008502:	683b      	ldr	r3, [r7, #0]
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	f000 f985 	bl	8008814 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008518:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	68ba      	ldr	r2, [r7, #8]
 8008520:	609a      	str	r2, [r3, #8]
      break;
 8008522:	e04f      	b.n	80085c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6818      	ldr	r0, [r3, #0]
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	6899      	ldr	r1, [r3, #8]
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	685a      	ldr	r2, [r3, #4]
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	68db      	ldr	r3, [r3, #12]
 8008534:	f000 f96e 	bl	8008814 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	689a      	ldr	r2, [r3, #8]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008546:	609a      	str	r2, [r3, #8]
      break;
 8008548:	e03c      	b.n	80085c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6818      	ldr	r0, [r3, #0]
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	6859      	ldr	r1, [r3, #4]
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	68db      	ldr	r3, [r3, #12]
 8008556:	461a      	mov	r2, r3
 8008558:	f000 f8e2 	bl	8008720 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2150      	movs	r1, #80	@ 0x50
 8008562:	4618      	mov	r0, r3
 8008564:	f000 f93b 	bl	80087de <TIM_ITRx_SetConfig>
      break;
 8008568:	e02c      	b.n	80085c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6818      	ldr	r0, [r3, #0]
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	6859      	ldr	r1, [r3, #4]
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	461a      	mov	r2, r3
 8008578:	f000 f901 	bl	800877e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2160      	movs	r1, #96	@ 0x60
 8008582:	4618      	mov	r0, r3
 8008584:	f000 f92b 	bl	80087de <TIM_ITRx_SetConfig>
      break;
 8008588:	e01c      	b.n	80085c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6818      	ldr	r0, [r3, #0]
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	6859      	ldr	r1, [r3, #4]
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	68db      	ldr	r3, [r3, #12]
 8008596:	461a      	mov	r2, r3
 8008598:	f000 f8c2 	bl	8008720 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	2140      	movs	r1, #64	@ 0x40
 80085a2:	4618      	mov	r0, r3
 80085a4:	f000 f91b 	bl	80087de <TIM_ITRx_SetConfig>
      break;
 80085a8:	e00c      	b.n	80085c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	4619      	mov	r1, r3
 80085b4:	4610      	mov	r0, r2
 80085b6:	f000 f912 	bl	80087de <TIM_ITRx_SetConfig>
      break;
 80085ba:	e003      	b.n	80085c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	73fb      	strb	r3, [r7, #15]
      break;
 80085c0:	e000      	b.n	80085c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80085c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2201      	movs	r2, #1
 80085c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2200      	movs	r2, #0
 80085d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80085d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3710      	adds	r7, #16
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}
	...

080085e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b085      	sub	sp, #20
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
 80085e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	4a40      	ldr	r2, [pc, #256]	@ (80086f4 <TIM_Base_SetConfig+0x114>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d013      	beq.n	8008620 <TIM_Base_SetConfig+0x40>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085fe:	d00f      	beq.n	8008620 <TIM_Base_SetConfig+0x40>
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a3d      	ldr	r2, [pc, #244]	@ (80086f8 <TIM_Base_SetConfig+0x118>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d00b      	beq.n	8008620 <TIM_Base_SetConfig+0x40>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a3c      	ldr	r2, [pc, #240]	@ (80086fc <TIM_Base_SetConfig+0x11c>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d007      	beq.n	8008620 <TIM_Base_SetConfig+0x40>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	4a3b      	ldr	r2, [pc, #236]	@ (8008700 <TIM_Base_SetConfig+0x120>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d003      	beq.n	8008620 <TIM_Base_SetConfig+0x40>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	4a3a      	ldr	r2, [pc, #232]	@ (8008704 <TIM_Base_SetConfig+0x124>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d108      	bne.n	8008632 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	68fa      	ldr	r2, [r7, #12]
 800862e:	4313      	orrs	r3, r2
 8008630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	4a2f      	ldr	r2, [pc, #188]	@ (80086f4 <TIM_Base_SetConfig+0x114>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d02b      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008640:	d027      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	4a2c      	ldr	r2, [pc, #176]	@ (80086f8 <TIM_Base_SetConfig+0x118>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d023      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	4a2b      	ldr	r2, [pc, #172]	@ (80086fc <TIM_Base_SetConfig+0x11c>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d01f      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a2a      	ldr	r2, [pc, #168]	@ (8008700 <TIM_Base_SetConfig+0x120>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d01b      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a29      	ldr	r2, [pc, #164]	@ (8008704 <TIM_Base_SetConfig+0x124>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d017      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a28      	ldr	r2, [pc, #160]	@ (8008708 <TIM_Base_SetConfig+0x128>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d013      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a27      	ldr	r2, [pc, #156]	@ (800870c <TIM_Base_SetConfig+0x12c>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d00f      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a26      	ldr	r2, [pc, #152]	@ (8008710 <TIM_Base_SetConfig+0x130>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d00b      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a25      	ldr	r2, [pc, #148]	@ (8008714 <TIM_Base_SetConfig+0x134>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d007      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	4a24      	ldr	r2, [pc, #144]	@ (8008718 <TIM_Base_SetConfig+0x138>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d003      	beq.n	8008692 <TIM_Base_SetConfig+0xb2>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	4a23      	ldr	r2, [pc, #140]	@ (800871c <TIM_Base_SetConfig+0x13c>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d108      	bne.n	80086a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	68fa      	ldr	r2, [r7, #12]
 80086a0:	4313      	orrs	r3, r2
 80086a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	695b      	ldr	r3, [r3, #20]
 80086ae:	4313      	orrs	r3, r2
 80086b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	689a      	ldr	r2, [r3, #8]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	4a0a      	ldr	r2, [pc, #40]	@ (80086f4 <TIM_Base_SetConfig+0x114>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d003      	beq.n	80086d8 <TIM_Base_SetConfig+0xf8>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008704 <TIM_Base_SetConfig+0x124>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d103      	bne.n	80086e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	691a      	ldr	r2, [r3, #16]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	615a      	str	r2, [r3, #20]
}
 80086e6:	bf00      	nop
 80086e8:	3714      	adds	r7, #20
 80086ea:	46bd      	mov	sp, r7
 80086ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop
 80086f4:	40010000 	.word	0x40010000
 80086f8:	40000400 	.word	0x40000400
 80086fc:	40000800 	.word	0x40000800
 8008700:	40000c00 	.word	0x40000c00
 8008704:	40010400 	.word	0x40010400
 8008708:	40014000 	.word	0x40014000
 800870c:	40014400 	.word	0x40014400
 8008710:	40014800 	.word	0x40014800
 8008714:	40001800 	.word	0x40001800
 8008718:	40001c00 	.word	0x40001c00
 800871c:	40002000 	.word	0x40002000

08008720 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008720:	b480      	push	{r7}
 8008722:	b087      	sub	sp, #28
 8008724:	af00      	add	r7, sp, #0
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	6a1b      	ldr	r3, [r3, #32]
 8008730:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6a1b      	ldr	r3, [r3, #32]
 8008736:	f023 0201 	bic.w	r2, r3, #1
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	699b      	ldr	r3, [r3, #24]
 8008742:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800874a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	011b      	lsls	r3, r3, #4
 8008750:	693a      	ldr	r2, [r7, #16]
 8008752:	4313      	orrs	r3, r2
 8008754:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	f023 030a 	bic.w	r3, r3, #10
 800875c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800875e:	697a      	ldr	r2, [r7, #20]
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	4313      	orrs	r3, r2
 8008764:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	697a      	ldr	r2, [r7, #20]
 8008770:	621a      	str	r2, [r3, #32]
}
 8008772:	bf00      	nop
 8008774:	371c      	adds	r7, #28
 8008776:	46bd      	mov	sp, r7
 8008778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877c:	4770      	bx	lr

0800877e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800877e:	b480      	push	{r7}
 8008780:	b087      	sub	sp, #28
 8008782:	af00      	add	r7, sp, #0
 8008784:	60f8      	str	r0, [r7, #12]
 8008786:	60b9      	str	r1, [r7, #8]
 8008788:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6a1b      	ldr	r3, [r3, #32]
 800878e:	f023 0210 	bic.w	r2, r3, #16
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	699b      	ldr	r3, [r3, #24]
 800879a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	6a1b      	ldr	r3, [r3, #32]
 80087a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80087a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	031b      	lsls	r3, r3, #12
 80087ae:	697a      	ldr	r2, [r7, #20]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80087ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	011b      	lsls	r3, r3, #4
 80087c0:	693a      	ldr	r2, [r7, #16]
 80087c2:	4313      	orrs	r3, r2
 80087c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	697a      	ldr	r2, [r7, #20]
 80087ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	693a      	ldr	r2, [r7, #16]
 80087d0:	621a      	str	r2, [r3, #32]
}
 80087d2:	bf00      	nop
 80087d4:	371c      	adds	r7, #28
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr

080087de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80087de:	b480      	push	{r7}
 80087e0:	b085      	sub	sp, #20
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	6078      	str	r0, [r7, #4]
 80087e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80087f6:	683a      	ldr	r2, [r7, #0]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	f043 0307 	orr.w	r3, r3, #7
 8008800:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	68fa      	ldr	r2, [r7, #12]
 8008806:	609a      	str	r2, [r3, #8]
}
 8008808:	bf00      	nop
 800880a:	3714      	adds	r7, #20
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008814:	b480      	push	{r7}
 8008816:	b087      	sub	sp, #28
 8008818:	af00      	add	r7, sp, #0
 800881a:	60f8      	str	r0, [r7, #12]
 800881c:	60b9      	str	r1, [r7, #8]
 800881e:	607a      	str	r2, [r7, #4]
 8008820:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	689b      	ldr	r3, [r3, #8]
 8008826:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800882e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	021a      	lsls	r2, r3, #8
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	431a      	orrs	r2, r3
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	4313      	orrs	r3, r2
 800883c:	697a      	ldr	r2, [r7, #20]
 800883e:	4313      	orrs	r3, r2
 8008840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	697a      	ldr	r2, [r7, #20]
 8008846:	609a      	str	r2, [r3, #8]
}
 8008848:	bf00      	nop
 800884a:	371c      	adds	r7, #28
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008854:	b480      	push	{r7}
 8008856:	b085      	sub	sp, #20
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
 800885c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008864:	2b01      	cmp	r3, #1
 8008866:	d101      	bne.n	800886c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008868:	2302      	movs	r3, #2
 800886a:	e05a      	b.n	8008922 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2201      	movs	r2, #1
 8008870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2202      	movs	r2, #2
 8008878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008892:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	68fa      	ldr	r2, [r7, #12]
 800889a:	4313      	orrs	r3, r2
 800889c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68fa      	ldr	r2, [r7, #12]
 80088a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a21      	ldr	r2, [pc, #132]	@ (8008930 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d022      	beq.n	80088f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088b8:	d01d      	beq.n	80088f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4a1d      	ldr	r2, [pc, #116]	@ (8008934 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d018      	beq.n	80088f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a1b      	ldr	r2, [pc, #108]	@ (8008938 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d013      	beq.n	80088f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a1a      	ldr	r2, [pc, #104]	@ (800893c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d00e      	beq.n	80088f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a18      	ldr	r2, [pc, #96]	@ (8008940 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d009      	beq.n	80088f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a17      	ldr	r2, [pc, #92]	@ (8008944 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d004      	beq.n	80088f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a15      	ldr	r2, [pc, #84]	@ (8008948 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d10c      	bne.n	8008910 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	68ba      	ldr	r2, [r7, #8]
 8008904:	4313      	orrs	r3, r2
 8008906:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68ba      	ldr	r2, [r7, #8]
 800890e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2200      	movs	r2, #0
 800891c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008920:	2300      	movs	r3, #0
}
 8008922:	4618      	mov	r0, r3
 8008924:	3714      	adds	r7, #20
 8008926:	46bd      	mov	sp, r7
 8008928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892c:	4770      	bx	lr
 800892e:	bf00      	nop
 8008930:	40010000 	.word	0x40010000
 8008934:	40000400 	.word	0x40000400
 8008938:	40000800 	.word	0x40000800
 800893c:	40000c00 	.word	0x40000c00
 8008940:	40010400 	.word	0x40010400
 8008944:	40014000 	.word	0x40014000
 8008948:	40001800 	.word	0x40001800

0800894c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b082      	sub	sp, #8
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d101      	bne.n	800895e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	e03f      	b.n	80089de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008964:	b2db      	uxtb	r3, r3
 8008966:	2b00      	cmp	r3, #0
 8008968:	d106      	bne.n	8008978 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f7fa fcb6 	bl	80032e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2224      	movs	r2, #36	@ 0x24
 800897c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	68da      	ldr	r2, [r3, #12]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800898e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f001 f865 	bl	8009a60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	691a      	ldr	r2, [r3, #16]
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80089a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	695a      	ldr	r2, [r3, #20]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80089b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	68da      	ldr	r2, [r3, #12]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80089c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2220      	movs	r2, #32
 80089d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2220      	movs	r2, #32
 80089d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80089dc:	2300      	movs	r3, #0
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3708      	adds	r7, #8
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}

080089e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089e6:	b580      	push	{r7, lr}
 80089e8:	b08a      	sub	sp, #40	@ 0x28
 80089ea:	af02      	add	r7, sp, #8
 80089ec:	60f8      	str	r0, [r7, #12]
 80089ee:	60b9      	str	r1, [r7, #8]
 80089f0:	603b      	str	r3, [r7, #0]
 80089f2:	4613      	mov	r3, r2
 80089f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80089f6:	2300      	movs	r3, #0
 80089f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	2b20      	cmp	r3, #32
 8008a04:	d17c      	bne.n	8008b00 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d002      	beq.n	8008a12 <HAL_UART_Transmit+0x2c>
 8008a0c:	88fb      	ldrh	r3, [r7, #6]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d101      	bne.n	8008a16 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e075      	b.n	8008b02 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d101      	bne.n	8008a24 <HAL_UART_Transmit+0x3e>
 8008a20:	2302      	movs	r3, #2
 8008a22:	e06e      	b.n	8008b02 <HAL_UART_Transmit+0x11c>
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	2221      	movs	r2, #33	@ 0x21
 8008a36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a3a:	f7fd f8f3 	bl	8005c24 <HAL_GetTick>
 8008a3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	88fa      	ldrh	r2, [r7, #6]
 8008a44:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	88fa      	ldrh	r2, [r7, #6]
 8008a4a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	689b      	ldr	r3, [r3, #8]
 8008a50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a54:	d108      	bne.n	8008a68 <HAL_UART_Transmit+0x82>
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d104      	bne.n	8008a68 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	61bb      	str	r3, [r7, #24]
 8008a66:	e003      	b.n	8008a70 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008a68:	68bb      	ldr	r3, [r7, #8]
 8008a6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8008a78:	e02a      	b.n	8008ad0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	9300      	str	r3, [sp, #0]
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	2200      	movs	r2, #0
 8008a82:	2180      	movs	r1, #128	@ 0x80
 8008a84:	68f8      	ldr	r0, [r7, #12]
 8008a86:	f000 fd05 	bl	8009494 <UART_WaitOnFlagUntilTimeout>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d001      	beq.n	8008a94 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008a90:	2303      	movs	r3, #3
 8008a92:	e036      	b.n	8008b02 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d10b      	bne.n	8008ab2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	881b      	ldrh	r3, [r3, #0]
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008aa8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008aaa:	69bb      	ldr	r3, [r7, #24]
 8008aac:	3302      	adds	r3, #2
 8008aae:	61bb      	str	r3, [r7, #24]
 8008ab0:	e007      	b.n	8008ac2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008ab2:	69fb      	ldr	r3, [r7, #28]
 8008ab4:	781a      	ldrb	r2, [r3, #0]
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	3301      	adds	r3, #1
 8008ac0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	b29a      	uxth	r2, r3
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ad4:	b29b      	uxth	r3, r3
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d1cf      	bne.n	8008a7a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	9300      	str	r3, [sp, #0]
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	2140      	movs	r1, #64	@ 0x40
 8008ae4:	68f8      	ldr	r0, [r7, #12]
 8008ae6:	f000 fcd5 	bl	8009494 <UART_WaitOnFlagUntilTimeout>
 8008aea:	4603      	mov	r3, r0
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d001      	beq.n	8008af4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008af0:	2303      	movs	r3, #3
 8008af2:	e006      	b.n	8008b02 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2220      	movs	r2, #32
 8008af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8008afc:	2300      	movs	r3, #0
 8008afe:	e000      	b.n	8008b02 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008b00:	2302      	movs	r3, #2
  }
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3720      	adds	r7, #32
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bd80      	pop	{r7, pc}

08008b0a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008b0a:	b580      	push	{r7, lr}
 8008b0c:	b08c      	sub	sp, #48	@ 0x30
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	60f8      	str	r0, [r7, #12]
 8008b12:	60b9      	str	r1, [r7, #8]
 8008b14:	4613      	mov	r3, r2
 8008b16:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	2b20      	cmp	r3, #32
 8008b22:	d152      	bne.n	8008bca <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d002      	beq.n	8008b30 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008b2a:	88fb      	ldrh	r3, [r7, #6]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d101      	bne.n	8008b34 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008b30:	2301      	movs	r3, #1
 8008b32:	e04b      	b.n	8008bcc <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b3a:	2b01      	cmp	r3, #1
 8008b3c:	d101      	bne.n	8008b42 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8008b3e:	2302      	movs	r3, #2
 8008b40:	e044      	b.n	8008bcc <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	631a      	str	r2, [r3, #48]	@ 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008b50:	88fb      	ldrh	r3, [r7, #6]
 8008b52:	461a      	mov	r2, r3
 8008b54:	68b9      	ldr	r1, [r7, #8]
 8008b56:	68f8      	ldr	r0, [r7, #12]
 8008b58:	f000 fd0a 	bl	8009570 <UART_Start_Receive_DMA>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008b62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d12c      	bne.n	8008bc4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d125      	bne.n	8008bbe <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b72:	2300      	movs	r3, #0
 8008b74:	613b      	str	r3, [r7, #16]
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	613b      	str	r3, [r7, #16]
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	613b      	str	r3, [r7, #16]
 8008b86:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	330c      	adds	r3, #12
 8008b8e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	e853 3f00 	ldrex	r3, [r3]
 8008b96:	617b      	str	r3, [r7, #20]
   return(result);
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	f043 0310 	orr.w	r3, r3, #16
 8008b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	330c      	adds	r3, #12
 8008ba6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ba8:	627a      	str	r2, [r7, #36]	@ 0x24
 8008baa:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bac:	6a39      	ldr	r1, [r7, #32]
 8008bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bb0:	e841 2300 	strex	r3, r2, [r1]
 8008bb4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bb6:	69fb      	ldr	r3, [r7, #28]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d1e5      	bne.n	8008b88 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8008bbc:	e002      	b.n	8008bc4 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008bc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008bc8:	e000      	b.n	8008bcc <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8008bca:	2302      	movs	r3, #2
  }
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3730      	adds	r7, #48	@ 0x30
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b09a      	sub	sp, #104	@ 0x68
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	330c      	adds	r3, #12
 8008be2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008be6:	e853 3f00 	ldrex	r3, [r3]
 8008bea:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008bec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bf2:	667b      	str	r3, [r7, #100]	@ 0x64
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	330c      	adds	r3, #12
 8008bfa:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008bfc:	657a      	str	r2, [r7, #84]	@ 0x54
 8008bfe:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c00:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008c02:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008c04:	e841 2300 	strex	r3, r2, [r1]
 8008c08:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008c0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1e5      	bne.n	8008bdc <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	3314      	adds	r3, #20
 8008c16:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c1a:	e853 3f00 	ldrex	r3, [r3]
 8008c1e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c22:	f023 0301 	bic.w	r3, r3, #1
 8008c26:	663b      	str	r3, [r7, #96]	@ 0x60
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	3314      	adds	r3, #20
 8008c2e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008c30:	643a      	str	r2, [r7, #64]	@ 0x40
 8008c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c38:	e841 2300 	strex	r3, r2, [r1]
 8008c3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d1e5      	bne.n	8008c10 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d119      	bne.n	8008c80 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	330c      	adds	r3, #12
 8008c52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c54:	6a3b      	ldr	r3, [r7, #32]
 8008c56:	e853 3f00 	ldrex	r3, [r3]
 8008c5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c5c:	69fb      	ldr	r3, [r7, #28]
 8008c5e:	f023 0310 	bic.w	r3, r3, #16
 8008c62:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	330c      	adds	r3, #12
 8008c6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008c6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c74:	e841 2300 	strex	r3, r2, [r1]
 8008c78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d1e5      	bne.n	8008c4c <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	695b      	ldr	r3, [r3, #20]
 8008c86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c8a:	2b40      	cmp	r3, #64	@ 0x40
 8008c8c:	d13f      	bne.n	8008d0e <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3314      	adds	r3, #20
 8008c94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	e853 3f00 	ldrex	r3, [r3]
 8008c9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ca4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	3314      	adds	r3, #20
 8008cac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008cae:	61ba      	str	r2, [r7, #24]
 8008cb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb2:	6979      	ldr	r1, [r7, #20]
 8008cb4:	69ba      	ldr	r2, [r7, #24]
 8008cb6:	e841 2300 	strex	r3, r2, [r1]
 8008cba:	613b      	str	r3, [r7, #16]
   return(result);
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d1e5      	bne.n	8008c8e <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d013      	beq.n	8008cf2 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cce:	4a19      	ldr	r2, [pc, #100]	@ (8008d34 <HAL_UART_AbortReceive_IT+0x160>)
 8008cd0:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7fd fa76 	bl	80061c8 <HAL_DMA_Abort_IT>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d022      	beq.n	8008d28 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008cec:	4610      	mov	r0, r2
 8008cee:	4798      	blx	r3
 8008cf0:	e01a      	b.n	8008d28 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2220      	movs	r2, #32
 8008cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 fac2 	bl	8009290 <HAL_UART_AbortReceiveCpltCallback>
 8008d0c:	e00c      	b.n	8008d28 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2200      	movs	r2, #0
 8008d12:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2220      	movs	r2, #32
 8008d18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 fab4 	bl	8009290 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8008d28:	2300      	movs	r3, #0
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3768      	adds	r7, #104	@ 0x68
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}
 8008d32:	bf00      	nop
 8008d34:	080097eb 	.word	0x080097eb

08008d38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b0ba      	sub	sp, #232	@ 0xe8
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	695b      	ldr	r3, [r3, #20]
 8008d5a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008d64:	2300      	movs	r3, #0
 8008d66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d6e:	f003 030f 	and.w	r3, r3, #15
 8008d72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008d76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d10f      	bne.n	8008d9e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d82:	f003 0320 	and.w	r3, r3, #32
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d009      	beq.n	8008d9e <HAL_UART_IRQHandler+0x66>
 8008d8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d8e:	f003 0320 	and.w	r3, r3, #32
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d003      	beq.n	8008d9e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 fda7 	bl	80098ea <UART_Receive_IT>
      return;
 8008d9c:	e256      	b.n	800924c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008d9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	f000 80de 	beq.w	8008f64 <HAL_UART_IRQHandler+0x22c>
 8008da8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dac:	f003 0301 	and.w	r3, r3, #1
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d106      	bne.n	8008dc2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008db4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008db8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	f000 80d1 	beq.w	8008f64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dc6:	f003 0301 	and.w	r3, r3, #1
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d00b      	beq.n	8008de6 <HAL_UART_IRQHandler+0xae>
 8008dce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d005      	beq.n	8008de6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dde:	f043 0201 	orr.w	r2, r3, #1
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dea:	f003 0304 	and.w	r3, r3, #4
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d00b      	beq.n	8008e0a <HAL_UART_IRQHandler+0xd2>
 8008df2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008df6:	f003 0301 	and.w	r3, r3, #1
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d005      	beq.n	8008e0a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e02:	f043 0202 	orr.w	r2, r3, #2
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e0e:	f003 0302 	and.w	r3, r3, #2
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d00b      	beq.n	8008e2e <HAL_UART_IRQHandler+0xf6>
 8008e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e1a:	f003 0301 	and.w	r3, r3, #1
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d005      	beq.n	8008e2e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e26:	f043 0204 	orr.w	r2, r3, #4
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e32:	f003 0308 	and.w	r3, r3, #8
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d011      	beq.n	8008e5e <HAL_UART_IRQHandler+0x126>
 8008e3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e3e:	f003 0320 	and.w	r3, r3, #32
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d105      	bne.n	8008e52 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008e46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e4a:	f003 0301 	and.w	r3, r3, #1
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d005      	beq.n	8008e5e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e56:	f043 0208 	orr.w	r2, r3, #8
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	f000 81ed 	beq.w	8009242 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e6c:	f003 0320 	and.w	r3, r3, #32
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d008      	beq.n	8008e86 <HAL_UART_IRQHandler+0x14e>
 8008e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e78:	f003 0320 	and.w	r3, r3, #32
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d002      	beq.n	8008e86 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f000 fd32 	bl	80098ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	695b      	ldr	r3, [r3, #20]
 8008e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e90:	2b40      	cmp	r3, #64	@ 0x40
 8008e92:	bf0c      	ite	eq
 8008e94:	2301      	moveq	r3, #1
 8008e96:	2300      	movne	r3, #0
 8008e98:	b2db      	uxtb	r3, r3
 8008e9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ea2:	f003 0308 	and.w	r3, r3, #8
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d103      	bne.n	8008eb2 <HAL_UART_IRQHandler+0x17a>
 8008eaa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d04f      	beq.n	8008f52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f000 fc22 	bl	80096fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	695b      	ldr	r3, [r3, #20]
 8008ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ec2:	2b40      	cmp	r3, #64	@ 0x40
 8008ec4:	d141      	bne.n	8008f4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	3314      	adds	r3, #20
 8008ecc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008ed4:	e853 3f00 	ldrex	r3, [r3]
 8008ed8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008edc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ee0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	3314      	adds	r3, #20
 8008eee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008ef2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008ef6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008efe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008f02:	e841 2300 	strex	r3, r2, [r1]
 8008f06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008f0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1d9      	bne.n	8008ec6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d013      	beq.n	8008f42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f1e:	4a7d      	ldr	r2, [pc, #500]	@ (8009114 <HAL_UART_IRQHandler+0x3dc>)
 8008f20:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7fd f94e 	bl	80061c8 <HAL_DMA_Abort_IT>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d016      	beq.n	8008f60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f38:	687a      	ldr	r2, [r7, #4]
 8008f3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008f3c:	4610      	mov	r0, r2
 8008f3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f40:	e00e      	b.n	8008f60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f42:	6878      	ldr	r0, [r7, #4]
 8008f44:	f7f8 fa0e 	bl	8001364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f48:	e00a      	b.n	8008f60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f7f8 fa0a 	bl	8001364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f50:	e006      	b.n	8008f60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f52:	6878      	ldr	r0, [r7, #4]
 8008f54:	f7f8 fa06 	bl	8001364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8008f5e:	e170      	b.n	8009242 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f60:	bf00      	nop
    return;
 8008f62:	e16e      	b.n	8009242 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	f040 814a 	bne.w	8009202 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f72:	f003 0310 	and.w	r3, r3, #16
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	f000 8143 	beq.w	8009202 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f80:	f003 0310 	and.w	r3, r3, #16
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	f000 813c 	beq.w	8009202 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	60bb      	str	r3, [r7, #8]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	60bb      	str	r3, [r7, #8]
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	60bb      	str	r3, [r7, #8]
 8008f9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008faa:	2b40      	cmp	r3, #64	@ 0x40
 8008fac:	f040 80b4 	bne.w	8009118 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008fbc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f000 8140 	beq.w	8009246 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008fca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	f080 8139 	bcs.w	8009246 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fda:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fe0:	69db      	ldr	r3, [r3, #28]
 8008fe2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fe6:	f000 8088 	beq.w	80090fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	330c      	adds	r3, #12
 8008ff0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008ff8:	e853 3f00 	ldrex	r3, [r3]
 8008ffc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009000:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009004:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009008:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	330c      	adds	r3, #12
 8009012:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009016:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800901a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800901e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009022:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009026:	e841 2300 	strex	r3, r2, [r1]
 800902a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800902e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1d9      	bne.n	8008fea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3314      	adds	r3, #20
 800903c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800903e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009040:	e853 3f00 	ldrex	r3, [r3]
 8009044:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009046:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009048:	f023 0301 	bic.w	r3, r3, #1
 800904c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	3314      	adds	r3, #20
 8009056:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800905a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800905e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009060:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009062:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009066:	e841 2300 	strex	r3, r2, [r1]
 800906a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800906c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1e1      	bne.n	8009036 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	3314      	adds	r3, #20
 8009078:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800907c:	e853 3f00 	ldrex	r3, [r3]
 8009080:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009082:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009084:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009088:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	3314      	adds	r3, #20
 8009092:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009096:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009098:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800909c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800909e:	e841 2300 	strex	r3, r2, [r1]
 80090a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80090a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d1e3      	bne.n	8009072 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2220      	movs	r2, #32
 80090ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	2200      	movs	r2, #0
 80090b6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	330c      	adds	r3, #12
 80090be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090c2:	e853 3f00 	ldrex	r3, [r3]
 80090c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80090c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090ca:	f023 0310 	bic.w	r3, r3, #16
 80090ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	330c      	adds	r3, #12
 80090d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80090dc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80090de:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80090e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80090e4:	e841 2300 	strex	r3, r2, [r1]
 80090e8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80090ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d1e3      	bne.n	80090b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f4:	4618      	mov	r0, r3
 80090f6:	f7fc fff7 	bl	80060e8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009102:	b29b      	uxth	r3, r3
 8009104:	1ad3      	subs	r3, r2, r3
 8009106:	b29b      	uxth	r3, r3
 8009108:	4619      	mov	r1, r3
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f7f8 f94e 	bl	80013ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009110:	e099      	b.n	8009246 <HAL_UART_IRQHandler+0x50e>
 8009112:	bf00      	nop
 8009114:	080097c3 	.word	0x080097c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009120:	b29b      	uxth	r3, r3
 8009122:	1ad3      	subs	r3, r2, r3
 8009124:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800912c:	b29b      	uxth	r3, r3
 800912e:	2b00      	cmp	r3, #0
 8009130:	f000 808b 	beq.w	800924a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009134:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009138:	2b00      	cmp	r3, #0
 800913a:	f000 8086 	beq.w	800924a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	330c      	adds	r3, #12
 8009144:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009148:	e853 3f00 	ldrex	r3, [r3]
 800914c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800914e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009150:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009154:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	330c      	adds	r3, #12
 800915e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009162:	647a      	str	r2, [r7, #68]	@ 0x44
 8009164:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009166:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009168:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800916a:	e841 2300 	strex	r3, r2, [r1]
 800916e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009170:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009172:	2b00      	cmp	r3, #0
 8009174:	d1e3      	bne.n	800913e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	3314      	adds	r3, #20
 800917c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009180:	e853 3f00 	ldrex	r3, [r3]
 8009184:	623b      	str	r3, [r7, #32]
   return(result);
 8009186:	6a3b      	ldr	r3, [r7, #32]
 8009188:	f023 0301 	bic.w	r3, r3, #1
 800918c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	3314      	adds	r3, #20
 8009196:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800919a:	633a      	str	r2, [r7, #48]	@ 0x30
 800919c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800919e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091a2:	e841 2300 	strex	r3, r2, [r1]
 80091a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80091a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d1e3      	bne.n	8009176 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	2220      	movs	r2, #32
 80091b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2200      	movs	r2, #0
 80091ba:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	330c      	adds	r3, #12
 80091c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	e853 3f00 	ldrex	r3, [r3]
 80091ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f023 0310 	bic.w	r3, r3, #16
 80091d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	330c      	adds	r3, #12
 80091dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80091e0:	61fa      	str	r2, [r7, #28]
 80091e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e4:	69b9      	ldr	r1, [r7, #24]
 80091e6:	69fa      	ldr	r2, [r7, #28]
 80091e8:	e841 2300 	strex	r3, r2, [r1]
 80091ec:	617b      	str	r3, [r7, #20]
   return(result);
 80091ee:	697b      	ldr	r3, [r7, #20]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d1e3      	bne.n	80091bc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80091f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80091f8:	4619      	mov	r1, r3
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f7f8 f8d6 	bl	80013ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009200:	e023      	b.n	800924a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800920a:	2b00      	cmp	r3, #0
 800920c:	d009      	beq.n	8009222 <HAL_UART_IRQHandler+0x4ea>
 800920e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009216:	2b00      	cmp	r3, #0
 8009218:	d003      	beq.n	8009222 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 fafd 	bl	800981a <UART_Transmit_IT>
    return;
 8009220:	e014      	b.n	800924c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800922a:	2b00      	cmp	r3, #0
 800922c:	d00e      	beq.n	800924c <HAL_UART_IRQHandler+0x514>
 800922e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009236:	2b00      	cmp	r3, #0
 8009238:	d008      	beq.n	800924c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800923a:	6878      	ldr	r0, [r7, #4]
 800923c:	f000 fb3d 	bl	80098ba <UART_EndTransmit_IT>
    return;
 8009240:	e004      	b.n	800924c <HAL_UART_IRQHandler+0x514>
    return;
 8009242:	bf00      	nop
 8009244:	e002      	b.n	800924c <HAL_UART_IRQHandler+0x514>
      return;
 8009246:	bf00      	nop
 8009248:	e000      	b.n	800924c <HAL_UART_IRQHandler+0x514>
      return;
 800924a:	bf00      	nop
  }
}
 800924c:	37e8      	adds	r7, #232	@ 0xe8
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}
 8009252:	bf00      	nop

08009254 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009254:	b480      	push	{r7}
 8009256:	b083      	sub	sp, #12
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800925c:	bf00      	nop
 800925e:	370c      	adds	r7, #12
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009270:	bf00      	nop
 8009272:	370c      	adds	r7, #12
 8009274:	46bd      	mov	sp, r7
 8009276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927a:	4770      	bx	lr

0800927c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009284:	bf00      	nop
 8009286:	370c      	adds	r7, #12
 8009288:	46bd      	mov	sp, r7
 800928a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928e:	4770      	bx	lr

08009290 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009298:	bf00      	nop
 800929a:	370c      	adds	r7, #12
 800929c:	46bd      	mov	sp, r7
 800929e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a2:	4770      	bx	lr

080092a4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b09c      	sub	sp, #112	@ 0x70
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d172      	bne.n	80093a6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80092c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092c2:	2200      	movs	r2, #0
 80092c4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	330c      	adds	r3, #12
 80092cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092d0:	e853 3f00 	ldrex	r3, [r3]
 80092d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80092d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80092de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	330c      	adds	r3, #12
 80092e4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80092e6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80092e8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80092ec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80092ee:	e841 2300 	strex	r3, r2, [r1]
 80092f2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80092f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d1e5      	bne.n	80092c6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3314      	adds	r3, #20
 8009300:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009304:	e853 3f00 	ldrex	r3, [r3]
 8009308:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800930a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800930c:	f023 0301 	bic.w	r3, r3, #1
 8009310:	667b      	str	r3, [r7, #100]	@ 0x64
 8009312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	3314      	adds	r3, #20
 8009318:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800931a:	647a      	str	r2, [r7, #68]	@ 0x44
 800931c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800931e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009320:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009322:	e841 2300 	strex	r3, r2, [r1]
 8009326:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009328:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800932a:	2b00      	cmp	r3, #0
 800932c:	d1e5      	bne.n	80092fa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800932e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	3314      	adds	r3, #20
 8009334:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009338:	e853 3f00 	ldrex	r3, [r3]
 800933c:	623b      	str	r3, [r7, #32]
   return(result);
 800933e:	6a3b      	ldr	r3, [r7, #32]
 8009340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009344:	663b      	str	r3, [r7, #96]	@ 0x60
 8009346:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	3314      	adds	r3, #20
 800934c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800934e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009350:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009352:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009354:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009356:	e841 2300 	strex	r3, r2, [r1]
 800935a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800935c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800935e:	2b00      	cmp	r3, #0
 8009360:	d1e5      	bne.n	800932e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009362:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009364:	2220      	movs	r2, #32
 8009366:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800936a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800936c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800936e:	2b01      	cmp	r3, #1
 8009370:	d119      	bne.n	80093a6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009372:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	330c      	adds	r3, #12
 8009378:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	e853 3f00 	ldrex	r3, [r3]
 8009380:	60fb      	str	r3, [r7, #12]
   return(result);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	f023 0310 	bic.w	r3, r3, #16
 8009388:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800938a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	330c      	adds	r3, #12
 8009390:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009392:	61fa      	str	r2, [r7, #28]
 8009394:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009396:	69b9      	ldr	r1, [r7, #24]
 8009398:	69fa      	ldr	r2, [r7, #28]
 800939a:	e841 2300 	strex	r3, r2, [r1]
 800939e:	617b      	str	r3, [r7, #20]
   return(result);
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d1e5      	bne.n	8009372 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d106      	bne.n	80093bc <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093b2:	4619      	mov	r1, r3
 80093b4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80093b6:	f7f7 fff9 	bl	80013ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093ba:	e002      	b.n	80093c2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80093bc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80093be:	f7ff ff53 	bl	8009268 <HAL_UART_RxCpltCallback>
}
 80093c2:	bf00      	nop
 80093c4:	3770      	adds	r7, #112	@ 0x70
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b084      	sub	sp, #16
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093d6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d108      	bne.n	80093f2 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093e4:	085b      	lsrs	r3, r3, #1
 80093e6:	b29b      	uxth	r3, r3
 80093e8:	4619      	mov	r1, r3
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f7f7 ffde 	bl	80013ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093f0:	e002      	b.n	80093f8 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80093f2:	68f8      	ldr	r0, [r7, #12]
 80093f4:	f7ff ff42 	bl	800927c <HAL_UART_RxHalfCpltCallback>
}
 80093f8:	bf00      	nop
 80093fa:	3710      	adds	r7, #16
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}

08009400 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009408:	2300      	movs	r3, #0
 800940a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009410:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	695b      	ldr	r3, [r3, #20]
 8009418:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800941c:	2b80      	cmp	r3, #128	@ 0x80
 800941e:	bf0c      	ite	eq
 8009420:	2301      	moveq	r3, #1
 8009422:	2300      	movne	r3, #0
 8009424:	b2db      	uxtb	r3, r3
 8009426:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800942e:	b2db      	uxtb	r3, r3
 8009430:	2b21      	cmp	r3, #33	@ 0x21
 8009432:	d108      	bne.n	8009446 <UART_DMAError+0x46>
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d005      	beq.n	8009446 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	2200      	movs	r2, #0
 800943e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009440:	68b8      	ldr	r0, [r7, #8]
 8009442:	f000 f933 	bl	80096ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	695b      	ldr	r3, [r3, #20]
 800944c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009450:	2b40      	cmp	r3, #64	@ 0x40
 8009452:	bf0c      	ite	eq
 8009454:	2301      	moveq	r3, #1
 8009456:	2300      	movne	r3, #0
 8009458:	b2db      	uxtb	r3, r3
 800945a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009462:	b2db      	uxtb	r3, r3
 8009464:	2b22      	cmp	r3, #34	@ 0x22
 8009466:	d108      	bne.n	800947a <UART_DMAError+0x7a>
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d005      	beq.n	800947a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	2200      	movs	r2, #0
 8009472:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8009474:	68b8      	ldr	r0, [r7, #8]
 8009476:	f000 f941 	bl	80096fc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800947e:	f043 0210 	orr.w	r2, r3, #16
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009486:	68b8      	ldr	r0, [r7, #8]
 8009488:	f7f7 ff6c 	bl	8001364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800948c:	bf00      	nop
 800948e:	3710      	adds	r7, #16
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b090      	sub	sp, #64	@ 0x40
 8009498:	af00      	add	r7, sp, #0
 800949a:	60f8      	str	r0, [r7, #12]
 800949c:	60b9      	str	r1, [r7, #8]
 800949e:	603b      	str	r3, [r7, #0]
 80094a0:	4613      	mov	r3, r2
 80094a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094a4:	e050      	b.n	8009548 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ac:	d04c      	beq.n	8009548 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80094ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d007      	beq.n	80094c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80094b4:	f7fc fbb6 	bl	8005c24 <HAL_GetTick>
 80094b8:	4602      	mov	r2, r0
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	1ad3      	subs	r3, r2, r3
 80094be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d241      	bcs.n	8009548 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	330c      	adds	r3, #12
 80094ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094ce:	e853 3f00 	ldrex	r3, [r3]
 80094d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80094d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d6:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80094da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	330c      	adds	r3, #12
 80094e2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80094e4:	637a      	str	r2, [r7, #52]	@ 0x34
 80094e6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80094ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80094ec:	e841 2300 	strex	r3, r2, [r1]
 80094f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80094f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d1e5      	bne.n	80094c4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	3314      	adds	r3, #20
 80094fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	e853 3f00 	ldrex	r3, [r3]
 8009506:	613b      	str	r3, [r7, #16]
   return(result);
 8009508:	693b      	ldr	r3, [r7, #16]
 800950a:	f023 0301 	bic.w	r3, r3, #1
 800950e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	3314      	adds	r3, #20
 8009516:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009518:	623a      	str	r2, [r7, #32]
 800951a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800951c:	69f9      	ldr	r1, [r7, #28]
 800951e:	6a3a      	ldr	r2, [r7, #32]
 8009520:	e841 2300 	strex	r3, r2, [r1]
 8009524:	61bb      	str	r3, [r7, #24]
   return(result);
 8009526:	69bb      	ldr	r3, [r7, #24]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d1e5      	bne.n	80094f8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	2220      	movs	r2, #32
 8009530:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2220      	movs	r2, #32
 8009538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2200      	movs	r2, #0
 8009540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8009544:	2303      	movs	r3, #3
 8009546:	e00f      	b.n	8009568 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	4013      	ands	r3, r2
 8009552:	68ba      	ldr	r2, [r7, #8]
 8009554:	429a      	cmp	r2, r3
 8009556:	bf0c      	ite	eq
 8009558:	2301      	moveq	r3, #1
 800955a:	2300      	movne	r3, #0
 800955c:	b2db      	uxtb	r3, r3
 800955e:	461a      	mov	r2, r3
 8009560:	79fb      	ldrb	r3, [r7, #7]
 8009562:	429a      	cmp	r2, r3
 8009564:	d09f      	beq.n	80094a6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009566:	2300      	movs	r3, #0
}
 8009568:	4618      	mov	r0, r3
 800956a:	3740      	adds	r7, #64	@ 0x40
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b098      	sub	sp, #96	@ 0x60
 8009574:	af00      	add	r7, sp, #0
 8009576:	60f8      	str	r0, [r7, #12]
 8009578:	60b9      	str	r1, [r7, #8]
 800957a:	4613      	mov	r3, r2
 800957c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800957e:	68ba      	ldr	r2, [r7, #8]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	88fa      	ldrh	r2, [r7, #6]
 8009588:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2200      	movs	r2, #0
 800958e:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	2222      	movs	r2, #34	@ 0x22
 8009594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800959c:	4a40      	ldr	r2, [pc, #256]	@ (80096a0 <UART_Start_Receive_DMA+0x130>)
 800959e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095a4:	4a3f      	ldr	r2, [pc, #252]	@ (80096a4 <UART_Start_Receive_DMA+0x134>)
 80095a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ac:	4a3e      	ldr	r2, [pc, #248]	@ (80096a8 <UART_Start_Receive_DMA+0x138>)
 80095ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095b4:	2200      	movs	r2, #0
 80095b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80095b8:	f107 0308 	add.w	r3, r7, #8
 80095bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3304      	adds	r3, #4
 80095c8:	4619      	mov	r1, r3
 80095ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	88fb      	ldrh	r3, [r7, #6]
 80095d0:	f7fc fd32 	bl	8006038 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80095d4:	2300      	movs	r3, #0
 80095d6:	613b      	str	r3, [r7, #16]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	613b      	str	r3, [r7, #16]
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	685b      	ldr	r3, [r3, #4]
 80095e6:	613b      	str	r3, [r7, #16]
 80095e8:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	2200      	movs	r2, #0
 80095ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	691b      	ldr	r3, [r3, #16]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d019      	beq.n	800962e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	330c      	adds	r3, #12
 8009600:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009602:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009604:	e853 3f00 	ldrex	r3, [r3]
 8009608:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800960a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800960c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009610:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	330c      	adds	r3, #12
 8009618:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800961a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800961c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800961e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009620:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009622:	e841 2300 	strex	r3, r2, [r1]
 8009626:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009628:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800962a:	2b00      	cmp	r3, #0
 800962c:	d1e5      	bne.n	80095fa <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	3314      	adds	r3, #20
 8009634:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009638:	e853 3f00 	ldrex	r3, [r3]
 800963c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800963e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009640:	f043 0301 	orr.w	r3, r3, #1
 8009644:	657b      	str	r3, [r7, #84]	@ 0x54
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	3314      	adds	r3, #20
 800964c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800964e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009650:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009652:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009654:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009656:	e841 2300 	strex	r3, r2, [r1]
 800965a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800965c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1e5      	bne.n	800962e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	3314      	adds	r3, #20
 8009668:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800966a:	69bb      	ldr	r3, [r7, #24]
 800966c:	e853 3f00 	ldrex	r3, [r3]
 8009670:	617b      	str	r3, [r7, #20]
   return(result);
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009678:	653b      	str	r3, [r7, #80]	@ 0x50
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	3314      	adds	r3, #20
 8009680:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009682:	627a      	str	r2, [r7, #36]	@ 0x24
 8009684:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009686:	6a39      	ldr	r1, [r7, #32]
 8009688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800968a:	e841 2300 	strex	r3, r2, [r1]
 800968e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009690:	69fb      	ldr	r3, [r7, #28]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d1e5      	bne.n	8009662 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8009696:	2300      	movs	r3, #0
}
 8009698:	4618      	mov	r0, r3
 800969a:	3760      	adds	r7, #96	@ 0x60
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}
 80096a0:	080092a5 	.word	0x080092a5
 80096a4:	080093cb 	.word	0x080093cb
 80096a8:	08009401 	.word	0x08009401

080096ac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80096ac:	b480      	push	{r7}
 80096ae:	b089      	sub	sp, #36	@ 0x24
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	330c      	adds	r3, #12
 80096ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	e853 3f00 	ldrex	r3, [r3]
 80096c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80096ca:	61fb      	str	r3, [r7, #28]
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	330c      	adds	r3, #12
 80096d2:	69fa      	ldr	r2, [r7, #28]
 80096d4:	61ba      	str	r2, [r7, #24]
 80096d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d8:	6979      	ldr	r1, [r7, #20]
 80096da:	69ba      	ldr	r2, [r7, #24]
 80096dc:	e841 2300 	strex	r3, r2, [r1]
 80096e0:	613b      	str	r3, [r7, #16]
   return(result);
 80096e2:	693b      	ldr	r3, [r7, #16]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d1e5      	bne.n	80096b4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2220      	movs	r2, #32
 80096ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 80096f0:	bf00      	nop
 80096f2:	3724      	adds	r7, #36	@ 0x24
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr

080096fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b095      	sub	sp, #84	@ 0x54
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	330c      	adds	r3, #12
 800970a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800970e:	e853 3f00 	ldrex	r3, [r3]
 8009712:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009716:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800971a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	330c      	adds	r3, #12
 8009722:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009724:	643a      	str	r2, [r7, #64]	@ 0x40
 8009726:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009728:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800972a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800972c:	e841 2300 	strex	r3, r2, [r1]
 8009730:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009734:	2b00      	cmp	r3, #0
 8009736:	d1e5      	bne.n	8009704 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	3314      	adds	r3, #20
 800973e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009740:	6a3b      	ldr	r3, [r7, #32]
 8009742:	e853 3f00 	ldrex	r3, [r3]
 8009746:	61fb      	str	r3, [r7, #28]
   return(result);
 8009748:	69fb      	ldr	r3, [r7, #28]
 800974a:	f023 0301 	bic.w	r3, r3, #1
 800974e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	3314      	adds	r3, #20
 8009756:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009758:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800975a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800975c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800975e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009760:	e841 2300 	strex	r3, r2, [r1]
 8009764:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1e5      	bne.n	8009738 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009770:	2b01      	cmp	r3, #1
 8009772:	d119      	bne.n	80097a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	330c      	adds	r3, #12
 800977a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	e853 3f00 	ldrex	r3, [r3]
 8009782:	60bb      	str	r3, [r7, #8]
   return(result);
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	f023 0310 	bic.w	r3, r3, #16
 800978a:	647b      	str	r3, [r7, #68]	@ 0x44
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	330c      	adds	r3, #12
 8009792:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009794:	61ba      	str	r2, [r7, #24]
 8009796:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009798:	6979      	ldr	r1, [r7, #20]
 800979a:	69ba      	ldr	r2, [r7, #24]
 800979c:	e841 2300 	strex	r3, r2, [r1]
 80097a0:	613b      	str	r3, [r7, #16]
   return(result);
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d1e5      	bne.n	8009774 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2220      	movs	r2, #32
 80097ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2200      	movs	r2, #0
 80097b4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80097b6:	bf00      	nop
 80097b8:	3754      	adds	r7, #84	@ 0x54
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr

080097c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80097c2:	b580      	push	{r7, lr}
 80097c4:	b084      	sub	sp, #16
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2200      	movs	r2, #0
 80097d4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2200      	movs	r2, #0
 80097da:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	f7f7 fdc1 	bl	8001364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097e2:	bf00      	nop
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}

080097ea <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b084      	sub	sp, #16
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097f6:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2200      	movs	r2, #0
 80097fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2220      	movs	r2, #32
 8009802:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	2200      	movs	r2, #0
 800980a:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 800980c:	68f8      	ldr	r0, [r7, #12]
 800980e:	f7ff fd3f 	bl	8009290 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009812:	bf00      	nop
 8009814:	3710      	adds	r7, #16
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}

0800981a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800981a:	b480      	push	{r7}
 800981c:	b085      	sub	sp, #20
 800981e:	af00      	add	r7, sp, #0
 8009820:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009828:	b2db      	uxtb	r3, r3
 800982a:	2b21      	cmp	r3, #33	@ 0x21
 800982c:	d13e      	bne.n	80098ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009836:	d114      	bne.n	8009862 <UART_Transmit_IT+0x48>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	691b      	ldr	r3, [r3, #16]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d110      	bne.n	8009862 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6a1b      	ldr	r3, [r3, #32]
 8009844:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	881b      	ldrh	r3, [r3, #0]
 800984a:	461a      	mov	r2, r3
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009854:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6a1b      	ldr	r3, [r3, #32]
 800985a:	1c9a      	adds	r2, r3, #2
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	621a      	str	r2, [r3, #32]
 8009860:	e008      	b.n	8009874 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6a1b      	ldr	r3, [r3, #32]
 8009866:	1c59      	adds	r1, r3, #1
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	6211      	str	r1, [r2, #32]
 800986c:	781a      	ldrb	r2, [r3, #0]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009878:	b29b      	uxth	r3, r3
 800987a:	3b01      	subs	r3, #1
 800987c:	b29b      	uxth	r3, r3
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	4619      	mov	r1, r3
 8009882:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009884:	2b00      	cmp	r3, #0
 8009886:	d10f      	bne.n	80098a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	68da      	ldr	r2, [r3, #12]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009896:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	68da      	ldr	r2, [r3, #12]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80098a8:	2300      	movs	r3, #0
 80098aa:	e000      	b.n	80098ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80098ac:	2302      	movs	r3, #2
  }
}
 80098ae:	4618      	mov	r0, r3
 80098b0:	3714      	adds	r7, #20
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr

080098ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b082      	sub	sp, #8
 80098be:	af00      	add	r7, sp, #0
 80098c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	68da      	ldr	r2, [r3, #12]
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80098d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2220      	movs	r2, #32
 80098d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f7ff fcba 	bl	8009254 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80098e0:	2300      	movs	r3, #0
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3708      	adds	r7, #8
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}

080098ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80098ea:	b580      	push	{r7, lr}
 80098ec:	b08c      	sub	sp, #48	@ 0x30
 80098ee:	af00      	add	r7, sp, #0
 80098f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80098f8:	b2db      	uxtb	r3, r3
 80098fa:	2b22      	cmp	r3, #34	@ 0x22
 80098fc:	f040 80ab 	bne.w	8009a56 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009908:	d117      	bne.n	800993a <UART_Receive_IT+0x50>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	691b      	ldr	r3, [r3, #16]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d113      	bne.n	800993a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009912:	2300      	movs	r3, #0
 8009914:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800991a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	b29b      	uxth	r3, r3
 8009924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009928:	b29a      	uxth	r2, r3
 800992a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800992c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009932:	1c9a      	adds	r2, r3, #2
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	629a      	str	r2, [r3, #40]	@ 0x28
 8009938:	e026      	b.n	8009988 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800993e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8009940:	2300      	movs	r3, #0
 8009942:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800994c:	d007      	beq.n	800995e <UART_Receive_IT+0x74>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	689b      	ldr	r3, [r3, #8]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d10a      	bne.n	800996c <UART_Receive_IT+0x82>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	691b      	ldr	r3, [r3, #16]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d106      	bne.n	800996c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	685b      	ldr	r3, [r3, #4]
 8009964:	b2da      	uxtb	r2, r3
 8009966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009968:	701a      	strb	r2, [r3, #0]
 800996a:	e008      	b.n	800997e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	b2db      	uxtb	r3, r3
 8009974:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009978:	b2da      	uxtb	r2, r3
 800997a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800997c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009982:	1c5a      	adds	r2, r3, #1
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800998c:	b29b      	uxth	r3, r3
 800998e:	3b01      	subs	r3, #1
 8009990:	b29b      	uxth	r3, r3
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	4619      	mov	r1, r3
 8009996:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009998:	2b00      	cmp	r3, #0
 800999a:	d15a      	bne.n	8009a52 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	68da      	ldr	r2, [r3, #12]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f022 0220 	bic.w	r2, r2, #32
 80099aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68da      	ldr	r2, [r3, #12]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80099ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	695a      	ldr	r2, [r3, #20]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f022 0201 	bic.w	r2, r2, #1
 80099ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2220      	movs	r2, #32
 80099d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099d8:	2b01      	cmp	r3, #1
 80099da:	d135      	bne.n	8009a48 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2200      	movs	r2, #0
 80099e0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	330c      	adds	r3, #12
 80099e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	e853 3f00 	ldrex	r3, [r3]
 80099f0:	613b      	str	r3, [r7, #16]
   return(result);
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	f023 0310 	bic.w	r3, r3, #16
 80099f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	330c      	adds	r3, #12
 8009a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a02:	623a      	str	r2, [r7, #32]
 8009a04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a06:	69f9      	ldr	r1, [r7, #28]
 8009a08:	6a3a      	ldr	r2, [r7, #32]
 8009a0a:	e841 2300 	strex	r3, r2, [r1]
 8009a0e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a10:	69bb      	ldr	r3, [r7, #24]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d1e5      	bne.n	80099e2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f003 0310 	and.w	r3, r3, #16
 8009a20:	2b10      	cmp	r3, #16
 8009a22:	d10a      	bne.n	8009a3a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a24:	2300      	movs	r3, #0
 8009a26:	60fb      	str	r3, [r7, #12]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	60fb      	str	r3, [r7, #12]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	685b      	ldr	r3, [r3, #4]
 8009a36:	60fb      	str	r3, [r7, #12]
 8009a38:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009a3e:	4619      	mov	r1, r3
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f7f7 fcb3 	bl	80013ac <HAL_UARTEx_RxEventCallback>
 8009a46:	e002      	b.n	8009a4e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f7ff fc0d 	bl	8009268 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	e002      	b.n	8009a58 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	e000      	b.n	8009a58 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009a56:	2302      	movs	r3, #2
  }
}
 8009a58:	4618      	mov	r0, r3
 8009a5a:	3730      	adds	r7, #48	@ 0x30
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	bd80      	pop	{r7, pc}

08009a60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a64:	b0c0      	sub	sp, #256	@ 0x100
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	691b      	ldr	r3, [r3, #16]
 8009a74:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a7c:	68d9      	ldr	r1, [r3, #12]
 8009a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a82:	681a      	ldr	r2, [r3, #0]
 8009a84:	ea40 0301 	orr.w	r3, r0, r1
 8009a88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a8e:	689a      	ldr	r2, [r3, #8]
 8009a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a94:	691b      	ldr	r3, [r3, #16]
 8009a96:	431a      	orrs	r2, r3
 8009a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a9c:	695b      	ldr	r3, [r3, #20]
 8009a9e:	431a      	orrs	r2, r3
 8009aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aa4:	69db      	ldr	r3, [r3, #28]
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	68db      	ldr	r3, [r3, #12]
 8009ab4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009ab8:	f021 010c 	bic.w	r1, r1, #12
 8009abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009ac6:	430b      	orrs	r3, r1
 8009ac8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	695b      	ldr	r3, [r3, #20]
 8009ad2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ada:	6999      	ldr	r1, [r3, #24]
 8009adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ae0:	681a      	ldr	r2, [r3, #0]
 8009ae2:	ea40 0301 	orr.w	r3, r0, r1
 8009ae6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aec:	681a      	ldr	r2, [r3, #0]
 8009aee:	4b8f      	ldr	r3, [pc, #572]	@ (8009d2c <UART_SetConfig+0x2cc>)
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d005      	beq.n	8009b00 <UART_SetConfig+0xa0>
 8009af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009af8:	681a      	ldr	r2, [r3, #0]
 8009afa:	4b8d      	ldr	r3, [pc, #564]	@ (8009d30 <UART_SetConfig+0x2d0>)
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d104      	bne.n	8009b0a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009b00:	f7fd fe32 	bl	8007768 <HAL_RCC_GetPCLK2Freq>
 8009b04:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009b08:	e003      	b.n	8009b12 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b0a:	f7fd fe19 	bl	8007740 <HAL_RCC_GetPCLK1Freq>
 8009b0e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b16:	69db      	ldr	r3, [r3, #28]
 8009b18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b1c:	f040 810c 	bne.w	8009d38 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009b20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b24:	2200      	movs	r2, #0
 8009b26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009b2a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009b2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009b32:	4622      	mov	r2, r4
 8009b34:	462b      	mov	r3, r5
 8009b36:	1891      	adds	r1, r2, r2
 8009b38:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009b3a:	415b      	adcs	r3, r3
 8009b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009b42:	4621      	mov	r1, r4
 8009b44:	eb12 0801 	adds.w	r8, r2, r1
 8009b48:	4629      	mov	r1, r5
 8009b4a:	eb43 0901 	adc.w	r9, r3, r1
 8009b4e:	f04f 0200 	mov.w	r2, #0
 8009b52:	f04f 0300 	mov.w	r3, #0
 8009b56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009b5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009b5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009b62:	4690      	mov	r8, r2
 8009b64:	4699      	mov	r9, r3
 8009b66:	4623      	mov	r3, r4
 8009b68:	eb18 0303 	adds.w	r3, r8, r3
 8009b6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009b70:	462b      	mov	r3, r5
 8009b72:	eb49 0303 	adc.w	r3, r9, r3
 8009b76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b7e:	685b      	ldr	r3, [r3, #4]
 8009b80:	2200      	movs	r2, #0
 8009b82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009b86:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009b8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009b8e:	460b      	mov	r3, r1
 8009b90:	18db      	adds	r3, r3, r3
 8009b92:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b94:	4613      	mov	r3, r2
 8009b96:	eb42 0303 	adc.w	r3, r2, r3
 8009b9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b9c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009ba0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009ba4:	f7f7 f870 	bl	8000c88 <__aeabi_uldivmod>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	460b      	mov	r3, r1
 8009bac:	4b61      	ldr	r3, [pc, #388]	@ (8009d34 <UART_SetConfig+0x2d4>)
 8009bae:	fba3 2302 	umull	r2, r3, r3, r2
 8009bb2:	095b      	lsrs	r3, r3, #5
 8009bb4:	011c      	lsls	r4, r3, #4
 8009bb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bba:	2200      	movs	r2, #0
 8009bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009bc0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009bc4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009bc8:	4642      	mov	r2, r8
 8009bca:	464b      	mov	r3, r9
 8009bcc:	1891      	adds	r1, r2, r2
 8009bce:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009bd0:	415b      	adcs	r3, r3
 8009bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009bd8:	4641      	mov	r1, r8
 8009bda:	eb12 0a01 	adds.w	sl, r2, r1
 8009bde:	4649      	mov	r1, r9
 8009be0:	eb43 0b01 	adc.w	fp, r3, r1
 8009be4:	f04f 0200 	mov.w	r2, #0
 8009be8:	f04f 0300 	mov.w	r3, #0
 8009bec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009bf0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009bf4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009bf8:	4692      	mov	sl, r2
 8009bfa:	469b      	mov	fp, r3
 8009bfc:	4643      	mov	r3, r8
 8009bfe:	eb1a 0303 	adds.w	r3, sl, r3
 8009c02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c06:	464b      	mov	r3, r9
 8009c08:	eb4b 0303 	adc.w	r3, fp, r3
 8009c0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c14:	685b      	ldr	r3, [r3, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009c20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009c24:	460b      	mov	r3, r1
 8009c26:	18db      	adds	r3, r3, r3
 8009c28:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c2a:	4613      	mov	r3, r2
 8009c2c:	eb42 0303 	adc.w	r3, r2, r3
 8009c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009c36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009c3a:	f7f7 f825 	bl	8000c88 <__aeabi_uldivmod>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	460b      	mov	r3, r1
 8009c42:	4611      	mov	r1, r2
 8009c44:	4b3b      	ldr	r3, [pc, #236]	@ (8009d34 <UART_SetConfig+0x2d4>)
 8009c46:	fba3 2301 	umull	r2, r3, r3, r1
 8009c4a:	095b      	lsrs	r3, r3, #5
 8009c4c:	2264      	movs	r2, #100	@ 0x64
 8009c4e:	fb02 f303 	mul.w	r3, r2, r3
 8009c52:	1acb      	subs	r3, r1, r3
 8009c54:	00db      	lsls	r3, r3, #3
 8009c56:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009c5a:	4b36      	ldr	r3, [pc, #216]	@ (8009d34 <UART_SetConfig+0x2d4>)
 8009c5c:	fba3 2302 	umull	r2, r3, r3, r2
 8009c60:	095b      	lsrs	r3, r3, #5
 8009c62:	005b      	lsls	r3, r3, #1
 8009c64:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009c68:	441c      	add	r4, r3
 8009c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009c74:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009c78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009c7c:	4642      	mov	r2, r8
 8009c7e:	464b      	mov	r3, r9
 8009c80:	1891      	adds	r1, r2, r2
 8009c82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009c84:	415b      	adcs	r3, r3
 8009c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009c8c:	4641      	mov	r1, r8
 8009c8e:	1851      	adds	r1, r2, r1
 8009c90:	6339      	str	r1, [r7, #48]	@ 0x30
 8009c92:	4649      	mov	r1, r9
 8009c94:	414b      	adcs	r3, r1
 8009c96:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c98:	f04f 0200 	mov.w	r2, #0
 8009c9c:	f04f 0300 	mov.w	r3, #0
 8009ca0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009ca4:	4659      	mov	r1, fp
 8009ca6:	00cb      	lsls	r3, r1, #3
 8009ca8:	4651      	mov	r1, sl
 8009caa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009cae:	4651      	mov	r1, sl
 8009cb0:	00ca      	lsls	r2, r1, #3
 8009cb2:	4610      	mov	r0, r2
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	4603      	mov	r3, r0
 8009cb8:	4642      	mov	r2, r8
 8009cba:	189b      	adds	r3, r3, r2
 8009cbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009cc0:	464b      	mov	r3, r9
 8009cc2:	460a      	mov	r2, r1
 8009cc4:	eb42 0303 	adc.w	r3, r2, r3
 8009cc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cd0:	685b      	ldr	r3, [r3, #4]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009cd8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009cdc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	18db      	adds	r3, r3, r3
 8009ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	eb42 0303 	adc.w	r3, r2, r3
 8009cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009cee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009cf2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009cf6:	f7f6 ffc7 	bl	8000c88 <__aeabi_uldivmod>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8009d34 <UART_SetConfig+0x2d4>)
 8009d00:	fba3 1302 	umull	r1, r3, r3, r2
 8009d04:	095b      	lsrs	r3, r3, #5
 8009d06:	2164      	movs	r1, #100	@ 0x64
 8009d08:	fb01 f303 	mul.w	r3, r1, r3
 8009d0c:	1ad3      	subs	r3, r2, r3
 8009d0e:	00db      	lsls	r3, r3, #3
 8009d10:	3332      	adds	r3, #50	@ 0x32
 8009d12:	4a08      	ldr	r2, [pc, #32]	@ (8009d34 <UART_SetConfig+0x2d4>)
 8009d14:	fba2 2303 	umull	r2, r3, r2, r3
 8009d18:	095b      	lsrs	r3, r3, #5
 8009d1a:	f003 0207 	and.w	r2, r3, #7
 8009d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4422      	add	r2, r4
 8009d26:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009d28:	e106      	b.n	8009f38 <UART_SetConfig+0x4d8>
 8009d2a:	bf00      	nop
 8009d2c:	40011000 	.word	0x40011000
 8009d30:	40011400 	.word	0x40011400
 8009d34:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009d38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009d42:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009d46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009d4a:	4642      	mov	r2, r8
 8009d4c:	464b      	mov	r3, r9
 8009d4e:	1891      	adds	r1, r2, r2
 8009d50:	6239      	str	r1, [r7, #32]
 8009d52:	415b      	adcs	r3, r3
 8009d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009d5a:	4641      	mov	r1, r8
 8009d5c:	1854      	adds	r4, r2, r1
 8009d5e:	4649      	mov	r1, r9
 8009d60:	eb43 0501 	adc.w	r5, r3, r1
 8009d64:	f04f 0200 	mov.w	r2, #0
 8009d68:	f04f 0300 	mov.w	r3, #0
 8009d6c:	00eb      	lsls	r3, r5, #3
 8009d6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009d72:	00e2      	lsls	r2, r4, #3
 8009d74:	4614      	mov	r4, r2
 8009d76:	461d      	mov	r5, r3
 8009d78:	4643      	mov	r3, r8
 8009d7a:	18e3      	adds	r3, r4, r3
 8009d7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009d80:	464b      	mov	r3, r9
 8009d82:	eb45 0303 	adc.w	r3, r5, r3
 8009d86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d8e:	685b      	ldr	r3, [r3, #4]
 8009d90:	2200      	movs	r2, #0
 8009d92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009d9a:	f04f 0200 	mov.w	r2, #0
 8009d9e:	f04f 0300 	mov.w	r3, #0
 8009da2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009da6:	4629      	mov	r1, r5
 8009da8:	008b      	lsls	r3, r1, #2
 8009daa:	4621      	mov	r1, r4
 8009dac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009db0:	4621      	mov	r1, r4
 8009db2:	008a      	lsls	r2, r1, #2
 8009db4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009db8:	f7f6 ff66 	bl	8000c88 <__aeabi_uldivmod>
 8009dbc:	4602      	mov	r2, r0
 8009dbe:	460b      	mov	r3, r1
 8009dc0:	4b60      	ldr	r3, [pc, #384]	@ (8009f44 <UART_SetConfig+0x4e4>)
 8009dc2:	fba3 2302 	umull	r2, r3, r3, r2
 8009dc6:	095b      	lsrs	r3, r3, #5
 8009dc8:	011c      	lsls	r4, r3, #4
 8009dca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009dd4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009dd8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009ddc:	4642      	mov	r2, r8
 8009dde:	464b      	mov	r3, r9
 8009de0:	1891      	adds	r1, r2, r2
 8009de2:	61b9      	str	r1, [r7, #24]
 8009de4:	415b      	adcs	r3, r3
 8009de6:	61fb      	str	r3, [r7, #28]
 8009de8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009dec:	4641      	mov	r1, r8
 8009dee:	1851      	adds	r1, r2, r1
 8009df0:	6139      	str	r1, [r7, #16]
 8009df2:	4649      	mov	r1, r9
 8009df4:	414b      	adcs	r3, r1
 8009df6:	617b      	str	r3, [r7, #20]
 8009df8:	f04f 0200 	mov.w	r2, #0
 8009dfc:	f04f 0300 	mov.w	r3, #0
 8009e00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009e04:	4659      	mov	r1, fp
 8009e06:	00cb      	lsls	r3, r1, #3
 8009e08:	4651      	mov	r1, sl
 8009e0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e0e:	4651      	mov	r1, sl
 8009e10:	00ca      	lsls	r2, r1, #3
 8009e12:	4610      	mov	r0, r2
 8009e14:	4619      	mov	r1, r3
 8009e16:	4603      	mov	r3, r0
 8009e18:	4642      	mov	r2, r8
 8009e1a:	189b      	adds	r3, r3, r2
 8009e1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009e20:	464b      	mov	r3, r9
 8009e22:	460a      	mov	r2, r1
 8009e24:	eb42 0303 	adc.w	r3, r2, r3
 8009e28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	2200      	movs	r2, #0
 8009e34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009e38:	f04f 0200 	mov.w	r2, #0
 8009e3c:	f04f 0300 	mov.w	r3, #0
 8009e40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009e44:	4649      	mov	r1, r9
 8009e46:	008b      	lsls	r3, r1, #2
 8009e48:	4641      	mov	r1, r8
 8009e4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e4e:	4641      	mov	r1, r8
 8009e50:	008a      	lsls	r2, r1, #2
 8009e52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009e56:	f7f6 ff17 	bl	8000c88 <__aeabi_uldivmod>
 8009e5a:	4602      	mov	r2, r0
 8009e5c:	460b      	mov	r3, r1
 8009e5e:	4611      	mov	r1, r2
 8009e60:	4b38      	ldr	r3, [pc, #224]	@ (8009f44 <UART_SetConfig+0x4e4>)
 8009e62:	fba3 2301 	umull	r2, r3, r3, r1
 8009e66:	095b      	lsrs	r3, r3, #5
 8009e68:	2264      	movs	r2, #100	@ 0x64
 8009e6a:	fb02 f303 	mul.w	r3, r2, r3
 8009e6e:	1acb      	subs	r3, r1, r3
 8009e70:	011b      	lsls	r3, r3, #4
 8009e72:	3332      	adds	r3, #50	@ 0x32
 8009e74:	4a33      	ldr	r2, [pc, #204]	@ (8009f44 <UART_SetConfig+0x4e4>)
 8009e76:	fba2 2303 	umull	r2, r3, r2, r3
 8009e7a:	095b      	lsrs	r3, r3, #5
 8009e7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009e80:	441c      	add	r4, r3
 8009e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e86:	2200      	movs	r2, #0
 8009e88:	673b      	str	r3, [r7, #112]	@ 0x70
 8009e8a:	677a      	str	r2, [r7, #116]	@ 0x74
 8009e8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009e90:	4642      	mov	r2, r8
 8009e92:	464b      	mov	r3, r9
 8009e94:	1891      	adds	r1, r2, r2
 8009e96:	60b9      	str	r1, [r7, #8]
 8009e98:	415b      	adcs	r3, r3
 8009e9a:	60fb      	str	r3, [r7, #12]
 8009e9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ea0:	4641      	mov	r1, r8
 8009ea2:	1851      	adds	r1, r2, r1
 8009ea4:	6039      	str	r1, [r7, #0]
 8009ea6:	4649      	mov	r1, r9
 8009ea8:	414b      	adcs	r3, r1
 8009eaa:	607b      	str	r3, [r7, #4]
 8009eac:	f04f 0200 	mov.w	r2, #0
 8009eb0:	f04f 0300 	mov.w	r3, #0
 8009eb4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009eb8:	4659      	mov	r1, fp
 8009eba:	00cb      	lsls	r3, r1, #3
 8009ebc:	4651      	mov	r1, sl
 8009ebe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ec2:	4651      	mov	r1, sl
 8009ec4:	00ca      	lsls	r2, r1, #3
 8009ec6:	4610      	mov	r0, r2
 8009ec8:	4619      	mov	r1, r3
 8009eca:	4603      	mov	r3, r0
 8009ecc:	4642      	mov	r2, r8
 8009ece:	189b      	adds	r3, r3, r2
 8009ed0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ed2:	464b      	mov	r3, r9
 8009ed4:	460a      	mov	r2, r1
 8009ed6:	eb42 0303 	adc.w	r3, r2, r3
 8009eda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ee6:	667a      	str	r2, [r7, #100]	@ 0x64
 8009ee8:	f04f 0200 	mov.w	r2, #0
 8009eec:	f04f 0300 	mov.w	r3, #0
 8009ef0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009ef4:	4649      	mov	r1, r9
 8009ef6:	008b      	lsls	r3, r1, #2
 8009ef8:	4641      	mov	r1, r8
 8009efa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009efe:	4641      	mov	r1, r8
 8009f00:	008a      	lsls	r2, r1, #2
 8009f02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009f06:	f7f6 febf 	bl	8000c88 <__aeabi_uldivmod>
 8009f0a:	4602      	mov	r2, r0
 8009f0c:	460b      	mov	r3, r1
 8009f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009f44 <UART_SetConfig+0x4e4>)
 8009f10:	fba3 1302 	umull	r1, r3, r3, r2
 8009f14:	095b      	lsrs	r3, r3, #5
 8009f16:	2164      	movs	r1, #100	@ 0x64
 8009f18:	fb01 f303 	mul.w	r3, r1, r3
 8009f1c:	1ad3      	subs	r3, r2, r3
 8009f1e:	011b      	lsls	r3, r3, #4
 8009f20:	3332      	adds	r3, #50	@ 0x32
 8009f22:	4a08      	ldr	r2, [pc, #32]	@ (8009f44 <UART_SetConfig+0x4e4>)
 8009f24:	fba2 2303 	umull	r2, r3, r2, r3
 8009f28:	095b      	lsrs	r3, r3, #5
 8009f2a:	f003 020f 	and.w	r2, r3, #15
 8009f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4422      	add	r2, r4
 8009f36:	609a      	str	r2, [r3, #8]
}
 8009f38:	bf00      	nop
 8009f3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009f3e:	46bd      	mov	sp, r7
 8009f40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f44:	51eb851f 	.word	0x51eb851f

08009f48 <calloc>:
 8009f48:	4b02      	ldr	r3, [pc, #8]	@ (8009f54 <calloc+0xc>)
 8009f4a:	460a      	mov	r2, r1
 8009f4c:	4601      	mov	r1, r0
 8009f4e:	6818      	ldr	r0, [r3, #0]
 8009f50:	f000 b802 	b.w	8009f58 <_calloc_r>
 8009f54:	2000008c 	.word	0x2000008c

08009f58 <_calloc_r>:
 8009f58:	b570      	push	{r4, r5, r6, lr}
 8009f5a:	fba1 5402 	umull	r5, r4, r1, r2
 8009f5e:	b93c      	cbnz	r4, 8009f70 <_calloc_r+0x18>
 8009f60:	4629      	mov	r1, r5
 8009f62:	f000 f83f 	bl	8009fe4 <_malloc_r>
 8009f66:	4606      	mov	r6, r0
 8009f68:	b928      	cbnz	r0, 8009f76 <_calloc_r+0x1e>
 8009f6a:	2600      	movs	r6, #0
 8009f6c:	4630      	mov	r0, r6
 8009f6e:	bd70      	pop	{r4, r5, r6, pc}
 8009f70:	220c      	movs	r2, #12
 8009f72:	6002      	str	r2, [r0, #0]
 8009f74:	e7f9      	b.n	8009f6a <_calloc_r+0x12>
 8009f76:	462a      	mov	r2, r5
 8009f78:	4621      	mov	r1, r4
 8009f7a:	f001 f872 	bl	800b062 <memset>
 8009f7e:	e7f5      	b.n	8009f6c <_calloc_r+0x14>

08009f80 <malloc>:
 8009f80:	4b02      	ldr	r3, [pc, #8]	@ (8009f8c <malloc+0xc>)
 8009f82:	4601      	mov	r1, r0
 8009f84:	6818      	ldr	r0, [r3, #0]
 8009f86:	f000 b82d 	b.w	8009fe4 <_malloc_r>
 8009f8a:	bf00      	nop
 8009f8c:	2000008c 	.word	0x2000008c

08009f90 <free>:
 8009f90:	4b02      	ldr	r3, [pc, #8]	@ (8009f9c <free+0xc>)
 8009f92:	4601      	mov	r1, r0
 8009f94:	6818      	ldr	r0, [r3, #0]
 8009f96:	f001 bf6b 	b.w	800be70 <_free_r>
 8009f9a:	bf00      	nop
 8009f9c:	2000008c 	.word	0x2000008c

08009fa0 <sbrk_aligned>:
 8009fa0:	b570      	push	{r4, r5, r6, lr}
 8009fa2:	4e0f      	ldr	r6, [pc, #60]	@ (8009fe0 <sbrk_aligned+0x40>)
 8009fa4:	460c      	mov	r4, r1
 8009fa6:	6831      	ldr	r1, [r6, #0]
 8009fa8:	4605      	mov	r5, r0
 8009faa:	b911      	cbnz	r1, 8009fb2 <sbrk_aligned+0x12>
 8009fac:	f001 f8b0 	bl	800b110 <_sbrk_r>
 8009fb0:	6030      	str	r0, [r6, #0]
 8009fb2:	4621      	mov	r1, r4
 8009fb4:	4628      	mov	r0, r5
 8009fb6:	f001 f8ab 	bl	800b110 <_sbrk_r>
 8009fba:	1c43      	adds	r3, r0, #1
 8009fbc:	d103      	bne.n	8009fc6 <sbrk_aligned+0x26>
 8009fbe:	f04f 34ff 	mov.w	r4, #4294967295
 8009fc2:	4620      	mov	r0, r4
 8009fc4:	bd70      	pop	{r4, r5, r6, pc}
 8009fc6:	1cc4      	adds	r4, r0, #3
 8009fc8:	f024 0403 	bic.w	r4, r4, #3
 8009fcc:	42a0      	cmp	r0, r4
 8009fce:	d0f8      	beq.n	8009fc2 <sbrk_aligned+0x22>
 8009fd0:	1a21      	subs	r1, r4, r0
 8009fd2:	4628      	mov	r0, r5
 8009fd4:	f001 f89c 	bl	800b110 <_sbrk_r>
 8009fd8:	3001      	adds	r0, #1
 8009fda:	d1f2      	bne.n	8009fc2 <sbrk_aligned+0x22>
 8009fdc:	e7ef      	b.n	8009fbe <sbrk_aligned+0x1e>
 8009fde:	bf00      	nop
 8009fe0:	2000084c 	.word	0x2000084c

08009fe4 <_malloc_r>:
 8009fe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fe8:	1ccd      	adds	r5, r1, #3
 8009fea:	f025 0503 	bic.w	r5, r5, #3
 8009fee:	3508      	adds	r5, #8
 8009ff0:	2d0c      	cmp	r5, #12
 8009ff2:	bf38      	it	cc
 8009ff4:	250c      	movcc	r5, #12
 8009ff6:	2d00      	cmp	r5, #0
 8009ff8:	4606      	mov	r6, r0
 8009ffa:	db01      	blt.n	800a000 <_malloc_r+0x1c>
 8009ffc:	42a9      	cmp	r1, r5
 8009ffe:	d904      	bls.n	800a00a <_malloc_r+0x26>
 800a000:	230c      	movs	r3, #12
 800a002:	6033      	str	r3, [r6, #0]
 800a004:	2000      	movs	r0, #0
 800a006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a00a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a0e0 <_malloc_r+0xfc>
 800a00e:	f000 f869 	bl	800a0e4 <__malloc_lock>
 800a012:	f8d8 3000 	ldr.w	r3, [r8]
 800a016:	461c      	mov	r4, r3
 800a018:	bb44      	cbnz	r4, 800a06c <_malloc_r+0x88>
 800a01a:	4629      	mov	r1, r5
 800a01c:	4630      	mov	r0, r6
 800a01e:	f7ff ffbf 	bl	8009fa0 <sbrk_aligned>
 800a022:	1c43      	adds	r3, r0, #1
 800a024:	4604      	mov	r4, r0
 800a026:	d158      	bne.n	800a0da <_malloc_r+0xf6>
 800a028:	f8d8 4000 	ldr.w	r4, [r8]
 800a02c:	4627      	mov	r7, r4
 800a02e:	2f00      	cmp	r7, #0
 800a030:	d143      	bne.n	800a0ba <_malloc_r+0xd6>
 800a032:	2c00      	cmp	r4, #0
 800a034:	d04b      	beq.n	800a0ce <_malloc_r+0xea>
 800a036:	6823      	ldr	r3, [r4, #0]
 800a038:	4639      	mov	r1, r7
 800a03a:	4630      	mov	r0, r6
 800a03c:	eb04 0903 	add.w	r9, r4, r3
 800a040:	f001 f866 	bl	800b110 <_sbrk_r>
 800a044:	4581      	cmp	r9, r0
 800a046:	d142      	bne.n	800a0ce <_malloc_r+0xea>
 800a048:	6821      	ldr	r1, [r4, #0]
 800a04a:	1a6d      	subs	r5, r5, r1
 800a04c:	4629      	mov	r1, r5
 800a04e:	4630      	mov	r0, r6
 800a050:	f7ff ffa6 	bl	8009fa0 <sbrk_aligned>
 800a054:	3001      	adds	r0, #1
 800a056:	d03a      	beq.n	800a0ce <_malloc_r+0xea>
 800a058:	6823      	ldr	r3, [r4, #0]
 800a05a:	442b      	add	r3, r5
 800a05c:	6023      	str	r3, [r4, #0]
 800a05e:	f8d8 3000 	ldr.w	r3, [r8]
 800a062:	685a      	ldr	r2, [r3, #4]
 800a064:	bb62      	cbnz	r2, 800a0c0 <_malloc_r+0xdc>
 800a066:	f8c8 7000 	str.w	r7, [r8]
 800a06a:	e00f      	b.n	800a08c <_malloc_r+0xa8>
 800a06c:	6822      	ldr	r2, [r4, #0]
 800a06e:	1b52      	subs	r2, r2, r5
 800a070:	d420      	bmi.n	800a0b4 <_malloc_r+0xd0>
 800a072:	2a0b      	cmp	r2, #11
 800a074:	d917      	bls.n	800a0a6 <_malloc_r+0xc2>
 800a076:	1961      	adds	r1, r4, r5
 800a078:	42a3      	cmp	r3, r4
 800a07a:	6025      	str	r5, [r4, #0]
 800a07c:	bf18      	it	ne
 800a07e:	6059      	strne	r1, [r3, #4]
 800a080:	6863      	ldr	r3, [r4, #4]
 800a082:	bf08      	it	eq
 800a084:	f8c8 1000 	streq.w	r1, [r8]
 800a088:	5162      	str	r2, [r4, r5]
 800a08a:	604b      	str	r3, [r1, #4]
 800a08c:	4630      	mov	r0, r6
 800a08e:	f000 f82f 	bl	800a0f0 <__malloc_unlock>
 800a092:	f104 000b 	add.w	r0, r4, #11
 800a096:	1d23      	adds	r3, r4, #4
 800a098:	f020 0007 	bic.w	r0, r0, #7
 800a09c:	1ac2      	subs	r2, r0, r3
 800a09e:	bf1c      	itt	ne
 800a0a0:	1a1b      	subne	r3, r3, r0
 800a0a2:	50a3      	strne	r3, [r4, r2]
 800a0a4:	e7af      	b.n	800a006 <_malloc_r+0x22>
 800a0a6:	6862      	ldr	r2, [r4, #4]
 800a0a8:	42a3      	cmp	r3, r4
 800a0aa:	bf0c      	ite	eq
 800a0ac:	f8c8 2000 	streq.w	r2, [r8]
 800a0b0:	605a      	strne	r2, [r3, #4]
 800a0b2:	e7eb      	b.n	800a08c <_malloc_r+0xa8>
 800a0b4:	4623      	mov	r3, r4
 800a0b6:	6864      	ldr	r4, [r4, #4]
 800a0b8:	e7ae      	b.n	800a018 <_malloc_r+0x34>
 800a0ba:	463c      	mov	r4, r7
 800a0bc:	687f      	ldr	r7, [r7, #4]
 800a0be:	e7b6      	b.n	800a02e <_malloc_r+0x4a>
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	42a3      	cmp	r3, r4
 800a0c6:	d1fb      	bne.n	800a0c0 <_malloc_r+0xdc>
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	6053      	str	r3, [r2, #4]
 800a0cc:	e7de      	b.n	800a08c <_malloc_r+0xa8>
 800a0ce:	230c      	movs	r3, #12
 800a0d0:	6033      	str	r3, [r6, #0]
 800a0d2:	4630      	mov	r0, r6
 800a0d4:	f000 f80c 	bl	800a0f0 <__malloc_unlock>
 800a0d8:	e794      	b.n	800a004 <_malloc_r+0x20>
 800a0da:	6005      	str	r5, [r0, #0]
 800a0dc:	e7d6      	b.n	800a08c <_malloc_r+0xa8>
 800a0de:	bf00      	nop
 800a0e0:	20000850 	.word	0x20000850

0800a0e4 <__malloc_lock>:
 800a0e4:	4801      	ldr	r0, [pc, #4]	@ (800a0ec <__malloc_lock+0x8>)
 800a0e6:	f001 b860 	b.w	800b1aa <__retarget_lock_acquire_recursive>
 800a0ea:	bf00      	nop
 800a0ec:	20000994 	.word	0x20000994

0800a0f0 <__malloc_unlock>:
 800a0f0:	4801      	ldr	r0, [pc, #4]	@ (800a0f8 <__malloc_unlock+0x8>)
 800a0f2:	f001 b85b 	b.w	800b1ac <__retarget_lock_release_recursive>
 800a0f6:	bf00      	nop
 800a0f8:	20000994 	.word	0x20000994

0800a0fc <__cvt>:
 800a0fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a100:	ec57 6b10 	vmov	r6, r7, d0
 800a104:	2f00      	cmp	r7, #0
 800a106:	460c      	mov	r4, r1
 800a108:	4619      	mov	r1, r3
 800a10a:	463b      	mov	r3, r7
 800a10c:	bfbb      	ittet	lt
 800a10e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a112:	461f      	movlt	r7, r3
 800a114:	2300      	movge	r3, #0
 800a116:	232d      	movlt	r3, #45	@ 0x2d
 800a118:	700b      	strb	r3, [r1, #0]
 800a11a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a11c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a120:	4691      	mov	r9, r2
 800a122:	f023 0820 	bic.w	r8, r3, #32
 800a126:	bfbc      	itt	lt
 800a128:	4632      	movlt	r2, r6
 800a12a:	4616      	movlt	r6, r2
 800a12c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a130:	d005      	beq.n	800a13e <__cvt+0x42>
 800a132:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a136:	d100      	bne.n	800a13a <__cvt+0x3e>
 800a138:	3401      	adds	r4, #1
 800a13a:	2102      	movs	r1, #2
 800a13c:	e000      	b.n	800a140 <__cvt+0x44>
 800a13e:	2103      	movs	r1, #3
 800a140:	ab03      	add	r3, sp, #12
 800a142:	9301      	str	r3, [sp, #4]
 800a144:	ab02      	add	r3, sp, #8
 800a146:	9300      	str	r3, [sp, #0]
 800a148:	ec47 6b10 	vmov	d0, r6, r7
 800a14c:	4653      	mov	r3, sl
 800a14e:	4622      	mov	r2, r4
 800a150:	f001 f8ca 	bl	800b2e8 <_dtoa_r>
 800a154:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a158:	4605      	mov	r5, r0
 800a15a:	d119      	bne.n	800a190 <__cvt+0x94>
 800a15c:	f019 0f01 	tst.w	r9, #1
 800a160:	d00e      	beq.n	800a180 <__cvt+0x84>
 800a162:	eb00 0904 	add.w	r9, r0, r4
 800a166:	2200      	movs	r2, #0
 800a168:	2300      	movs	r3, #0
 800a16a:	4630      	mov	r0, r6
 800a16c:	4639      	mov	r1, r7
 800a16e:	f7f6 fcab 	bl	8000ac8 <__aeabi_dcmpeq>
 800a172:	b108      	cbz	r0, 800a178 <__cvt+0x7c>
 800a174:	f8cd 900c 	str.w	r9, [sp, #12]
 800a178:	2230      	movs	r2, #48	@ 0x30
 800a17a:	9b03      	ldr	r3, [sp, #12]
 800a17c:	454b      	cmp	r3, r9
 800a17e:	d31e      	bcc.n	800a1be <__cvt+0xc2>
 800a180:	9b03      	ldr	r3, [sp, #12]
 800a182:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a184:	1b5b      	subs	r3, r3, r5
 800a186:	4628      	mov	r0, r5
 800a188:	6013      	str	r3, [r2, #0]
 800a18a:	b004      	add	sp, #16
 800a18c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a190:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a194:	eb00 0904 	add.w	r9, r0, r4
 800a198:	d1e5      	bne.n	800a166 <__cvt+0x6a>
 800a19a:	7803      	ldrb	r3, [r0, #0]
 800a19c:	2b30      	cmp	r3, #48	@ 0x30
 800a19e:	d10a      	bne.n	800a1b6 <__cvt+0xba>
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	4630      	mov	r0, r6
 800a1a6:	4639      	mov	r1, r7
 800a1a8:	f7f6 fc8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1ac:	b918      	cbnz	r0, 800a1b6 <__cvt+0xba>
 800a1ae:	f1c4 0401 	rsb	r4, r4, #1
 800a1b2:	f8ca 4000 	str.w	r4, [sl]
 800a1b6:	f8da 3000 	ldr.w	r3, [sl]
 800a1ba:	4499      	add	r9, r3
 800a1bc:	e7d3      	b.n	800a166 <__cvt+0x6a>
 800a1be:	1c59      	adds	r1, r3, #1
 800a1c0:	9103      	str	r1, [sp, #12]
 800a1c2:	701a      	strb	r2, [r3, #0]
 800a1c4:	e7d9      	b.n	800a17a <__cvt+0x7e>

0800a1c6 <__exponent>:
 800a1c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1c8:	2900      	cmp	r1, #0
 800a1ca:	bfba      	itte	lt
 800a1cc:	4249      	neglt	r1, r1
 800a1ce:	232d      	movlt	r3, #45	@ 0x2d
 800a1d0:	232b      	movge	r3, #43	@ 0x2b
 800a1d2:	2909      	cmp	r1, #9
 800a1d4:	7002      	strb	r2, [r0, #0]
 800a1d6:	7043      	strb	r3, [r0, #1]
 800a1d8:	dd29      	ble.n	800a22e <__exponent+0x68>
 800a1da:	f10d 0307 	add.w	r3, sp, #7
 800a1de:	461d      	mov	r5, r3
 800a1e0:	270a      	movs	r7, #10
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	fbb1 f6f7 	udiv	r6, r1, r7
 800a1e8:	fb07 1416 	mls	r4, r7, r6, r1
 800a1ec:	3430      	adds	r4, #48	@ 0x30
 800a1ee:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	2c63      	cmp	r4, #99	@ 0x63
 800a1f6:	f103 33ff 	add.w	r3, r3, #4294967295
 800a1fa:	4631      	mov	r1, r6
 800a1fc:	dcf1      	bgt.n	800a1e2 <__exponent+0x1c>
 800a1fe:	3130      	adds	r1, #48	@ 0x30
 800a200:	1e94      	subs	r4, r2, #2
 800a202:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a206:	1c41      	adds	r1, r0, #1
 800a208:	4623      	mov	r3, r4
 800a20a:	42ab      	cmp	r3, r5
 800a20c:	d30a      	bcc.n	800a224 <__exponent+0x5e>
 800a20e:	f10d 0309 	add.w	r3, sp, #9
 800a212:	1a9b      	subs	r3, r3, r2
 800a214:	42ac      	cmp	r4, r5
 800a216:	bf88      	it	hi
 800a218:	2300      	movhi	r3, #0
 800a21a:	3302      	adds	r3, #2
 800a21c:	4403      	add	r3, r0
 800a21e:	1a18      	subs	r0, r3, r0
 800a220:	b003      	add	sp, #12
 800a222:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a224:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a228:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a22c:	e7ed      	b.n	800a20a <__exponent+0x44>
 800a22e:	2330      	movs	r3, #48	@ 0x30
 800a230:	3130      	adds	r1, #48	@ 0x30
 800a232:	7083      	strb	r3, [r0, #2]
 800a234:	70c1      	strb	r1, [r0, #3]
 800a236:	1d03      	adds	r3, r0, #4
 800a238:	e7f1      	b.n	800a21e <__exponent+0x58>
	...

0800a23c <_printf_float>:
 800a23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a240:	b08d      	sub	sp, #52	@ 0x34
 800a242:	460c      	mov	r4, r1
 800a244:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a248:	4616      	mov	r6, r2
 800a24a:	461f      	mov	r7, r3
 800a24c:	4605      	mov	r5, r0
 800a24e:	f000 ff27 	bl	800b0a0 <_localeconv_r>
 800a252:	6803      	ldr	r3, [r0, #0]
 800a254:	9304      	str	r3, [sp, #16]
 800a256:	4618      	mov	r0, r3
 800a258:	f7f6 f80a 	bl	8000270 <strlen>
 800a25c:	2300      	movs	r3, #0
 800a25e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a260:	f8d8 3000 	ldr.w	r3, [r8]
 800a264:	9005      	str	r0, [sp, #20]
 800a266:	3307      	adds	r3, #7
 800a268:	f023 0307 	bic.w	r3, r3, #7
 800a26c:	f103 0208 	add.w	r2, r3, #8
 800a270:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a274:	f8d4 b000 	ldr.w	fp, [r4]
 800a278:	f8c8 2000 	str.w	r2, [r8]
 800a27c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a280:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a284:	9307      	str	r3, [sp, #28]
 800a286:	f8cd 8018 	str.w	r8, [sp, #24]
 800a28a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a28e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a292:	4b9c      	ldr	r3, [pc, #624]	@ (800a504 <_printf_float+0x2c8>)
 800a294:	f04f 32ff 	mov.w	r2, #4294967295
 800a298:	f7f6 fc48 	bl	8000b2c <__aeabi_dcmpun>
 800a29c:	bb70      	cbnz	r0, 800a2fc <_printf_float+0xc0>
 800a29e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a2a2:	4b98      	ldr	r3, [pc, #608]	@ (800a504 <_printf_float+0x2c8>)
 800a2a4:	f04f 32ff 	mov.w	r2, #4294967295
 800a2a8:	f7f6 fc22 	bl	8000af0 <__aeabi_dcmple>
 800a2ac:	bb30      	cbnz	r0, 800a2fc <_printf_float+0xc0>
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	4640      	mov	r0, r8
 800a2b4:	4649      	mov	r1, r9
 800a2b6:	f7f6 fc11 	bl	8000adc <__aeabi_dcmplt>
 800a2ba:	b110      	cbz	r0, 800a2c2 <_printf_float+0x86>
 800a2bc:	232d      	movs	r3, #45	@ 0x2d
 800a2be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2c2:	4a91      	ldr	r2, [pc, #580]	@ (800a508 <_printf_float+0x2cc>)
 800a2c4:	4b91      	ldr	r3, [pc, #580]	@ (800a50c <_printf_float+0x2d0>)
 800a2c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a2ca:	bf94      	ite	ls
 800a2cc:	4690      	movls	r8, r2
 800a2ce:	4698      	movhi	r8, r3
 800a2d0:	2303      	movs	r3, #3
 800a2d2:	6123      	str	r3, [r4, #16]
 800a2d4:	f02b 0304 	bic.w	r3, fp, #4
 800a2d8:	6023      	str	r3, [r4, #0]
 800a2da:	f04f 0900 	mov.w	r9, #0
 800a2de:	9700      	str	r7, [sp, #0]
 800a2e0:	4633      	mov	r3, r6
 800a2e2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a2e4:	4621      	mov	r1, r4
 800a2e6:	4628      	mov	r0, r5
 800a2e8:	f000 f9d2 	bl	800a690 <_printf_common>
 800a2ec:	3001      	adds	r0, #1
 800a2ee:	f040 808d 	bne.w	800a40c <_printf_float+0x1d0>
 800a2f2:	f04f 30ff 	mov.w	r0, #4294967295
 800a2f6:	b00d      	add	sp, #52	@ 0x34
 800a2f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2fc:	4642      	mov	r2, r8
 800a2fe:	464b      	mov	r3, r9
 800a300:	4640      	mov	r0, r8
 800a302:	4649      	mov	r1, r9
 800a304:	f7f6 fc12 	bl	8000b2c <__aeabi_dcmpun>
 800a308:	b140      	cbz	r0, 800a31c <_printf_float+0xe0>
 800a30a:	464b      	mov	r3, r9
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	bfbc      	itt	lt
 800a310:	232d      	movlt	r3, #45	@ 0x2d
 800a312:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a316:	4a7e      	ldr	r2, [pc, #504]	@ (800a510 <_printf_float+0x2d4>)
 800a318:	4b7e      	ldr	r3, [pc, #504]	@ (800a514 <_printf_float+0x2d8>)
 800a31a:	e7d4      	b.n	800a2c6 <_printf_float+0x8a>
 800a31c:	6863      	ldr	r3, [r4, #4]
 800a31e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a322:	9206      	str	r2, [sp, #24]
 800a324:	1c5a      	adds	r2, r3, #1
 800a326:	d13b      	bne.n	800a3a0 <_printf_float+0x164>
 800a328:	2306      	movs	r3, #6
 800a32a:	6063      	str	r3, [r4, #4]
 800a32c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a330:	2300      	movs	r3, #0
 800a332:	6022      	str	r2, [r4, #0]
 800a334:	9303      	str	r3, [sp, #12]
 800a336:	ab0a      	add	r3, sp, #40	@ 0x28
 800a338:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a33c:	ab09      	add	r3, sp, #36	@ 0x24
 800a33e:	9300      	str	r3, [sp, #0]
 800a340:	6861      	ldr	r1, [r4, #4]
 800a342:	ec49 8b10 	vmov	d0, r8, r9
 800a346:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a34a:	4628      	mov	r0, r5
 800a34c:	f7ff fed6 	bl	800a0fc <__cvt>
 800a350:	9b06      	ldr	r3, [sp, #24]
 800a352:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a354:	2b47      	cmp	r3, #71	@ 0x47
 800a356:	4680      	mov	r8, r0
 800a358:	d129      	bne.n	800a3ae <_printf_float+0x172>
 800a35a:	1cc8      	adds	r0, r1, #3
 800a35c:	db02      	blt.n	800a364 <_printf_float+0x128>
 800a35e:	6863      	ldr	r3, [r4, #4]
 800a360:	4299      	cmp	r1, r3
 800a362:	dd41      	ble.n	800a3e8 <_printf_float+0x1ac>
 800a364:	f1aa 0a02 	sub.w	sl, sl, #2
 800a368:	fa5f fa8a 	uxtb.w	sl, sl
 800a36c:	3901      	subs	r1, #1
 800a36e:	4652      	mov	r2, sl
 800a370:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a374:	9109      	str	r1, [sp, #36]	@ 0x24
 800a376:	f7ff ff26 	bl	800a1c6 <__exponent>
 800a37a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a37c:	1813      	adds	r3, r2, r0
 800a37e:	2a01      	cmp	r2, #1
 800a380:	4681      	mov	r9, r0
 800a382:	6123      	str	r3, [r4, #16]
 800a384:	dc02      	bgt.n	800a38c <_printf_float+0x150>
 800a386:	6822      	ldr	r2, [r4, #0]
 800a388:	07d2      	lsls	r2, r2, #31
 800a38a:	d501      	bpl.n	800a390 <_printf_float+0x154>
 800a38c:	3301      	adds	r3, #1
 800a38e:	6123      	str	r3, [r4, #16]
 800a390:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a394:	2b00      	cmp	r3, #0
 800a396:	d0a2      	beq.n	800a2de <_printf_float+0xa2>
 800a398:	232d      	movs	r3, #45	@ 0x2d
 800a39a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a39e:	e79e      	b.n	800a2de <_printf_float+0xa2>
 800a3a0:	9a06      	ldr	r2, [sp, #24]
 800a3a2:	2a47      	cmp	r2, #71	@ 0x47
 800a3a4:	d1c2      	bne.n	800a32c <_printf_float+0xf0>
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d1c0      	bne.n	800a32c <_printf_float+0xf0>
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	e7bd      	b.n	800a32a <_printf_float+0xee>
 800a3ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a3b2:	d9db      	bls.n	800a36c <_printf_float+0x130>
 800a3b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a3b8:	d118      	bne.n	800a3ec <_printf_float+0x1b0>
 800a3ba:	2900      	cmp	r1, #0
 800a3bc:	6863      	ldr	r3, [r4, #4]
 800a3be:	dd0b      	ble.n	800a3d8 <_printf_float+0x19c>
 800a3c0:	6121      	str	r1, [r4, #16]
 800a3c2:	b913      	cbnz	r3, 800a3ca <_printf_float+0x18e>
 800a3c4:	6822      	ldr	r2, [r4, #0]
 800a3c6:	07d0      	lsls	r0, r2, #31
 800a3c8:	d502      	bpl.n	800a3d0 <_printf_float+0x194>
 800a3ca:	3301      	adds	r3, #1
 800a3cc:	440b      	add	r3, r1
 800a3ce:	6123      	str	r3, [r4, #16]
 800a3d0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a3d2:	f04f 0900 	mov.w	r9, #0
 800a3d6:	e7db      	b.n	800a390 <_printf_float+0x154>
 800a3d8:	b913      	cbnz	r3, 800a3e0 <_printf_float+0x1a4>
 800a3da:	6822      	ldr	r2, [r4, #0]
 800a3dc:	07d2      	lsls	r2, r2, #31
 800a3de:	d501      	bpl.n	800a3e4 <_printf_float+0x1a8>
 800a3e0:	3302      	adds	r3, #2
 800a3e2:	e7f4      	b.n	800a3ce <_printf_float+0x192>
 800a3e4:	2301      	movs	r3, #1
 800a3e6:	e7f2      	b.n	800a3ce <_printf_float+0x192>
 800a3e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a3ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3ee:	4299      	cmp	r1, r3
 800a3f0:	db05      	blt.n	800a3fe <_printf_float+0x1c2>
 800a3f2:	6823      	ldr	r3, [r4, #0]
 800a3f4:	6121      	str	r1, [r4, #16]
 800a3f6:	07d8      	lsls	r0, r3, #31
 800a3f8:	d5ea      	bpl.n	800a3d0 <_printf_float+0x194>
 800a3fa:	1c4b      	adds	r3, r1, #1
 800a3fc:	e7e7      	b.n	800a3ce <_printf_float+0x192>
 800a3fe:	2900      	cmp	r1, #0
 800a400:	bfd4      	ite	le
 800a402:	f1c1 0202 	rsble	r2, r1, #2
 800a406:	2201      	movgt	r2, #1
 800a408:	4413      	add	r3, r2
 800a40a:	e7e0      	b.n	800a3ce <_printf_float+0x192>
 800a40c:	6823      	ldr	r3, [r4, #0]
 800a40e:	055a      	lsls	r2, r3, #21
 800a410:	d407      	bmi.n	800a422 <_printf_float+0x1e6>
 800a412:	6923      	ldr	r3, [r4, #16]
 800a414:	4642      	mov	r2, r8
 800a416:	4631      	mov	r1, r6
 800a418:	4628      	mov	r0, r5
 800a41a:	47b8      	blx	r7
 800a41c:	3001      	adds	r0, #1
 800a41e:	d12b      	bne.n	800a478 <_printf_float+0x23c>
 800a420:	e767      	b.n	800a2f2 <_printf_float+0xb6>
 800a422:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a426:	f240 80dd 	bls.w	800a5e4 <_printf_float+0x3a8>
 800a42a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a42e:	2200      	movs	r2, #0
 800a430:	2300      	movs	r3, #0
 800a432:	f7f6 fb49 	bl	8000ac8 <__aeabi_dcmpeq>
 800a436:	2800      	cmp	r0, #0
 800a438:	d033      	beq.n	800a4a2 <_printf_float+0x266>
 800a43a:	4a37      	ldr	r2, [pc, #220]	@ (800a518 <_printf_float+0x2dc>)
 800a43c:	2301      	movs	r3, #1
 800a43e:	4631      	mov	r1, r6
 800a440:	4628      	mov	r0, r5
 800a442:	47b8      	blx	r7
 800a444:	3001      	adds	r0, #1
 800a446:	f43f af54 	beq.w	800a2f2 <_printf_float+0xb6>
 800a44a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a44e:	4543      	cmp	r3, r8
 800a450:	db02      	blt.n	800a458 <_printf_float+0x21c>
 800a452:	6823      	ldr	r3, [r4, #0]
 800a454:	07d8      	lsls	r0, r3, #31
 800a456:	d50f      	bpl.n	800a478 <_printf_float+0x23c>
 800a458:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a45c:	4631      	mov	r1, r6
 800a45e:	4628      	mov	r0, r5
 800a460:	47b8      	blx	r7
 800a462:	3001      	adds	r0, #1
 800a464:	f43f af45 	beq.w	800a2f2 <_printf_float+0xb6>
 800a468:	f04f 0900 	mov.w	r9, #0
 800a46c:	f108 38ff 	add.w	r8, r8, #4294967295
 800a470:	f104 0a1a 	add.w	sl, r4, #26
 800a474:	45c8      	cmp	r8, r9
 800a476:	dc09      	bgt.n	800a48c <_printf_float+0x250>
 800a478:	6823      	ldr	r3, [r4, #0]
 800a47a:	079b      	lsls	r3, r3, #30
 800a47c:	f100 8103 	bmi.w	800a686 <_printf_float+0x44a>
 800a480:	68e0      	ldr	r0, [r4, #12]
 800a482:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a484:	4298      	cmp	r0, r3
 800a486:	bfb8      	it	lt
 800a488:	4618      	movlt	r0, r3
 800a48a:	e734      	b.n	800a2f6 <_printf_float+0xba>
 800a48c:	2301      	movs	r3, #1
 800a48e:	4652      	mov	r2, sl
 800a490:	4631      	mov	r1, r6
 800a492:	4628      	mov	r0, r5
 800a494:	47b8      	blx	r7
 800a496:	3001      	adds	r0, #1
 800a498:	f43f af2b 	beq.w	800a2f2 <_printf_float+0xb6>
 800a49c:	f109 0901 	add.w	r9, r9, #1
 800a4a0:	e7e8      	b.n	800a474 <_printf_float+0x238>
 800a4a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	dc39      	bgt.n	800a51c <_printf_float+0x2e0>
 800a4a8:	4a1b      	ldr	r2, [pc, #108]	@ (800a518 <_printf_float+0x2dc>)
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	4631      	mov	r1, r6
 800a4ae:	4628      	mov	r0, r5
 800a4b0:	47b8      	blx	r7
 800a4b2:	3001      	adds	r0, #1
 800a4b4:	f43f af1d 	beq.w	800a2f2 <_printf_float+0xb6>
 800a4b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a4bc:	ea59 0303 	orrs.w	r3, r9, r3
 800a4c0:	d102      	bne.n	800a4c8 <_printf_float+0x28c>
 800a4c2:	6823      	ldr	r3, [r4, #0]
 800a4c4:	07d9      	lsls	r1, r3, #31
 800a4c6:	d5d7      	bpl.n	800a478 <_printf_float+0x23c>
 800a4c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4cc:	4631      	mov	r1, r6
 800a4ce:	4628      	mov	r0, r5
 800a4d0:	47b8      	blx	r7
 800a4d2:	3001      	adds	r0, #1
 800a4d4:	f43f af0d 	beq.w	800a2f2 <_printf_float+0xb6>
 800a4d8:	f04f 0a00 	mov.w	sl, #0
 800a4dc:	f104 0b1a 	add.w	fp, r4, #26
 800a4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4e2:	425b      	negs	r3, r3
 800a4e4:	4553      	cmp	r3, sl
 800a4e6:	dc01      	bgt.n	800a4ec <_printf_float+0x2b0>
 800a4e8:	464b      	mov	r3, r9
 800a4ea:	e793      	b.n	800a414 <_printf_float+0x1d8>
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	465a      	mov	r2, fp
 800a4f0:	4631      	mov	r1, r6
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	47b8      	blx	r7
 800a4f6:	3001      	adds	r0, #1
 800a4f8:	f43f aefb 	beq.w	800a2f2 <_printf_float+0xb6>
 800a4fc:	f10a 0a01 	add.w	sl, sl, #1
 800a500:	e7ee      	b.n	800a4e0 <_printf_float+0x2a4>
 800a502:	bf00      	nop
 800a504:	7fefffff 	.word	0x7fefffff
 800a508:	0800ec0c 	.word	0x0800ec0c
 800a50c:	0800ec10 	.word	0x0800ec10
 800a510:	0800ec14 	.word	0x0800ec14
 800a514:	0800ec18 	.word	0x0800ec18
 800a518:	0800ec1c 	.word	0x0800ec1c
 800a51c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a51e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a522:	4553      	cmp	r3, sl
 800a524:	bfa8      	it	ge
 800a526:	4653      	movge	r3, sl
 800a528:	2b00      	cmp	r3, #0
 800a52a:	4699      	mov	r9, r3
 800a52c:	dc36      	bgt.n	800a59c <_printf_float+0x360>
 800a52e:	f04f 0b00 	mov.w	fp, #0
 800a532:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a536:	f104 021a 	add.w	r2, r4, #26
 800a53a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a53c:	9306      	str	r3, [sp, #24]
 800a53e:	eba3 0309 	sub.w	r3, r3, r9
 800a542:	455b      	cmp	r3, fp
 800a544:	dc31      	bgt.n	800a5aa <_printf_float+0x36e>
 800a546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a548:	459a      	cmp	sl, r3
 800a54a:	dc3a      	bgt.n	800a5c2 <_printf_float+0x386>
 800a54c:	6823      	ldr	r3, [r4, #0]
 800a54e:	07da      	lsls	r2, r3, #31
 800a550:	d437      	bmi.n	800a5c2 <_printf_float+0x386>
 800a552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a554:	ebaa 0903 	sub.w	r9, sl, r3
 800a558:	9b06      	ldr	r3, [sp, #24]
 800a55a:	ebaa 0303 	sub.w	r3, sl, r3
 800a55e:	4599      	cmp	r9, r3
 800a560:	bfa8      	it	ge
 800a562:	4699      	movge	r9, r3
 800a564:	f1b9 0f00 	cmp.w	r9, #0
 800a568:	dc33      	bgt.n	800a5d2 <_printf_float+0x396>
 800a56a:	f04f 0800 	mov.w	r8, #0
 800a56e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a572:	f104 0b1a 	add.w	fp, r4, #26
 800a576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a578:	ebaa 0303 	sub.w	r3, sl, r3
 800a57c:	eba3 0309 	sub.w	r3, r3, r9
 800a580:	4543      	cmp	r3, r8
 800a582:	f77f af79 	ble.w	800a478 <_printf_float+0x23c>
 800a586:	2301      	movs	r3, #1
 800a588:	465a      	mov	r2, fp
 800a58a:	4631      	mov	r1, r6
 800a58c:	4628      	mov	r0, r5
 800a58e:	47b8      	blx	r7
 800a590:	3001      	adds	r0, #1
 800a592:	f43f aeae 	beq.w	800a2f2 <_printf_float+0xb6>
 800a596:	f108 0801 	add.w	r8, r8, #1
 800a59a:	e7ec      	b.n	800a576 <_printf_float+0x33a>
 800a59c:	4642      	mov	r2, r8
 800a59e:	4631      	mov	r1, r6
 800a5a0:	4628      	mov	r0, r5
 800a5a2:	47b8      	blx	r7
 800a5a4:	3001      	adds	r0, #1
 800a5a6:	d1c2      	bne.n	800a52e <_printf_float+0x2f2>
 800a5a8:	e6a3      	b.n	800a2f2 <_printf_float+0xb6>
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	4631      	mov	r1, r6
 800a5ae:	4628      	mov	r0, r5
 800a5b0:	9206      	str	r2, [sp, #24]
 800a5b2:	47b8      	blx	r7
 800a5b4:	3001      	adds	r0, #1
 800a5b6:	f43f ae9c 	beq.w	800a2f2 <_printf_float+0xb6>
 800a5ba:	9a06      	ldr	r2, [sp, #24]
 800a5bc:	f10b 0b01 	add.w	fp, fp, #1
 800a5c0:	e7bb      	b.n	800a53a <_printf_float+0x2fe>
 800a5c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5c6:	4631      	mov	r1, r6
 800a5c8:	4628      	mov	r0, r5
 800a5ca:	47b8      	blx	r7
 800a5cc:	3001      	adds	r0, #1
 800a5ce:	d1c0      	bne.n	800a552 <_printf_float+0x316>
 800a5d0:	e68f      	b.n	800a2f2 <_printf_float+0xb6>
 800a5d2:	9a06      	ldr	r2, [sp, #24]
 800a5d4:	464b      	mov	r3, r9
 800a5d6:	4442      	add	r2, r8
 800a5d8:	4631      	mov	r1, r6
 800a5da:	4628      	mov	r0, r5
 800a5dc:	47b8      	blx	r7
 800a5de:	3001      	adds	r0, #1
 800a5e0:	d1c3      	bne.n	800a56a <_printf_float+0x32e>
 800a5e2:	e686      	b.n	800a2f2 <_printf_float+0xb6>
 800a5e4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a5e8:	f1ba 0f01 	cmp.w	sl, #1
 800a5ec:	dc01      	bgt.n	800a5f2 <_printf_float+0x3b6>
 800a5ee:	07db      	lsls	r3, r3, #31
 800a5f0:	d536      	bpl.n	800a660 <_printf_float+0x424>
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	4642      	mov	r2, r8
 800a5f6:	4631      	mov	r1, r6
 800a5f8:	4628      	mov	r0, r5
 800a5fa:	47b8      	blx	r7
 800a5fc:	3001      	adds	r0, #1
 800a5fe:	f43f ae78 	beq.w	800a2f2 <_printf_float+0xb6>
 800a602:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a606:	4631      	mov	r1, r6
 800a608:	4628      	mov	r0, r5
 800a60a:	47b8      	blx	r7
 800a60c:	3001      	adds	r0, #1
 800a60e:	f43f ae70 	beq.w	800a2f2 <_printf_float+0xb6>
 800a612:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a616:	2200      	movs	r2, #0
 800a618:	2300      	movs	r3, #0
 800a61a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a61e:	f7f6 fa53 	bl	8000ac8 <__aeabi_dcmpeq>
 800a622:	b9c0      	cbnz	r0, 800a656 <_printf_float+0x41a>
 800a624:	4653      	mov	r3, sl
 800a626:	f108 0201 	add.w	r2, r8, #1
 800a62a:	4631      	mov	r1, r6
 800a62c:	4628      	mov	r0, r5
 800a62e:	47b8      	blx	r7
 800a630:	3001      	adds	r0, #1
 800a632:	d10c      	bne.n	800a64e <_printf_float+0x412>
 800a634:	e65d      	b.n	800a2f2 <_printf_float+0xb6>
 800a636:	2301      	movs	r3, #1
 800a638:	465a      	mov	r2, fp
 800a63a:	4631      	mov	r1, r6
 800a63c:	4628      	mov	r0, r5
 800a63e:	47b8      	blx	r7
 800a640:	3001      	adds	r0, #1
 800a642:	f43f ae56 	beq.w	800a2f2 <_printf_float+0xb6>
 800a646:	f108 0801 	add.w	r8, r8, #1
 800a64a:	45d0      	cmp	r8, sl
 800a64c:	dbf3      	blt.n	800a636 <_printf_float+0x3fa>
 800a64e:	464b      	mov	r3, r9
 800a650:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a654:	e6df      	b.n	800a416 <_printf_float+0x1da>
 800a656:	f04f 0800 	mov.w	r8, #0
 800a65a:	f104 0b1a 	add.w	fp, r4, #26
 800a65e:	e7f4      	b.n	800a64a <_printf_float+0x40e>
 800a660:	2301      	movs	r3, #1
 800a662:	4642      	mov	r2, r8
 800a664:	e7e1      	b.n	800a62a <_printf_float+0x3ee>
 800a666:	2301      	movs	r3, #1
 800a668:	464a      	mov	r2, r9
 800a66a:	4631      	mov	r1, r6
 800a66c:	4628      	mov	r0, r5
 800a66e:	47b8      	blx	r7
 800a670:	3001      	adds	r0, #1
 800a672:	f43f ae3e 	beq.w	800a2f2 <_printf_float+0xb6>
 800a676:	f108 0801 	add.w	r8, r8, #1
 800a67a:	68e3      	ldr	r3, [r4, #12]
 800a67c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a67e:	1a5b      	subs	r3, r3, r1
 800a680:	4543      	cmp	r3, r8
 800a682:	dcf0      	bgt.n	800a666 <_printf_float+0x42a>
 800a684:	e6fc      	b.n	800a480 <_printf_float+0x244>
 800a686:	f04f 0800 	mov.w	r8, #0
 800a68a:	f104 0919 	add.w	r9, r4, #25
 800a68e:	e7f4      	b.n	800a67a <_printf_float+0x43e>

0800a690 <_printf_common>:
 800a690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a694:	4616      	mov	r6, r2
 800a696:	4698      	mov	r8, r3
 800a698:	688a      	ldr	r2, [r1, #8]
 800a69a:	690b      	ldr	r3, [r1, #16]
 800a69c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a6a0:	4293      	cmp	r3, r2
 800a6a2:	bfb8      	it	lt
 800a6a4:	4613      	movlt	r3, r2
 800a6a6:	6033      	str	r3, [r6, #0]
 800a6a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a6ac:	4607      	mov	r7, r0
 800a6ae:	460c      	mov	r4, r1
 800a6b0:	b10a      	cbz	r2, 800a6b6 <_printf_common+0x26>
 800a6b2:	3301      	adds	r3, #1
 800a6b4:	6033      	str	r3, [r6, #0]
 800a6b6:	6823      	ldr	r3, [r4, #0]
 800a6b8:	0699      	lsls	r1, r3, #26
 800a6ba:	bf42      	ittt	mi
 800a6bc:	6833      	ldrmi	r3, [r6, #0]
 800a6be:	3302      	addmi	r3, #2
 800a6c0:	6033      	strmi	r3, [r6, #0]
 800a6c2:	6825      	ldr	r5, [r4, #0]
 800a6c4:	f015 0506 	ands.w	r5, r5, #6
 800a6c8:	d106      	bne.n	800a6d8 <_printf_common+0x48>
 800a6ca:	f104 0a19 	add.w	sl, r4, #25
 800a6ce:	68e3      	ldr	r3, [r4, #12]
 800a6d0:	6832      	ldr	r2, [r6, #0]
 800a6d2:	1a9b      	subs	r3, r3, r2
 800a6d4:	42ab      	cmp	r3, r5
 800a6d6:	dc26      	bgt.n	800a726 <_printf_common+0x96>
 800a6d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a6dc:	6822      	ldr	r2, [r4, #0]
 800a6de:	3b00      	subs	r3, #0
 800a6e0:	bf18      	it	ne
 800a6e2:	2301      	movne	r3, #1
 800a6e4:	0692      	lsls	r2, r2, #26
 800a6e6:	d42b      	bmi.n	800a740 <_printf_common+0xb0>
 800a6e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a6ec:	4641      	mov	r1, r8
 800a6ee:	4638      	mov	r0, r7
 800a6f0:	47c8      	blx	r9
 800a6f2:	3001      	adds	r0, #1
 800a6f4:	d01e      	beq.n	800a734 <_printf_common+0xa4>
 800a6f6:	6823      	ldr	r3, [r4, #0]
 800a6f8:	6922      	ldr	r2, [r4, #16]
 800a6fa:	f003 0306 	and.w	r3, r3, #6
 800a6fe:	2b04      	cmp	r3, #4
 800a700:	bf02      	ittt	eq
 800a702:	68e5      	ldreq	r5, [r4, #12]
 800a704:	6833      	ldreq	r3, [r6, #0]
 800a706:	1aed      	subeq	r5, r5, r3
 800a708:	68a3      	ldr	r3, [r4, #8]
 800a70a:	bf0c      	ite	eq
 800a70c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a710:	2500      	movne	r5, #0
 800a712:	4293      	cmp	r3, r2
 800a714:	bfc4      	itt	gt
 800a716:	1a9b      	subgt	r3, r3, r2
 800a718:	18ed      	addgt	r5, r5, r3
 800a71a:	2600      	movs	r6, #0
 800a71c:	341a      	adds	r4, #26
 800a71e:	42b5      	cmp	r5, r6
 800a720:	d11a      	bne.n	800a758 <_printf_common+0xc8>
 800a722:	2000      	movs	r0, #0
 800a724:	e008      	b.n	800a738 <_printf_common+0xa8>
 800a726:	2301      	movs	r3, #1
 800a728:	4652      	mov	r2, sl
 800a72a:	4641      	mov	r1, r8
 800a72c:	4638      	mov	r0, r7
 800a72e:	47c8      	blx	r9
 800a730:	3001      	adds	r0, #1
 800a732:	d103      	bne.n	800a73c <_printf_common+0xac>
 800a734:	f04f 30ff 	mov.w	r0, #4294967295
 800a738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a73c:	3501      	adds	r5, #1
 800a73e:	e7c6      	b.n	800a6ce <_printf_common+0x3e>
 800a740:	18e1      	adds	r1, r4, r3
 800a742:	1c5a      	adds	r2, r3, #1
 800a744:	2030      	movs	r0, #48	@ 0x30
 800a746:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a74a:	4422      	add	r2, r4
 800a74c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a750:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a754:	3302      	adds	r3, #2
 800a756:	e7c7      	b.n	800a6e8 <_printf_common+0x58>
 800a758:	2301      	movs	r3, #1
 800a75a:	4622      	mov	r2, r4
 800a75c:	4641      	mov	r1, r8
 800a75e:	4638      	mov	r0, r7
 800a760:	47c8      	blx	r9
 800a762:	3001      	adds	r0, #1
 800a764:	d0e6      	beq.n	800a734 <_printf_common+0xa4>
 800a766:	3601      	adds	r6, #1
 800a768:	e7d9      	b.n	800a71e <_printf_common+0x8e>
	...

0800a76c <_printf_i>:
 800a76c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a770:	7e0f      	ldrb	r7, [r1, #24]
 800a772:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a774:	2f78      	cmp	r7, #120	@ 0x78
 800a776:	4691      	mov	r9, r2
 800a778:	4680      	mov	r8, r0
 800a77a:	460c      	mov	r4, r1
 800a77c:	469a      	mov	sl, r3
 800a77e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a782:	d807      	bhi.n	800a794 <_printf_i+0x28>
 800a784:	2f62      	cmp	r7, #98	@ 0x62
 800a786:	d80a      	bhi.n	800a79e <_printf_i+0x32>
 800a788:	2f00      	cmp	r7, #0
 800a78a:	f000 80d2 	beq.w	800a932 <_printf_i+0x1c6>
 800a78e:	2f58      	cmp	r7, #88	@ 0x58
 800a790:	f000 80b9 	beq.w	800a906 <_printf_i+0x19a>
 800a794:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a798:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a79c:	e03a      	b.n	800a814 <_printf_i+0xa8>
 800a79e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a7a2:	2b15      	cmp	r3, #21
 800a7a4:	d8f6      	bhi.n	800a794 <_printf_i+0x28>
 800a7a6:	a101      	add	r1, pc, #4	@ (adr r1, 800a7ac <_printf_i+0x40>)
 800a7a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a7ac:	0800a805 	.word	0x0800a805
 800a7b0:	0800a819 	.word	0x0800a819
 800a7b4:	0800a795 	.word	0x0800a795
 800a7b8:	0800a795 	.word	0x0800a795
 800a7bc:	0800a795 	.word	0x0800a795
 800a7c0:	0800a795 	.word	0x0800a795
 800a7c4:	0800a819 	.word	0x0800a819
 800a7c8:	0800a795 	.word	0x0800a795
 800a7cc:	0800a795 	.word	0x0800a795
 800a7d0:	0800a795 	.word	0x0800a795
 800a7d4:	0800a795 	.word	0x0800a795
 800a7d8:	0800a919 	.word	0x0800a919
 800a7dc:	0800a843 	.word	0x0800a843
 800a7e0:	0800a8d3 	.word	0x0800a8d3
 800a7e4:	0800a795 	.word	0x0800a795
 800a7e8:	0800a795 	.word	0x0800a795
 800a7ec:	0800a93b 	.word	0x0800a93b
 800a7f0:	0800a795 	.word	0x0800a795
 800a7f4:	0800a843 	.word	0x0800a843
 800a7f8:	0800a795 	.word	0x0800a795
 800a7fc:	0800a795 	.word	0x0800a795
 800a800:	0800a8db 	.word	0x0800a8db
 800a804:	6833      	ldr	r3, [r6, #0]
 800a806:	1d1a      	adds	r2, r3, #4
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	6032      	str	r2, [r6, #0]
 800a80c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a810:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a814:	2301      	movs	r3, #1
 800a816:	e09d      	b.n	800a954 <_printf_i+0x1e8>
 800a818:	6833      	ldr	r3, [r6, #0]
 800a81a:	6820      	ldr	r0, [r4, #0]
 800a81c:	1d19      	adds	r1, r3, #4
 800a81e:	6031      	str	r1, [r6, #0]
 800a820:	0606      	lsls	r6, r0, #24
 800a822:	d501      	bpl.n	800a828 <_printf_i+0xbc>
 800a824:	681d      	ldr	r5, [r3, #0]
 800a826:	e003      	b.n	800a830 <_printf_i+0xc4>
 800a828:	0645      	lsls	r5, r0, #25
 800a82a:	d5fb      	bpl.n	800a824 <_printf_i+0xb8>
 800a82c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a830:	2d00      	cmp	r5, #0
 800a832:	da03      	bge.n	800a83c <_printf_i+0xd0>
 800a834:	232d      	movs	r3, #45	@ 0x2d
 800a836:	426d      	negs	r5, r5
 800a838:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a83c:	4859      	ldr	r0, [pc, #356]	@ (800a9a4 <_printf_i+0x238>)
 800a83e:	230a      	movs	r3, #10
 800a840:	e011      	b.n	800a866 <_printf_i+0xfa>
 800a842:	6821      	ldr	r1, [r4, #0]
 800a844:	6833      	ldr	r3, [r6, #0]
 800a846:	0608      	lsls	r0, r1, #24
 800a848:	f853 5b04 	ldr.w	r5, [r3], #4
 800a84c:	d402      	bmi.n	800a854 <_printf_i+0xe8>
 800a84e:	0649      	lsls	r1, r1, #25
 800a850:	bf48      	it	mi
 800a852:	b2ad      	uxthmi	r5, r5
 800a854:	2f6f      	cmp	r7, #111	@ 0x6f
 800a856:	4853      	ldr	r0, [pc, #332]	@ (800a9a4 <_printf_i+0x238>)
 800a858:	6033      	str	r3, [r6, #0]
 800a85a:	bf14      	ite	ne
 800a85c:	230a      	movne	r3, #10
 800a85e:	2308      	moveq	r3, #8
 800a860:	2100      	movs	r1, #0
 800a862:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a866:	6866      	ldr	r6, [r4, #4]
 800a868:	60a6      	str	r6, [r4, #8]
 800a86a:	2e00      	cmp	r6, #0
 800a86c:	bfa2      	ittt	ge
 800a86e:	6821      	ldrge	r1, [r4, #0]
 800a870:	f021 0104 	bicge.w	r1, r1, #4
 800a874:	6021      	strge	r1, [r4, #0]
 800a876:	b90d      	cbnz	r5, 800a87c <_printf_i+0x110>
 800a878:	2e00      	cmp	r6, #0
 800a87a:	d04b      	beq.n	800a914 <_printf_i+0x1a8>
 800a87c:	4616      	mov	r6, r2
 800a87e:	fbb5 f1f3 	udiv	r1, r5, r3
 800a882:	fb03 5711 	mls	r7, r3, r1, r5
 800a886:	5dc7      	ldrb	r7, [r0, r7]
 800a888:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a88c:	462f      	mov	r7, r5
 800a88e:	42bb      	cmp	r3, r7
 800a890:	460d      	mov	r5, r1
 800a892:	d9f4      	bls.n	800a87e <_printf_i+0x112>
 800a894:	2b08      	cmp	r3, #8
 800a896:	d10b      	bne.n	800a8b0 <_printf_i+0x144>
 800a898:	6823      	ldr	r3, [r4, #0]
 800a89a:	07df      	lsls	r7, r3, #31
 800a89c:	d508      	bpl.n	800a8b0 <_printf_i+0x144>
 800a89e:	6923      	ldr	r3, [r4, #16]
 800a8a0:	6861      	ldr	r1, [r4, #4]
 800a8a2:	4299      	cmp	r1, r3
 800a8a4:	bfde      	ittt	le
 800a8a6:	2330      	movle	r3, #48	@ 0x30
 800a8a8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a8ac:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a8b0:	1b92      	subs	r2, r2, r6
 800a8b2:	6122      	str	r2, [r4, #16]
 800a8b4:	f8cd a000 	str.w	sl, [sp]
 800a8b8:	464b      	mov	r3, r9
 800a8ba:	aa03      	add	r2, sp, #12
 800a8bc:	4621      	mov	r1, r4
 800a8be:	4640      	mov	r0, r8
 800a8c0:	f7ff fee6 	bl	800a690 <_printf_common>
 800a8c4:	3001      	adds	r0, #1
 800a8c6:	d14a      	bne.n	800a95e <_printf_i+0x1f2>
 800a8c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8cc:	b004      	add	sp, #16
 800a8ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8d2:	6823      	ldr	r3, [r4, #0]
 800a8d4:	f043 0320 	orr.w	r3, r3, #32
 800a8d8:	6023      	str	r3, [r4, #0]
 800a8da:	4833      	ldr	r0, [pc, #204]	@ (800a9a8 <_printf_i+0x23c>)
 800a8dc:	2778      	movs	r7, #120	@ 0x78
 800a8de:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a8e2:	6823      	ldr	r3, [r4, #0]
 800a8e4:	6831      	ldr	r1, [r6, #0]
 800a8e6:	061f      	lsls	r7, r3, #24
 800a8e8:	f851 5b04 	ldr.w	r5, [r1], #4
 800a8ec:	d402      	bmi.n	800a8f4 <_printf_i+0x188>
 800a8ee:	065f      	lsls	r7, r3, #25
 800a8f0:	bf48      	it	mi
 800a8f2:	b2ad      	uxthmi	r5, r5
 800a8f4:	6031      	str	r1, [r6, #0]
 800a8f6:	07d9      	lsls	r1, r3, #31
 800a8f8:	bf44      	itt	mi
 800a8fa:	f043 0320 	orrmi.w	r3, r3, #32
 800a8fe:	6023      	strmi	r3, [r4, #0]
 800a900:	b11d      	cbz	r5, 800a90a <_printf_i+0x19e>
 800a902:	2310      	movs	r3, #16
 800a904:	e7ac      	b.n	800a860 <_printf_i+0xf4>
 800a906:	4827      	ldr	r0, [pc, #156]	@ (800a9a4 <_printf_i+0x238>)
 800a908:	e7e9      	b.n	800a8de <_printf_i+0x172>
 800a90a:	6823      	ldr	r3, [r4, #0]
 800a90c:	f023 0320 	bic.w	r3, r3, #32
 800a910:	6023      	str	r3, [r4, #0]
 800a912:	e7f6      	b.n	800a902 <_printf_i+0x196>
 800a914:	4616      	mov	r6, r2
 800a916:	e7bd      	b.n	800a894 <_printf_i+0x128>
 800a918:	6833      	ldr	r3, [r6, #0]
 800a91a:	6825      	ldr	r5, [r4, #0]
 800a91c:	6961      	ldr	r1, [r4, #20]
 800a91e:	1d18      	adds	r0, r3, #4
 800a920:	6030      	str	r0, [r6, #0]
 800a922:	062e      	lsls	r6, r5, #24
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	d501      	bpl.n	800a92c <_printf_i+0x1c0>
 800a928:	6019      	str	r1, [r3, #0]
 800a92a:	e002      	b.n	800a932 <_printf_i+0x1c6>
 800a92c:	0668      	lsls	r0, r5, #25
 800a92e:	d5fb      	bpl.n	800a928 <_printf_i+0x1bc>
 800a930:	8019      	strh	r1, [r3, #0]
 800a932:	2300      	movs	r3, #0
 800a934:	6123      	str	r3, [r4, #16]
 800a936:	4616      	mov	r6, r2
 800a938:	e7bc      	b.n	800a8b4 <_printf_i+0x148>
 800a93a:	6833      	ldr	r3, [r6, #0]
 800a93c:	1d1a      	adds	r2, r3, #4
 800a93e:	6032      	str	r2, [r6, #0]
 800a940:	681e      	ldr	r6, [r3, #0]
 800a942:	6862      	ldr	r2, [r4, #4]
 800a944:	2100      	movs	r1, #0
 800a946:	4630      	mov	r0, r6
 800a948:	f7f5 fc42 	bl	80001d0 <memchr>
 800a94c:	b108      	cbz	r0, 800a952 <_printf_i+0x1e6>
 800a94e:	1b80      	subs	r0, r0, r6
 800a950:	6060      	str	r0, [r4, #4]
 800a952:	6863      	ldr	r3, [r4, #4]
 800a954:	6123      	str	r3, [r4, #16]
 800a956:	2300      	movs	r3, #0
 800a958:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a95c:	e7aa      	b.n	800a8b4 <_printf_i+0x148>
 800a95e:	6923      	ldr	r3, [r4, #16]
 800a960:	4632      	mov	r2, r6
 800a962:	4649      	mov	r1, r9
 800a964:	4640      	mov	r0, r8
 800a966:	47d0      	blx	sl
 800a968:	3001      	adds	r0, #1
 800a96a:	d0ad      	beq.n	800a8c8 <_printf_i+0x15c>
 800a96c:	6823      	ldr	r3, [r4, #0]
 800a96e:	079b      	lsls	r3, r3, #30
 800a970:	d413      	bmi.n	800a99a <_printf_i+0x22e>
 800a972:	68e0      	ldr	r0, [r4, #12]
 800a974:	9b03      	ldr	r3, [sp, #12]
 800a976:	4298      	cmp	r0, r3
 800a978:	bfb8      	it	lt
 800a97a:	4618      	movlt	r0, r3
 800a97c:	e7a6      	b.n	800a8cc <_printf_i+0x160>
 800a97e:	2301      	movs	r3, #1
 800a980:	4632      	mov	r2, r6
 800a982:	4649      	mov	r1, r9
 800a984:	4640      	mov	r0, r8
 800a986:	47d0      	blx	sl
 800a988:	3001      	adds	r0, #1
 800a98a:	d09d      	beq.n	800a8c8 <_printf_i+0x15c>
 800a98c:	3501      	adds	r5, #1
 800a98e:	68e3      	ldr	r3, [r4, #12]
 800a990:	9903      	ldr	r1, [sp, #12]
 800a992:	1a5b      	subs	r3, r3, r1
 800a994:	42ab      	cmp	r3, r5
 800a996:	dcf2      	bgt.n	800a97e <_printf_i+0x212>
 800a998:	e7eb      	b.n	800a972 <_printf_i+0x206>
 800a99a:	2500      	movs	r5, #0
 800a99c:	f104 0619 	add.w	r6, r4, #25
 800a9a0:	e7f5      	b.n	800a98e <_printf_i+0x222>
 800a9a2:	bf00      	nop
 800a9a4:	0800ec1e 	.word	0x0800ec1e
 800a9a8:	0800ec2f 	.word	0x0800ec2f

0800a9ac <_scanf_float>:
 800a9ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9b0:	b087      	sub	sp, #28
 800a9b2:	4617      	mov	r7, r2
 800a9b4:	9303      	str	r3, [sp, #12]
 800a9b6:	688b      	ldr	r3, [r1, #8]
 800a9b8:	1e5a      	subs	r2, r3, #1
 800a9ba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a9be:	bf81      	itttt	hi
 800a9c0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a9c4:	eb03 0b05 	addhi.w	fp, r3, r5
 800a9c8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a9cc:	608b      	strhi	r3, [r1, #8]
 800a9ce:	680b      	ldr	r3, [r1, #0]
 800a9d0:	460a      	mov	r2, r1
 800a9d2:	f04f 0500 	mov.w	r5, #0
 800a9d6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a9da:	f842 3b1c 	str.w	r3, [r2], #28
 800a9de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a9e2:	4680      	mov	r8, r0
 800a9e4:	460c      	mov	r4, r1
 800a9e6:	bf98      	it	ls
 800a9e8:	f04f 0b00 	movls.w	fp, #0
 800a9ec:	9201      	str	r2, [sp, #4]
 800a9ee:	4616      	mov	r6, r2
 800a9f0:	46aa      	mov	sl, r5
 800a9f2:	46a9      	mov	r9, r5
 800a9f4:	9502      	str	r5, [sp, #8]
 800a9f6:	68a2      	ldr	r2, [r4, #8]
 800a9f8:	b152      	cbz	r2, 800aa10 <_scanf_float+0x64>
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	2b4e      	cmp	r3, #78	@ 0x4e
 800aa00:	d864      	bhi.n	800aacc <_scanf_float+0x120>
 800aa02:	2b40      	cmp	r3, #64	@ 0x40
 800aa04:	d83c      	bhi.n	800aa80 <_scanf_float+0xd4>
 800aa06:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800aa0a:	b2c8      	uxtb	r0, r1
 800aa0c:	280e      	cmp	r0, #14
 800aa0e:	d93a      	bls.n	800aa86 <_scanf_float+0xda>
 800aa10:	f1b9 0f00 	cmp.w	r9, #0
 800aa14:	d003      	beq.n	800aa1e <_scanf_float+0x72>
 800aa16:	6823      	ldr	r3, [r4, #0]
 800aa18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aa1c:	6023      	str	r3, [r4, #0]
 800aa1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa22:	f1ba 0f01 	cmp.w	sl, #1
 800aa26:	f200 8117 	bhi.w	800ac58 <_scanf_float+0x2ac>
 800aa2a:	9b01      	ldr	r3, [sp, #4]
 800aa2c:	429e      	cmp	r6, r3
 800aa2e:	f200 8108 	bhi.w	800ac42 <_scanf_float+0x296>
 800aa32:	2001      	movs	r0, #1
 800aa34:	b007      	add	sp, #28
 800aa36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa3a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800aa3e:	2a0d      	cmp	r2, #13
 800aa40:	d8e6      	bhi.n	800aa10 <_scanf_float+0x64>
 800aa42:	a101      	add	r1, pc, #4	@ (adr r1, 800aa48 <_scanf_float+0x9c>)
 800aa44:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800aa48:	0800ab8f 	.word	0x0800ab8f
 800aa4c:	0800aa11 	.word	0x0800aa11
 800aa50:	0800aa11 	.word	0x0800aa11
 800aa54:	0800aa11 	.word	0x0800aa11
 800aa58:	0800abef 	.word	0x0800abef
 800aa5c:	0800abc7 	.word	0x0800abc7
 800aa60:	0800aa11 	.word	0x0800aa11
 800aa64:	0800aa11 	.word	0x0800aa11
 800aa68:	0800ab9d 	.word	0x0800ab9d
 800aa6c:	0800aa11 	.word	0x0800aa11
 800aa70:	0800aa11 	.word	0x0800aa11
 800aa74:	0800aa11 	.word	0x0800aa11
 800aa78:	0800aa11 	.word	0x0800aa11
 800aa7c:	0800ab55 	.word	0x0800ab55
 800aa80:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800aa84:	e7db      	b.n	800aa3e <_scanf_float+0x92>
 800aa86:	290e      	cmp	r1, #14
 800aa88:	d8c2      	bhi.n	800aa10 <_scanf_float+0x64>
 800aa8a:	a001      	add	r0, pc, #4	@ (adr r0, 800aa90 <_scanf_float+0xe4>)
 800aa8c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aa90:	0800ab45 	.word	0x0800ab45
 800aa94:	0800aa11 	.word	0x0800aa11
 800aa98:	0800ab45 	.word	0x0800ab45
 800aa9c:	0800abdb 	.word	0x0800abdb
 800aaa0:	0800aa11 	.word	0x0800aa11
 800aaa4:	0800aaed 	.word	0x0800aaed
 800aaa8:	0800ab2b 	.word	0x0800ab2b
 800aaac:	0800ab2b 	.word	0x0800ab2b
 800aab0:	0800ab2b 	.word	0x0800ab2b
 800aab4:	0800ab2b 	.word	0x0800ab2b
 800aab8:	0800ab2b 	.word	0x0800ab2b
 800aabc:	0800ab2b 	.word	0x0800ab2b
 800aac0:	0800ab2b 	.word	0x0800ab2b
 800aac4:	0800ab2b 	.word	0x0800ab2b
 800aac8:	0800ab2b 	.word	0x0800ab2b
 800aacc:	2b6e      	cmp	r3, #110	@ 0x6e
 800aace:	d809      	bhi.n	800aae4 <_scanf_float+0x138>
 800aad0:	2b60      	cmp	r3, #96	@ 0x60
 800aad2:	d8b2      	bhi.n	800aa3a <_scanf_float+0x8e>
 800aad4:	2b54      	cmp	r3, #84	@ 0x54
 800aad6:	d07b      	beq.n	800abd0 <_scanf_float+0x224>
 800aad8:	2b59      	cmp	r3, #89	@ 0x59
 800aada:	d199      	bne.n	800aa10 <_scanf_float+0x64>
 800aadc:	2d07      	cmp	r5, #7
 800aade:	d197      	bne.n	800aa10 <_scanf_float+0x64>
 800aae0:	2508      	movs	r5, #8
 800aae2:	e02c      	b.n	800ab3e <_scanf_float+0x192>
 800aae4:	2b74      	cmp	r3, #116	@ 0x74
 800aae6:	d073      	beq.n	800abd0 <_scanf_float+0x224>
 800aae8:	2b79      	cmp	r3, #121	@ 0x79
 800aaea:	e7f6      	b.n	800aada <_scanf_float+0x12e>
 800aaec:	6821      	ldr	r1, [r4, #0]
 800aaee:	05c8      	lsls	r0, r1, #23
 800aaf0:	d51b      	bpl.n	800ab2a <_scanf_float+0x17e>
 800aaf2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800aaf6:	6021      	str	r1, [r4, #0]
 800aaf8:	f109 0901 	add.w	r9, r9, #1
 800aafc:	f1bb 0f00 	cmp.w	fp, #0
 800ab00:	d003      	beq.n	800ab0a <_scanf_float+0x15e>
 800ab02:	3201      	adds	r2, #1
 800ab04:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ab08:	60a2      	str	r2, [r4, #8]
 800ab0a:	68a3      	ldr	r3, [r4, #8]
 800ab0c:	3b01      	subs	r3, #1
 800ab0e:	60a3      	str	r3, [r4, #8]
 800ab10:	6923      	ldr	r3, [r4, #16]
 800ab12:	3301      	adds	r3, #1
 800ab14:	6123      	str	r3, [r4, #16]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	3b01      	subs	r3, #1
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	607b      	str	r3, [r7, #4]
 800ab1e:	f340 8087 	ble.w	800ac30 <_scanf_float+0x284>
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	3301      	adds	r3, #1
 800ab26:	603b      	str	r3, [r7, #0]
 800ab28:	e765      	b.n	800a9f6 <_scanf_float+0x4a>
 800ab2a:	eb1a 0105 	adds.w	r1, sl, r5
 800ab2e:	f47f af6f 	bne.w	800aa10 <_scanf_float+0x64>
 800ab32:	6822      	ldr	r2, [r4, #0]
 800ab34:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ab38:	6022      	str	r2, [r4, #0]
 800ab3a:	460d      	mov	r5, r1
 800ab3c:	468a      	mov	sl, r1
 800ab3e:	f806 3b01 	strb.w	r3, [r6], #1
 800ab42:	e7e2      	b.n	800ab0a <_scanf_float+0x15e>
 800ab44:	6822      	ldr	r2, [r4, #0]
 800ab46:	0610      	lsls	r0, r2, #24
 800ab48:	f57f af62 	bpl.w	800aa10 <_scanf_float+0x64>
 800ab4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ab50:	6022      	str	r2, [r4, #0]
 800ab52:	e7f4      	b.n	800ab3e <_scanf_float+0x192>
 800ab54:	f1ba 0f00 	cmp.w	sl, #0
 800ab58:	d10e      	bne.n	800ab78 <_scanf_float+0x1cc>
 800ab5a:	f1b9 0f00 	cmp.w	r9, #0
 800ab5e:	d10e      	bne.n	800ab7e <_scanf_float+0x1d2>
 800ab60:	6822      	ldr	r2, [r4, #0]
 800ab62:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ab66:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ab6a:	d108      	bne.n	800ab7e <_scanf_float+0x1d2>
 800ab6c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ab70:	6022      	str	r2, [r4, #0]
 800ab72:	f04f 0a01 	mov.w	sl, #1
 800ab76:	e7e2      	b.n	800ab3e <_scanf_float+0x192>
 800ab78:	f1ba 0f02 	cmp.w	sl, #2
 800ab7c:	d055      	beq.n	800ac2a <_scanf_float+0x27e>
 800ab7e:	2d01      	cmp	r5, #1
 800ab80:	d002      	beq.n	800ab88 <_scanf_float+0x1dc>
 800ab82:	2d04      	cmp	r5, #4
 800ab84:	f47f af44 	bne.w	800aa10 <_scanf_float+0x64>
 800ab88:	3501      	adds	r5, #1
 800ab8a:	b2ed      	uxtb	r5, r5
 800ab8c:	e7d7      	b.n	800ab3e <_scanf_float+0x192>
 800ab8e:	f1ba 0f01 	cmp.w	sl, #1
 800ab92:	f47f af3d 	bne.w	800aa10 <_scanf_float+0x64>
 800ab96:	f04f 0a02 	mov.w	sl, #2
 800ab9a:	e7d0      	b.n	800ab3e <_scanf_float+0x192>
 800ab9c:	b97d      	cbnz	r5, 800abbe <_scanf_float+0x212>
 800ab9e:	f1b9 0f00 	cmp.w	r9, #0
 800aba2:	f47f af38 	bne.w	800aa16 <_scanf_float+0x6a>
 800aba6:	6822      	ldr	r2, [r4, #0]
 800aba8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800abac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800abb0:	f040 8108 	bne.w	800adc4 <_scanf_float+0x418>
 800abb4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800abb8:	6022      	str	r2, [r4, #0]
 800abba:	2501      	movs	r5, #1
 800abbc:	e7bf      	b.n	800ab3e <_scanf_float+0x192>
 800abbe:	2d03      	cmp	r5, #3
 800abc0:	d0e2      	beq.n	800ab88 <_scanf_float+0x1dc>
 800abc2:	2d05      	cmp	r5, #5
 800abc4:	e7de      	b.n	800ab84 <_scanf_float+0x1d8>
 800abc6:	2d02      	cmp	r5, #2
 800abc8:	f47f af22 	bne.w	800aa10 <_scanf_float+0x64>
 800abcc:	2503      	movs	r5, #3
 800abce:	e7b6      	b.n	800ab3e <_scanf_float+0x192>
 800abd0:	2d06      	cmp	r5, #6
 800abd2:	f47f af1d 	bne.w	800aa10 <_scanf_float+0x64>
 800abd6:	2507      	movs	r5, #7
 800abd8:	e7b1      	b.n	800ab3e <_scanf_float+0x192>
 800abda:	6822      	ldr	r2, [r4, #0]
 800abdc:	0591      	lsls	r1, r2, #22
 800abde:	f57f af17 	bpl.w	800aa10 <_scanf_float+0x64>
 800abe2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800abe6:	6022      	str	r2, [r4, #0]
 800abe8:	f8cd 9008 	str.w	r9, [sp, #8]
 800abec:	e7a7      	b.n	800ab3e <_scanf_float+0x192>
 800abee:	6822      	ldr	r2, [r4, #0]
 800abf0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800abf4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800abf8:	d006      	beq.n	800ac08 <_scanf_float+0x25c>
 800abfa:	0550      	lsls	r0, r2, #21
 800abfc:	f57f af08 	bpl.w	800aa10 <_scanf_float+0x64>
 800ac00:	f1b9 0f00 	cmp.w	r9, #0
 800ac04:	f000 80de 	beq.w	800adc4 <_scanf_float+0x418>
 800ac08:	0591      	lsls	r1, r2, #22
 800ac0a:	bf58      	it	pl
 800ac0c:	9902      	ldrpl	r1, [sp, #8]
 800ac0e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ac12:	bf58      	it	pl
 800ac14:	eba9 0101 	subpl.w	r1, r9, r1
 800ac18:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ac1c:	bf58      	it	pl
 800ac1e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ac22:	6022      	str	r2, [r4, #0]
 800ac24:	f04f 0900 	mov.w	r9, #0
 800ac28:	e789      	b.n	800ab3e <_scanf_float+0x192>
 800ac2a:	f04f 0a03 	mov.w	sl, #3
 800ac2e:	e786      	b.n	800ab3e <_scanf_float+0x192>
 800ac30:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ac34:	4639      	mov	r1, r7
 800ac36:	4640      	mov	r0, r8
 800ac38:	4798      	blx	r3
 800ac3a:	2800      	cmp	r0, #0
 800ac3c:	f43f aedb 	beq.w	800a9f6 <_scanf_float+0x4a>
 800ac40:	e6e6      	b.n	800aa10 <_scanf_float+0x64>
 800ac42:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ac4a:	463a      	mov	r2, r7
 800ac4c:	4640      	mov	r0, r8
 800ac4e:	4798      	blx	r3
 800ac50:	6923      	ldr	r3, [r4, #16]
 800ac52:	3b01      	subs	r3, #1
 800ac54:	6123      	str	r3, [r4, #16]
 800ac56:	e6e8      	b.n	800aa2a <_scanf_float+0x7e>
 800ac58:	1e6b      	subs	r3, r5, #1
 800ac5a:	2b06      	cmp	r3, #6
 800ac5c:	d824      	bhi.n	800aca8 <_scanf_float+0x2fc>
 800ac5e:	2d02      	cmp	r5, #2
 800ac60:	d836      	bhi.n	800acd0 <_scanf_float+0x324>
 800ac62:	9b01      	ldr	r3, [sp, #4]
 800ac64:	429e      	cmp	r6, r3
 800ac66:	f67f aee4 	bls.w	800aa32 <_scanf_float+0x86>
 800ac6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ac72:	463a      	mov	r2, r7
 800ac74:	4640      	mov	r0, r8
 800ac76:	4798      	blx	r3
 800ac78:	6923      	ldr	r3, [r4, #16]
 800ac7a:	3b01      	subs	r3, #1
 800ac7c:	6123      	str	r3, [r4, #16]
 800ac7e:	e7f0      	b.n	800ac62 <_scanf_float+0x2b6>
 800ac80:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac84:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ac88:	463a      	mov	r2, r7
 800ac8a:	4640      	mov	r0, r8
 800ac8c:	4798      	blx	r3
 800ac8e:	6923      	ldr	r3, [r4, #16]
 800ac90:	3b01      	subs	r3, #1
 800ac92:	6123      	str	r3, [r4, #16]
 800ac94:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac98:	fa5f fa8a 	uxtb.w	sl, sl
 800ac9c:	f1ba 0f02 	cmp.w	sl, #2
 800aca0:	d1ee      	bne.n	800ac80 <_scanf_float+0x2d4>
 800aca2:	3d03      	subs	r5, #3
 800aca4:	b2ed      	uxtb	r5, r5
 800aca6:	1b76      	subs	r6, r6, r5
 800aca8:	6823      	ldr	r3, [r4, #0]
 800acaa:	05da      	lsls	r2, r3, #23
 800acac:	d530      	bpl.n	800ad10 <_scanf_float+0x364>
 800acae:	055b      	lsls	r3, r3, #21
 800acb0:	d511      	bpl.n	800acd6 <_scanf_float+0x32a>
 800acb2:	9b01      	ldr	r3, [sp, #4]
 800acb4:	429e      	cmp	r6, r3
 800acb6:	f67f aebc 	bls.w	800aa32 <_scanf_float+0x86>
 800acba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800acbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800acc2:	463a      	mov	r2, r7
 800acc4:	4640      	mov	r0, r8
 800acc6:	4798      	blx	r3
 800acc8:	6923      	ldr	r3, [r4, #16]
 800acca:	3b01      	subs	r3, #1
 800accc:	6123      	str	r3, [r4, #16]
 800acce:	e7f0      	b.n	800acb2 <_scanf_float+0x306>
 800acd0:	46aa      	mov	sl, r5
 800acd2:	46b3      	mov	fp, r6
 800acd4:	e7de      	b.n	800ac94 <_scanf_float+0x2e8>
 800acd6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800acda:	6923      	ldr	r3, [r4, #16]
 800acdc:	2965      	cmp	r1, #101	@ 0x65
 800acde:	f103 33ff 	add.w	r3, r3, #4294967295
 800ace2:	f106 35ff 	add.w	r5, r6, #4294967295
 800ace6:	6123      	str	r3, [r4, #16]
 800ace8:	d00c      	beq.n	800ad04 <_scanf_float+0x358>
 800acea:	2945      	cmp	r1, #69	@ 0x45
 800acec:	d00a      	beq.n	800ad04 <_scanf_float+0x358>
 800acee:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800acf2:	463a      	mov	r2, r7
 800acf4:	4640      	mov	r0, r8
 800acf6:	4798      	blx	r3
 800acf8:	6923      	ldr	r3, [r4, #16]
 800acfa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800acfe:	3b01      	subs	r3, #1
 800ad00:	1eb5      	subs	r5, r6, #2
 800ad02:	6123      	str	r3, [r4, #16]
 800ad04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ad08:	463a      	mov	r2, r7
 800ad0a:	4640      	mov	r0, r8
 800ad0c:	4798      	blx	r3
 800ad0e:	462e      	mov	r6, r5
 800ad10:	6822      	ldr	r2, [r4, #0]
 800ad12:	f012 0210 	ands.w	r2, r2, #16
 800ad16:	d001      	beq.n	800ad1c <_scanf_float+0x370>
 800ad18:	2000      	movs	r0, #0
 800ad1a:	e68b      	b.n	800aa34 <_scanf_float+0x88>
 800ad1c:	7032      	strb	r2, [r6, #0]
 800ad1e:	6823      	ldr	r3, [r4, #0]
 800ad20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ad24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad28:	d11c      	bne.n	800ad64 <_scanf_float+0x3b8>
 800ad2a:	9b02      	ldr	r3, [sp, #8]
 800ad2c:	454b      	cmp	r3, r9
 800ad2e:	eba3 0209 	sub.w	r2, r3, r9
 800ad32:	d123      	bne.n	800ad7c <_scanf_float+0x3d0>
 800ad34:	9901      	ldr	r1, [sp, #4]
 800ad36:	2200      	movs	r2, #0
 800ad38:	4640      	mov	r0, r8
 800ad3a:	f002 fb99 	bl	800d470 <_strtod_r>
 800ad3e:	9b03      	ldr	r3, [sp, #12]
 800ad40:	6821      	ldr	r1, [r4, #0]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	f011 0f02 	tst.w	r1, #2
 800ad48:	ec57 6b10 	vmov	r6, r7, d0
 800ad4c:	f103 0204 	add.w	r2, r3, #4
 800ad50:	d01f      	beq.n	800ad92 <_scanf_float+0x3e6>
 800ad52:	9903      	ldr	r1, [sp, #12]
 800ad54:	600a      	str	r2, [r1, #0]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	e9c3 6700 	strd	r6, r7, [r3]
 800ad5c:	68e3      	ldr	r3, [r4, #12]
 800ad5e:	3301      	adds	r3, #1
 800ad60:	60e3      	str	r3, [r4, #12]
 800ad62:	e7d9      	b.n	800ad18 <_scanf_float+0x36c>
 800ad64:	9b04      	ldr	r3, [sp, #16]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d0e4      	beq.n	800ad34 <_scanf_float+0x388>
 800ad6a:	9905      	ldr	r1, [sp, #20]
 800ad6c:	230a      	movs	r3, #10
 800ad6e:	3101      	adds	r1, #1
 800ad70:	4640      	mov	r0, r8
 800ad72:	f002 fbfd 	bl	800d570 <_strtol_r>
 800ad76:	9b04      	ldr	r3, [sp, #16]
 800ad78:	9e05      	ldr	r6, [sp, #20]
 800ad7a:	1ac2      	subs	r2, r0, r3
 800ad7c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ad80:	429e      	cmp	r6, r3
 800ad82:	bf28      	it	cs
 800ad84:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ad88:	4910      	ldr	r1, [pc, #64]	@ (800adcc <_scanf_float+0x420>)
 800ad8a:	4630      	mov	r0, r6
 800ad8c:	f000 f8f6 	bl	800af7c <siprintf>
 800ad90:	e7d0      	b.n	800ad34 <_scanf_float+0x388>
 800ad92:	f011 0f04 	tst.w	r1, #4
 800ad96:	9903      	ldr	r1, [sp, #12]
 800ad98:	600a      	str	r2, [r1, #0]
 800ad9a:	d1dc      	bne.n	800ad56 <_scanf_float+0x3aa>
 800ad9c:	681d      	ldr	r5, [r3, #0]
 800ad9e:	4632      	mov	r2, r6
 800ada0:	463b      	mov	r3, r7
 800ada2:	4630      	mov	r0, r6
 800ada4:	4639      	mov	r1, r7
 800ada6:	f7f5 fec1 	bl	8000b2c <__aeabi_dcmpun>
 800adaa:	b128      	cbz	r0, 800adb8 <_scanf_float+0x40c>
 800adac:	4808      	ldr	r0, [pc, #32]	@ (800add0 <_scanf_float+0x424>)
 800adae:	f000 fa0d 	bl	800b1cc <nanf>
 800adb2:	ed85 0a00 	vstr	s0, [r5]
 800adb6:	e7d1      	b.n	800ad5c <_scanf_float+0x3b0>
 800adb8:	4630      	mov	r0, r6
 800adba:	4639      	mov	r1, r7
 800adbc:	f7f5 ff14 	bl	8000be8 <__aeabi_d2f>
 800adc0:	6028      	str	r0, [r5, #0]
 800adc2:	e7cb      	b.n	800ad5c <_scanf_float+0x3b0>
 800adc4:	f04f 0900 	mov.w	r9, #0
 800adc8:	e629      	b.n	800aa1e <_scanf_float+0x72>
 800adca:	bf00      	nop
 800adcc:	0800ec40 	.word	0x0800ec40
 800add0:	0800efd5 	.word	0x0800efd5

0800add4 <std>:
 800add4:	2300      	movs	r3, #0
 800add6:	b510      	push	{r4, lr}
 800add8:	4604      	mov	r4, r0
 800adda:	e9c0 3300 	strd	r3, r3, [r0]
 800adde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ade2:	6083      	str	r3, [r0, #8]
 800ade4:	8181      	strh	r1, [r0, #12]
 800ade6:	6643      	str	r3, [r0, #100]	@ 0x64
 800ade8:	81c2      	strh	r2, [r0, #14]
 800adea:	6183      	str	r3, [r0, #24]
 800adec:	4619      	mov	r1, r3
 800adee:	2208      	movs	r2, #8
 800adf0:	305c      	adds	r0, #92	@ 0x5c
 800adf2:	f000 f936 	bl	800b062 <memset>
 800adf6:	4b0d      	ldr	r3, [pc, #52]	@ (800ae2c <std+0x58>)
 800adf8:	6263      	str	r3, [r4, #36]	@ 0x24
 800adfa:	4b0d      	ldr	r3, [pc, #52]	@ (800ae30 <std+0x5c>)
 800adfc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800adfe:	4b0d      	ldr	r3, [pc, #52]	@ (800ae34 <std+0x60>)
 800ae00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ae02:	4b0d      	ldr	r3, [pc, #52]	@ (800ae38 <std+0x64>)
 800ae04:	6323      	str	r3, [r4, #48]	@ 0x30
 800ae06:	4b0d      	ldr	r3, [pc, #52]	@ (800ae3c <std+0x68>)
 800ae08:	6224      	str	r4, [r4, #32]
 800ae0a:	429c      	cmp	r4, r3
 800ae0c:	d006      	beq.n	800ae1c <std+0x48>
 800ae0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ae12:	4294      	cmp	r4, r2
 800ae14:	d002      	beq.n	800ae1c <std+0x48>
 800ae16:	33d0      	adds	r3, #208	@ 0xd0
 800ae18:	429c      	cmp	r4, r3
 800ae1a:	d105      	bne.n	800ae28 <std+0x54>
 800ae1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ae20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae24:	f000 b9c0 	b.w	800b1a8 <__retarget_lock_init_recursive>
 800ae28:	bd10      	pop	{r4, pc}
 800ae2a:	bf00      	nop
 800ae2c:	0800afbd 	.word	0x0800afbd
 800ae30:	0800afdf 	.word	0x0800afdf
 800ae34:	0800b017 	.word	0x0800b017
 800ae38:	0800b03b 	.word	0x0800b03b
 800ae3c:	20000854 	.word	0x20000854

0800ae40 <stdio_exit_handler>:
 800ae40:	4a02      	ldr	r2, [pc, #8]	@ (800ae4c <stdio_exit_handler+0xc>)
 800ae42:	4903      	ldr	r1, [pc, #12]	@ (800ae50 <stdio_exit_handler+0x10>)
 800ae44:	4803      	ldr	r0, [pc, #12]	@ (800ae54 <stdio_exit_handler+0x14>)
 800ae46:	f000 b869 	b.w	800af1c <_fwalk_sglue>
 800ae4a:	bf00      	nop
 800ae4c:	20000080 	.word	0x20000080
 800ae50:	0800dbb1 	.word	0x0800dbb1
 800ae54:	20000090 	.word	0x20000090

0800ae58 <cleanup_stdio>:
 800ae58:	6841      	ldr	r1, [r0, #4]
 800ae5a:	4b0c      	ldr	r3, [pc, #48]	@ (800ae8c <cleanup_stdio+0x34>)
 800ae5c:	4299      	cmp	r1, r3
 800ae5e:	b510      	push	{r4, lr}
 800ae60:	4604      	mov	r4, r0
 800ae62:	d001      	beq.n	800ae68 <cleanup_stdio+0x10>
 800ae64:	f002 fea4 	bl	800dbb0 <_fflush_r>
 800ae68:	68a1      	ldr	r1, [r4, #8]
 800ae6a:	4b09      	ldr	r3, [pc, #36]	@ (800ae90 <cleanup_stdio+0x38>)
 800ae6c:	4299      	cmp	r1, r3
 800ae6e:	d002      	beq.n	800ae76 <cleanup_stdio+0x1e>
 800ae70:	4620      	mov	r0, r4
 800ae72:	f002 fe9d 	bl	800dbb0 <_fflush_r>
 800ae76:	68e1      	ldr	r1, [r4, #12]
 800ae78:	4b06      	ldr	r3, [pc, #24]	@ (800ae94 <cleanup_stdio+0x3c>)
 800ae7a:	4299      	cmp	r1, r3
 800ae7c:	d004      	beq.n	800ae88 <cleanup_stdio+0x30>
 800ae7e:	4620      	mov	r0, r4
 800ae80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae84:	f002 be94 	b.w	800dbb0 <_fflush_r>
 800ae88:	bd10      	pop	{r4, pc}
 800ae8a:	bf00      	nop
 800ae8c:	20000854 	.word	0x20000854
 800ae90:	200008bc 	.word	0x200008bc
 800ae94:	20000924 	.word	0x20000924

0800ae98 <global_stdio_init.part.0>:
 800ae98:	b510      	push	{r4, lr}
 800ae9a:	4b0b      	ldr	r3, [pc, #44]	@ (800aec8 <global_stdio_init.part.0+0x30>)
 800ae9c:	4c0b      	ldr	r4, [pc, #44]	@ (800aecc <global_stdio_init.part.0+0x34>)
 800ae9e:	4a0c      	ldr	r2, [pc, #48]	@ (800aed0 <global_stdio_init.part.0+0x38>)
 800aea0:	601a      	str	r2, [r3, #0]
 800aea2:	4620      	mov	r0, r4
 800aea4:	2200      	movs	r2, #0
 800aea6:	2104      	movs	r1, #4
 800aea8:	f7ff ff94 	bl	800add4 <std>
 800aeac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aeb0:	2201      	movs	r2, #1
 800aeb2:	2109      	movs	r1, #9
 800aeb4:	f7ff ff8e 	bl	800add4 <std>
 800aeb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aebc:	2202      	movs	r2, #2
 800aebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aec2:	2112      	movs	r1, #18
 800aec4:	f7ff bf86 	b.w	800add4 <std>
 800aec8:	2000098c 	.word	0x2000098c
 800aecc:	20000854 	.word	0x20000854
 800aed0:	0800ae41 	.word	0x0800ae41

0800aed4 <__sfp_lock_acquire>:
 800aed4:	4801      	ldr	r0, [pc, #4]	@ (800aedc <__sfp_lock_acquire+0x8>)
 800aed6:	f000 b968 	b.w	800b1aa <__retarget_lock_acquire_recursive>
 800aeda:	bf00      	nop
 800aedc:	20000995 	.word	0x20000995

0800aee0 <__sfp_lock_release>:
 800aee0:	4801      	ldr	r0, [pc, #4]	@ (800aee8 <__sfp_lock_release+0x8>)
 800aee2:	f000 b963 	b.w	800b1ac <__retarget_lock_release_recursive>
 800aee6:	bf00      	nop
 800aee8:	20000995 	.word	0x20000995

0800aeec <__sinit>:
 800aeec:	b510      	push	{r4, lr}
 800aeee:	4604      	mov	r4, r0
 800aef0:	f7ff fff0 	bl	800aed4 <__sfp_lock_acquire>
 800aef4:	6a23      	ldr	r3, [r4, #32]
 800aef6:	b11b      	cbz	r3, 800af00 <__sinit+0x14>
 800aef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aefc:	f7ff bff0 	b.w	800aee0 <__sfp_lock_release>
 800af00:	4b04      	ldr	r3, [pc, #16]	@ (800af14 <__sinit+0x28>)
 800af02:	6223      	str	r3, [r4, #32]
 800af04:	4b04      	ldr	r3, [pc, #16]	@ (800af18 <__sinit+0x2c>)
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d1f5      	bne.n	800aef8 <__sinit+0xc>
 800af0c:	f7ff ffc4 	bl	800ae98 <global_stdio_init.part.0>
 800af10:	e7f2      	b.n	800aef8 <__sinit+0xc>
 800af12:	bf00      	nop
 800af14:	0800ae59 	.word	0x0800ae59
 800af18:	2000098c 	.word	0x2000098c

0800af1c <_fwalk_sglue>:
 800af1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af20:	4607      	mov	r7, r0
 800af22:	4688      	mov	r8, r1
 800af24:	4614      	mov	r4, r2
 800af26:	2600      	movs	r6, #0
 800af28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800af2c:	f1b9 0901 	subs.w	r9, r9, #1
 800af30:	d505      	bpl.n	800af3e <_fwalk_sglue+0x22>
 800af32:	6824      	ldr	r4, [r4, #0]
 800af34:	2c00      	cmp	r4, #0
 800af36:	d1f7      	bne.n	800af28 <_fwalk_sglue+0xc>
 800af38:	4630      	mov	r0, r6
 800af3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af3e:	89ab      	ldrh	r3, [r5, #12]
 800af40:	2b01      	cmp	r3, #1
 800af42:	d907      	bls.n	800af54 <_fwalk_sglue+0x38>
 800af44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800af48:	3301      	adds	r3, #1
 800af4a:	d003      	beq.n	800af54 <_fwalk_sglue+0x38>
 800af4c:	4629      	mov	r1, r5
 800af4e:	4638      	mov	r0, r7
 800af50:	47c0      	blx	r8
 800af52:	4306      	orrs	r6, r0
 800af54:	3568      	adds	r5, #104	@ 0x68
 800af56:	e7e9      	b.n	800af2c <_fwalk_sglue+0x10>

0800af58 <iprintf>:
 800af58:	b40f      	push	{r0, r1, r2, r3}
 800af5a:	b507      	push	{r0, r1, r2, lr}
 800af5c:	4906      	ldr	r1, [pc, #24]	@ (800af78 <iprintf+0x20>)
 800af5e:	ab04      	add	r3, sp, #16
 800af60:	6808      	ldr	r0, [r1, #0]
 800af62:	f853 2b04 	ldr.w	r2, [r3], #4
 800af66:	6881      	ldr	r1, [r0, #8]
 800af68:	9301      	str	r3, [sp, #4]
 800af6a:	f002 fc85 	bl	800d878 <_vfiprintf_r>
 800af6e:	b003      	add	sp, #12
 800af70:	f85d eb04 	ldr.w	lr, [sp], #4
 800af74:	b004      	add	sp, #16
 800af76:	4770      	bx	lr
 800af78:	2000008c 	.word	0x2000008c

0800af7c <siprintf>:
 800af7c:	b40e      	push	{r1, r2, r3}
 800af7e:	b500      	push	{lr}
 800af80:	b09c      	sub	sp, #112	@ 0x70
 800af82:	ab1d      	add	r3, sp, #116	@ 0x74
 800af84:	9002      	str	r0, [sp, #8]
 800af86:	9006      	str	r0, [sp, #24]
 800af88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800af8c:	4809      	ldr	r0, [pc, #36]	@ (800afb4 <siprintf+0x38>)
 800af8e:	9107      	str	r1, [sp, #28]
 800af90:	9104      	str	r1, [sp, #16]
 800af92:	4909      	ldr	r1, [pc, #36]	@ (800afb8 <siprintf+0x3c>)
 800af94:	f853 2b04 	ldr.w	r2, [r3], #4
 800af98:	9105      	str	r1, [sp, #20]
 800af9a:	6800      	ldr	r0, [r0, #0]
 800af9c:	9301      	str	r3, [sp, #4]
 800af9e:	a902      	add	r1, sp, #8
 800afa0:	f002 fb44 	bl	800d62c <_svfiprintf_r>
 800afa4:	9b02      	ldr	r3, [sp, #8]
 800afa6:	2200      	movs	r2, #0
 800afa8:	701a      	strb	r2, [r3, #0]
 800afaa:	b01c      	add	sp, #112	@ 0x70
 800afac:	f85d eb04 	ldr.w	lr, [sp], #4
 800afb0:	b003      	add	sp, #12
 800afb2:	4770      	bx	lr
 800afb4:	2000008c 	.word	0x2000008c
 800afb8:	ffff0208 	.word	0xffff0208

0800afbc <__sread>:
 800afbc:	b510      	push	{r4, lr}
 800afbe:	460c      	mov	r4, r1
 800afc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afc4:	f000 f892 	bl	800b0ec <_read_r>
 800afc8:	2800      	cmp	r0, #0
 800afca:	bfab      	itete	ge
 800afcc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800afce:	89a3      	ldrhlt	r3, [r4, #12]
 800afd0:	181b      	addge	r3, r3, r0
 800afd2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800afd6:	bfac      	ite	ge
 800afd8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800afda:	81a3      	strhlt	r3, [r4, #12]
 800afdc:	bd10      	pop	{r4, pc}

0800afde <__swrite>:
 800afde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afe2:	461f      	mov	r7, r3
 800afe4:	898b      	ldrh	r3, [r1, #12]
 800afe6:	05db      	lsls	r3, r3, #23
 800afe8:	4605      	mov	r5, r0
 800afea:	460c      	mov	r4, r1
 800afec:	4616      	mov	r6, r2
 800afee:	d505      	bpl.n	800affc <__swrite+0x1e>
 800aff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aff4:	2302      	movs	r3, #2
 800aff6:	2200      	movs	r2, #0
 800aff8:	f000 f866 	bl	800b0c8 <_lseek_r>
 800affc:	89a3      	ldrh	r3, [r4, #12]
 800affe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b002:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b006:	81a3      	strh	r3, [r4, #12]
 800b008:	4632      	mov	r2, r6
 800b00a:	463b      	mov	r3, r7
 800b00c:	4628      	mov	r0, r5
 800b00e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b012:	f000 b88d 	b.w	800b130 <_write_r>

0800b016 <__sseek>:
 800b016:	b510      	push	{r4, lr}
 800b018:	460c      	mov	r4, r1
 800b01a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b01e:	f000 f853 	bl	800b0c8 <_lseek_r>
 800b022:	1c43      	adds	r3, r0, #1
 800b024:	89a3      	ldrh	r3, [r4, #12]
 800b026:	bf15      	itete	ne
 800b028:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b02a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b02e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b032:	81a3      	strheq	r3, [r4, #12]
 800b034:	bf18      	it	ne
 800b036:	81a3      	strhne	r3, [r4, #12]
 800b038:	bd10      	pop	{r4, pc}

0800b03a <__sclose>:
 800b03a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b03e:	f000 b833 	b.w	800b0a8 <_close_r>

0800b042 <memcmp>:
 800b042:	b510      	push	{r4, lr}
 800b044:	3901      	subs	r1, #1
 800b046:	4402      	add	r2, r0
 800b048:	4290      	cmp	r0, r2
 800b04a:	d101      	bne.n	800b050 <memcmp+0xe>
 800b04c:	2000      	movs	r0, #0
 800b04e:	e005      	b.n	800b05c <memcmp+0x1a>
 800b050:	7803      	ldrb	r3, [r0, #0]
 800b052:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b056:	42a3      	cmp	r3, r4
 800b058:	d001      	beq.n	800b05e <memcmp+0x1c>
 800b05a:	1b18      	subs	r0, r3, r4
 800b05c:	bd10      	pop	{r4, pc}
 800b05e:	3001      	adds	r0, #1
 800b060:	e7f2      	b.n	800b048 <memcmp+0x6>

0800b062 <memset>:
 800b062:	4402      	add	r2, r0
 800b064:	4603      	mov	r3, r0
 800b066:	4293      	cmp	r3, r2
 800b068:	d100      	bne.n	800b06c <memset+0xa>
 800b06a:	4770      	bx	lr
 800b06c:	f803 1b01 	strb.w	r1, [r3], #1
 800b070:	e7f9      	b.n	800b066 <memset+0x4>

0800b072 <strstr>:
 800b072:	780a      	ldrb	r2, [r1, #0]
 800b074:	b570      	push	{r4, r5, r6, lr}
 800b076:	b96a      	cbnz	r2, 800b094 <strstr+0x22>
 800b078:	bd70      	pop	{r4, r5, r6, pc}
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d109      	bne.n	800b092 <strstr+0x20>
 800b07e:	460c      	mov	r4, r1
 800b080:	4605      	mov	r5, r0
 800b082:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b086:	2b00      	cmp	r3, #0
 800b088:	d0f6      	beq.n	800b078 <strstr+0x6>
 800b08a:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b08e:	429e      	cmp	r6, r3
 800b090:	d0f7      	beq.n	800b082 <strstr+0x10>
 800b092:	3001      	adds	r0, #1
 800b094:	7803      	ldrb	r3, [r0, #0]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d1ef      	bne.n	800b07a <strstr+0x8>
 800b09a:	4618      	mov	r0, r3
 800b09c:	e7ec      	b.n	800b078 <strstr+0x6>
	...

0800b0a0 <_localeconv_r>:
 800b0a0:	4800      	ldr	r0, [pc, #0]	@ (800b0a4 <_localeconv_r+0x4>)
 800b0a2:	4770      	bx	lr
 800b0a4:	200001cc 	.word	0x200001cc

0800b0a8 <_close_r>:
 800b0a8:	b538      	push	{r3, r4, r5, lr}
 800b0aa:	4d06      	ldr	r5, [pc, #24]	@ (800b0c4 <_close_r+0x1c>)
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	4604      	mov	r4, r0
 800b0b0:	4608      	mov	r0, r1
 800b0b2:	602b      	str	r3, [r5, #0]
 800b0b4:	f7f7 ff70 	bl	8002f98 <_close>
 800b0b8:	1c43      	adds	r3, r0, #1
 800b0ba:	d102      	bne.n	800b0c2 <_close_r+0x1a>
 800b0bc:	682b      	ldr	r3, [r5, #0]
 800b0be:	b103      	cbz	r3, 800b0c2 <_close_r+0x1a>
 800b0c0:	6023      	str	r3, [r4, #0]
 800b0c2:	bd38      	pop	{r3, r4, r5, pc}
 800b0c4:	20000990 	.word	0x20000990

0800b0c8 <_lseek_r>:
 800b0c8:	b538      	push	{r3, r4, r5, lr}
 800b0ca:	4d07      	ldr	r5, [pc, #28]	@ (800b0e8 <_lseek_r+0x20>)
 800b0cc:	4604      	mov	r4, r0
 800b0ce:	4608      	mov	r0, r1
 800b0d0:	4611      	mov	r1, r2
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	602a      	str	r2, [r5, #0]
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	f7f7 ff85 	bl	8002fe6 <_lseek>
 800b0dc:	1c43      	adds	r3, r0, #1
 800b0de:	d102      	bne.n	800b0e6 <_lseek_r+0x1e>
 800b0e0:	682b      	ldr	r3, [r5, #0]
 800b0e2:	b103      	cbz	r3, 800b0e6 <_lseek_r+0x1e>
 800b0e4:	6023      	str	r3, [r4, #0]
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	20000990 	.word	0x20000990

0800b0ec <_read_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	4d07      	ldr	r5, [pc, #28]	@ (800b10c <_read_r+0x20>)
 800b0f0:	4604      	mov	r4, r0
 800b0f2:	4608      	mov	r0, r1
 800b0f4:	4611      	mov	r1, r2
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	602a      	str	r2, [r5, #0]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	f7f7 ff13 	bl	8002f26 <_read>
 800b100:	1c43      	adds	r3, r0, #1
 800b102:	d102      	bne.n	800b10a <_read_r+0x1e>
 800b104:	682b      	ldr	r3, [r5, #0]
 800b106:	b103      	cbz	r3, 800b10a <_read_r+0x1e>
 800b108:	6023      	str	r3, [r4, #0]
 800b10a:	bd38      	pop	{r3, r4, r5, pc}
 800b10c:	20000990 	.word	0x20000990

0800b110 <_sbrk_r>:
 800b110:	b538      	push	{r3, r4, r5, lr}
 800b112:	4d06      	ldr	r5, [pc, #24]	@ (800b12c <_sbrk_r+0x1c>)
 800b114:	2300      	movs	r3, #0
 800b116:	4604      	mov	r4, r0
 800b118:	4608      	mov	r0, r1
 800b11a:	602b      	str	r3, [r5, #0]
 800b11c:	f7f7 ff70 	bl	8003000 <_sbrk>
 800b120:	1c43      	adds	r3, r0, #1
 800b122:	d102      	bne.n	800b12a <_sbrk_r+0x1a>
 800b124:	682b      	ldr	r3, [r5, #0]
 800b126:	b103      	cbz	r3, 800b12a <_sbrk_r+0x1a>
 800b128:	6023      	str	r3, [r4, #0]
 800b12a:	bd38      	pop	{r3, r4, r5, pc}
 800b12c:	20000990 	.word	0x20000990

0800b130 <_write_r>:
 800b130:	b538      	push	{r3, r4, r5, lr}
 800b132:	4d07      	ldr	r5, [pc, #28]	@ (800b150 <_write_r+0x20>)
 800b134:	4604      	mov	r4, r0
 800b136:	4608      	mov	r0, r1
 800b138:	4611      	mov	r1, r2
 800b13a:	2200      	movs	r2, #0
 800b13c:	602a      	str	r2, [r5, #0]
 800b13e:	461a      	mov	r2, r3
 800b140:	f7f7 ff0e 	bl	8002f60 <_write>
 800b144:	1c43      	adds	r3, r0, #1
 800b146:	d102      	bne.n	800b14e <_write_r+0x1e>
 800b148:	682b      	ldr	r3, [r5, #0]
 800b14a:	b103      	cbz	r3, 800b14e <_write_r+0x1e>
 800b14c:	6023      	str	r3, [r4, #0]
 800b14e:	bd38      	pop	{r3, r4, r5, pc}
 800b150:	20000990 	.word	0x20000990

0800b154 <__errno>:
 800b154:	4b01      	ldr	r3, [pc, #4]	@ (800b15c <__errno+0x8>)
 800b156:	6818      	ldr	r0, [r3, #0]
 800b158:	4770      	bx	lr
 800b15a:	bf00      	nop
 800b15c:	2000008c 	.word	0x2000008c

0800b160 <__libc_init_array>:
 800b160:	b570      	push	{r4, r5, r6, lr}
 800b162:	4d0d      	ldr	r5, [pc, #52]	@ (800b198 <__libc_init_array+0x38>)
 800b164:	4c0d      	ldr	r4, [pc, #52]	@ (800b19c <__libc_init_array+0x3c>)
 800b166:	1b64      	subs	r4, r4, r5
 800b168:	10a4      	asrs	r4, r4, #2
 800b16a:	2600      	movs	r6, #0
 800b16c:	42a6      	cmp	r6, r4
 800b16e:	d109      	bne.n	800b184 <__libc_init_array+0x24>
 800b170:	4d0b      	ldr	r5, [pc, #44]	@ (800b1a0 <__libc_init_array+0x40>)
 800b172:	4c0c      	ldr	r4, [pc, #48]	@ (800b1a4 <__libc_init_array+0x44>)
 800b174:	f003 fc12 	bl	800e99c <_init>
 800b178:	1b64      	subs	r4, r4, r5
 800b17a:	10a4      	asrs	r4, r4, #2
 800b17c:	2600      	movs	r6, #0
 800b17e:	42a6      	cmp	r6, r4
 800b180:	d105      	bne.n	800b18e <__libc_init_array+0x2e>
 800b182:	bd70      	pop	{r4, r5, r6, pc}
 800b184:	f855 3b04 	ldr.w	r3, [r5], #4
 800b188:	4798      	blx	r3
 800b18a:	3601      	adds	r6, #1
 800b18c:	e7ee      	b.n	800b16c <__libc_init_array+0xc>
 800b18e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b192:	4798      	blx	r3
 800b194:	3601      	adds	r6, #1
 800b196:	e7f2      	b.n	800b17e <__libc_init_array+0x1e>
 800b198:	0800f040 	.word	0x0800f040
 800b19c:	0800f040 	.word	0x0800f040
 800b1a0:	0800f040 	.word	0x0800f040
 800b1a4:	0800f044 	.word	0x0800f044

0800b1a8 <__retarget_lock_init_recursive>:
 800b1a8:	4770      	bx	lr

0800b1aa <__retarget_lock_acquire_recursive>:
 800b1aa:	4770      	bx	lr

0800b1ac <__retarget_lock_release_recursive>:
 800b1ac:	4770      	bx	lr

0800b1ae <memcpy>:
 800b1ae:	440a      	add	r2, r1
 800b1b0:	4291      	cmp	r1, r2
 800b1b2:	f100 33ff 	add.w	r3, r0, #4294967295
 800b1b6:	d100      	bne.n	800b1ba <memcpy+0xc>
 800b1b8:	4770      	bx	lr
 800b1ba:	b510      	push	{r4, lr}
 800b1bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b1c4:	4291      	cmp	r1, r2
 800b1c6:	d1f9      	bne.n	800b1bc <memcpy+0xe>
 800b1c8:	bd10      	pop	{r4, pc}
	...

0800b1cc <nanf>:
 800b1cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b1d4 <nanf+0x8>
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	7fc00000 	.word	0x7fc00000

0800b1d8 <quorem>:
 800b1d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1dc:	6903      	ldr	r3, [r0, #16]
 800b1de:	690c      	ldr	r4, [r1, #16]
 800b1e0:	42a3      	cmp	r3, r4
 800b1e2:	4607      	mov	r7, r0
 800b1e4:	db7e      	blt.n	800b2e4 <quorem+0x10c>
 800b1e6:	3c01      	subs	r4, #1
 800b1e8:	f101 0814 	add.w	r8, r1, #20
 800b1ec:	00a3      	lsls	r3, r4, #2
 800b1ee:	f100 0514 	add.w	r5, r0, #20
 800b1f2:	9300      	str	r3, [sp, #0]
 800b1f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b1f8:	9301      	str	r3, [sp, #4]
 800b1fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b1fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b202:	3301      	adds	r3, #1
 800b204:	429a      	cmp	r2, r3
 800b206:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b20a:	fbb2 f6f3 	udiv	r6, r2, r3
 800b20e:	d32e      	bcc.n	800b26e <quorem+0x96>
 800b210:	f04f 0a00 	mov.w	sl, #0
 800b214:	46c4      	mov	ip, r8
 800b216:	46ae      	mov	lr, r5
 800b218:	46d3      	mov	fp, sl
 800b21a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b21e:	b298      	uxth	r0, r3
 800b220:	fb06 a000 	mla	r0, r6, r0, sl
 800b224:	0c02      	lsrs	r2, r0, #16
 800b226:	0c1b      	lsrs	r3, r3, #16
 800b228:	fb06 2303 	mla	r3, r6, r3, r2
 800b22c:	f8de 2000 	ldr.w	r2, [lr]
 800b230:	b280      	uxth	r0, r0
 800b232:	b292      	uxth	r2, r2
 800b234:	1a12      	subs	r2, r2, r0
 800b236:	445a      	add	r2, fp
 800b238:	f8de 0000 	ldr.w	r0, [lr]
 800b23c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b240:	b29b      	uxth	r3, r3
 800b242:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b246:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b24a:	b292      	uxth	r2, r2
 800b24c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b250:	45e1      	cmp	r9, ip
 800b252:	f84e 2b04 	str.w	r2, [lr], #4
 800b256:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b25a:	d2de      	bcs.n	800b21a <quorem+0x42>
 800b25c:	9b00      	ldr	r3, [sp, #0]
 800b25e:	58eb      	ldr	r3, [r5, r3]
 800b260:	b92b      	cbnz	r3, 800b26e <quorem+0x96>
 800b262:	9b01      	ldr	r3, [sp, #4]
 800b264:	3b04      	subs	r3, #4
 800b266:	429d      	cmp	r5, r3
 800b268:	461a      	mov	r2, r3
 800b26a:	d32f      	bcc.n	800b2cc <quorem+0xf4>
 800b26c:	613c      	str	r4, [r7, #16]
 800b26e:	4638      	mov	r0, r7
 800b270:	f001 f90c 	bl	800c48c <__mcmp>
 800b274:	2800      	cmp	r0, #0
 800b276:	db25      	blt.n	800b2c4 <quorem+0xec>
 800b278:	4629      	mov	r1, r5
 800b27a:	2000      	movs	r0, #0
 800b27c:	f858 2b04 	ldr.w	r2, [r8], #4
 800b280:	f8d1 c000 	ldr.w	ip, [r1]
 800b284:	fa1f fe82 	uxth.w	lr, r2
 800b288:	fa1f f38c 	uxth.w	r3, ip
 800b28c:	eba3 030e 	sub.w	r3, r3, lr
 800b290:	4403      	add	r3, r0
 800b292:	0c12      	lsrs	r2, r2, #16
 800b294:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b298:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b29c:	b29b      	uxth	r3, r3
 800b29e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b2a2:	45c1      	cmp	r9, r8
 800b2a4:	f841 3b04 	str.w	r3, [r1], #4
 800b2a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b2ac:	d2e6      	bcs.n	800b27c <quorem+0xa4>
 800b2ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b2b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b2b6:	b922      	cbnz	r2, 800b2c2 <quorem+0xea>
 800b2b8:	3b04      	subs	r3, #4
 800b2ba:	429d      	cmp	r5, r3
 800b2bc:	461a      	mov	r2, r3
 800b2be:	d30b      	bcc.n	800b2d8 <quorem+0x100>
 800b2c0:	613c      	str	r4, [r7, #16]
 800b2c2:	3601      	adds	r6, #1
 800b2c4:	4630      	mov	r0, r6
 800b2c6:	b003      	add	sp, #12
 800b2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2cc:	6812      	ldr	r2, [r2, #0]
 800b2ce:	3b04      	subs	r3, #4
 800b2d0:	2a00      	cmp	r2, #0
 800b2d2:	d1cb      	bne.n	800b26c <quorem+0x94>
 800b2d4:	3c01      	subs	r4, #1
 800b2d6:	e7c6      	b.n	800b266 <quorem+0x8e>
 800b2d8:	6812      	ldr	r2, [r2, #0]
 800b2da:	3b04      	subs	r3, #4
 800b2dc:	2a00      	cmp	r2, #0
 800b2de:	d1ef      	bne.n	800b2c0 <quorem+0xe8>
 800b2e0:	3c01      	subs	r4, #1
 800b2e2:	e7ea      	b.n	800b2ba <quorem+0xe2>
 800b2e4:	2000      	movs	r0, #0
 800b2e6:	e7ee      	b.n	800b2c6 <quorem+0xee>

0800b2e8 <_dtoa_r>:
 800b2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ec:	69c7      	ldr	r7, [r0, #28]
 800b2ee:	b099      	sub	sp, #100	@ 0x64
 800b2f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b2f4:	ec55 4b10 	vmov	r4, r5, d0
 800b2f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b2fa:	9109      	str	r1, [sp, #36]	@ 0x24
 800b2fc:	4683      	mov	fp, r0
 800b2fe:	920e      	str	r2, [sp, #56]	@ 0x38
 800b300:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b302:	b97f      	cbnz	r7, 800b324 <_dtoa_r+0x3c>
 800b304:	2010      	movs	r0, #16
 800b306:	f7fe fe3b 	bl	8009f80 <malloc>
 800b30a:	4602      	mov	r2, r0
 800b30c:	f8cb 001c 	str.w	r0, [fp, #28]
 800b310:	b920      	cbnz	r0, 800b31c <_dtoa_r+0x34>
 800b312:	4ba7      	ldr	r3, [pc, #668]	@ (800b5b0 <_dtoa_r+0x2c8>)
 800b314:	21ef      	movs	r1, #239	@ 0xef
 800b316:	48a7      	ldr	r0, [pc, #668]	@ (800b5b4 <_dtoa_r+0x2cc>)
 800b318:	f002 fd3a 	bl	800dd90 <__assert_func>
 800b31c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b320:	6007      	str	r7, [r0, #0]
 800b322:	60c7      	str	r7, [r0, #12]
 800b324:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b328:	6819      	ldr	r1, [r3, #0]
 800b32a:	b159      	cbz	r1, 800b344 <_dtoa_r+0x5c>
 800b32c:	685a      	ldr	r2, [r3, #4]
 800b32e:	604a      	str	r2, [r1, #4]
 800b330:	2301      	movs	r3, #1
 800b332:	4093      	lsls	r3, r2
 800b334:	608b      	str	r3, [r1, #8]
 800b336:	4658      	mov	r0, fp
 800b338:	f000 fe24 	bl	800bf84 <_Bfree>
 800b33c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b340:	2200      	movs	r2, #0
 800b342:	601a      	str	r2, [r3, #0]
 800b344:	1e2b      	subs	r3, r5, #0
 800b346:	bfb9      	ittee	lt
 800b348:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b34c:	9303      	strlt	r3, [sp, #12]
 800b34e:	2300      	movge	r3, #0
 800b350:	6033      	strge	r3, [r6, #0]
 800b352:	9f03      	ldr	r7, [sp, #12]
 800b354:	4b98      	ldr	r3, [pc, #608]	@ (800b5b8 <_dtoa_r+0x2d0>)
 800b356:	bfbc      	itt	lt
 800b358:	2201      	movlt	r2, #1
 800b35a:	6032      	strlt	r2, [r6, #0]
 800b35c:	43bb      	bics	r3, r7
 800b35e:	d112      	bne.n	800b386 <_dtoa_r+0x9e>
 800b360:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b362:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b366:	6013      	str	r3, [r2, #0]
 800b368:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b36c:	4323      	orrs	r3, r4
 800b36e:	f000 854d 	beq.w	800be0c <_dtoa_r+0xb24>
 800b372:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b374:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b5cc <_dtoa_r+0x2e4>
 800b378:	2b00      	cmp	r3, #0
 800b37a:	f000 854f 	beq.w	800be1c <_dtoa_r+0xb34>
 800b37e:	f10a 0303 	add.w	r3, sl, #3
 800b382:	f000 bd49 	b.w	800be18 <_dtoa_r+0xb30>
 800b386:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b38a:	2200      	movs	r2, #0
 800b38c:	ec51 0b17 	vmov	r0, r1, d7
 800b390:	2300      	movs	r3, #0
 800b392:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b396:	f7f5 fb97 	bl	8000ac8 <__aeabi_dcmpeq>
 800b39a:	4680      	mov	r8, r0
 800b39c:	b158      	cbz	r0, 800b3b6 <_dtoa_r+0xce>
 800b39e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	6013      	str	r3, [r2, #0]
 800b3a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b3a6:	b113      	cbz	r3, 800b3ae <_dtoa_r+0xc6>
 800b3a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b3aa:	4b84      	ldr	r3, [pc, #528]	@ (800b5bc <_dtoa_r+0x2d4>)
 800b3ac:	6013      	str	r3, [r2, #0]
 800b3ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b5d0 <_dtoa_r+0x2e8>
 800b3b2:	f000 bd33 	b.w	800be1c <_dtoa_r+0xb34>
 800b3b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b3ba:	aa16      	add	r2, sp, #88	@ 0x58
 800b3bc:	a917      	add	r1, sp, #92	@ 0x5c
 800b3be:	4658      	mov	r0, fp
 800b3c0:	f001 f984 	bl	800c6cc <__d2b>
 800b3c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b3c8:	4681      	mov	r9, r0
 800b3ca:	2e00      	cmp	r6, #0
 800b3cc:	d077      	beq.n	800b4be <_dtoa_r+0x1d6>
 800b3ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b3d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b3d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b3dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b3e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b3e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	4b74      	ldr	r3, [pc, #464]	@ (800b5c0 <_dtoa_r+0x2d8>)
 800b3ee:	f7f4 ff4b 	bl	8000288 <__aeabi_dsub>
 800b3f2:	a369      	add	r3, pc, #420	@ (adr r3, 800b598 <_dtoa_r+0x2b0>)
 800b3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3f8:	f7f5 f8fe 	bl	80005f8 <__aeabi_dmul>
 800b3fc:	a368      	add	r3, pc, #416	@ (adr r3, 800b5a0 <_dtoa_r+0x2b8>)
 800b3fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b402:	f7f4 ff43 	bl	800028c <__adddf3>
 800b406:	4604      	mov	r4, r0
 800b408:	4630      	mov	r0, r6
 800b40a:	460d      	mov	r5, r1
 800b40c:	f7f5 f88a 	bl	8000524 <__aeabi_i2d>
 800b410:	a365      	add	r3, pc, #404	@ (adr r3, 800b5a8 <_dtoa_r+0x2c0>)
 800b412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b416:	f7f5 f8ef 	bl	80005f8 <__aeabi_dmul>
 800b41a:	4602      	mov	r2, r0
 800b41c:	460b      	mov	r3, r1
 800b41e:	4620      	mov	r0, r4
 800b420:	4629      	mov	r1, r5
 800b422:	f7f4 ff33 	bl	800028c <__adddf3>
 800b426:	4604      	mov	r4, r0
 800b428:	460d      	mov	r5, r1
 800b42a:	f7f5 fb95 	bl	8000b58 <__aeabi_d2iz>
 800b42e:	2200      	movs	r2, #0
 800b430:	4607      	mov	r7, r0
 800b432:	2300      	movs	r3, #0
 800b434:	4620      	mov	r0, r4
 800b436:	4629      	mov	r1, r5
 800b438:	f7f5 fb50 	bl	8000adc <__aeabi_dcmplt>
 800b43c:	b140      	cbz	r0, 800b450 <_dtoa_r+0x168>
 800b43e:	4638      	mov	r0, r7
 800b440:	f7f5 f870 	bl	8000524 <__aeabi_i2d>
 800b444:	4622      	mov	r2, r4
 800b446:	462b      	mov	r3, r5
 800b448:	f7f5 fb3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b44c:	b900      	cbnz	r0, 800b450 <_dtoa_r+0x168>
 800b44e:	3f01      	subs	r7, #1
 800b450:	2f16      	cmp	r7, #22
 800b452:	d851      	bhi.n	800b4f8 <_dtoa_r+0x210>
 800b454:	4b5b      	ldr	r3, [pc, #364]	@ (800b5c4 <_dtoa_r+0x2dc>)
 800b456:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b45e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b462:	f7f5 fb3b 	bl	8000adc <__aeabi_dcmplt>
 800b466:	2800      	cmp	r0, #0
 800b468:	d048      	beq.n	800b4fc <_dtoa_r+0x214>
 800b46a:	3f01      	subs	r7, #1
 800b46c:	2300      	movs	r3, #0
 800b46e:	9312      	str	r3, [sp, #72]	@ 0x48
 800b470:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b472:	1b9b      	subs	r3, r3, r6
 800b474:	1e5a      	subs	r2, r3, #1
 800b476:	bf44      	itt	mi
 800b478:	f1c3 0801 	rsbmi	r8, r3, #1
 800b47c:	2300      	movmi	r3, #0
 800b47e:	9208      	str	r2, [sp, #32]
 800b480:	bf54      	ite	pl
 800b482:	f04f 0800 	movpl.w	r8, #0
 800b486:	9308      	strmi	r3, [sp, #32]
 800b488:	2f00      	cmp	r7, #0
 800b48a:	db39      	blt.n	800b500 <_dtoa_r+0x218>
 800b48c:	9b08      	ldr	r3, [sp, #32]
 800b48e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b490:	443b      	add	r3, r7
 800b492:	9308      	str	r3, [sp, #32]
 800b494:	2300      	movs	r3, #0
 800b496:	930a      	str	r3, [sp, #40]	@ 0x28
 800b498:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b49a:	2b09      	cmp	r3, #9
 800b49c:	d864      	bhi.n	800b568 <_dtoa_r+0x280>
 800b49e:	2b05      	cmp	r3, #5
 800b4a0:	bfc4      	itt	gt
 800b4a2:	3b04      	subgt	r3, #4
 800b4a4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b4a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4a8:	f1a3 0302 	sub.w	r3, r3, #2
 800b4ac:	bfcc      	ite	gt
 800b4ae:	2400      	movgt	r4, #0
 800b4b0:	2401      	movle	r4, #1
 800b4b2:	2b03      	cmp	r3, #3
 800b4b4:	d863      	bhi.n	800b57e <_dtoa_r+0x296>
 800b4b6:	e8df f003 	tbb	[pc, r3]
 800b4ba:	372a      	.short	0x372a
 800b4bc:	5535      	.short	0x5535
 800b4be:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b4c2:	441e      	add	r6, r3
 800b4c4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b4c8:	2b20      	cmp	r3, #32
 800b4ca:	bfc1      	itttt	gt
 800b4cc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b4d0:	409f      	lslgt	r7, r3
 800b4d2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b4d6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b4da:	bfd6      	itet	le
 800b4dc:	f1c3 0320 	rsble	r3, r3, #32
 800b4e0:	ea47 0003 	orrgt.w	r0, r7, r3
 800b4e4:	fa04 f003 	lslle.w	r0, r4, r3
 800b4e8:	f7f5 f80c 	bl	8000504 <__aeabi_ui2d>
 800b4ec:	2201      	movs	r2, #1
 800b4ee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b4f2:	3e01      	subs	r6, #1
 800b4f4:	9214      	str	r2, [sp, #80]	@ 0x50
 800b4f6:	e777      	b.n	800b3e8 <_dtoa_r+0x100>
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	e7b8      	b.n	800b46e <_dtoa_r+0x186>
 800b4fc:	9012      	str	r0, [sp, #72]	@ 0x48
 800b4fe:	e7b7      	b.n	800b470 <_dtoa_r+0x188>
 800b500:	427b      	negs	r3, r7
 800b502:	930a      	str	r3, [sp, #40]	@ 0x28
 800b504:	2300      	movs	r3, #0
 800b506:	eba8 0807 	sub.w	r8, r8, r7
 800b50a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b50c:	e7c4      	b.n	800b498 <_dtoa_r+0x1b0>
 800b50e:	2300      	movs	r3, #0
 800b510:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b514:	2b00      	cmp	r3, #0
 800b516:	dc35      	bgt.n	800b584 <_dtoa_r+0x29c>
 800b518:	2301      	movs	r3, #1
 800b51a:	9300      	str	r3, [sp, #0]
 800b51c:	9307      	str	r3, [sp, #28]
 800b51e:	461a      	mov	r2, r3
 800b520:	920e      	str	r2, [sp, #56]	@ 0x38
 800b522:	e00b      	b.n	800b53c <_dtoa_r+0x254>
 800b524:	2301      	movs	r3, #1
 800b526:	e7f3      	b.n	800b510 <_dtoa_r+0x228>
 800b528:	2300      	movs	r3, #0
 800b52a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b52c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b52e:	18fb      	adds	r3, r7, r3
 800b530:	9300      	str	r3, [sp, #0]
 800b532:	3301      	adds	r3, #1
 800b534:	2b01      	cmp	r3, #1
 800b536:	9307      	str	r3, [sp, #28]
 800b538:	bfb8      	it	lt
 800b53a:	2301      	movlt	r3, #1
 800b53c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b540:	2100      	movs	r1, #0
 800b542:	2204      	movs	r2, #4
 800b544:	f102 0514 	add.w	r5, r2, #20
 800b548:	429d      	cmp	r5, r3
 800b54a:	d91f      	bls.n	800b58c <_dtoa_r+0x2a4>
 800b54c:	6041      	str	r1, [r0, #4]
 800b54e:	4658      	mov	r0, fp
 800b550:	f000 fcd8 	bl	800bf04 <_Balloc>
 800b554:	4682      	mov	sl, r0
 800b556:	2800      	cmp	r0, #0
 800b558:	d13c      	bne.n	800b5d4 <_dtoa_r+0x2ec>
 800b55a:	4b1b      	ldr	r3, [pc, #108]	@ (800b5c8 <_dtoa_r+0x2e0>)
 800b55c:	4602      	mov	r2, r0
 800b55e:	f240 11af 	movw	r1, #431	@ 0x1af
 800b562:	e6d8      	b.n	800b316 <_dtoa_r+0x2e>
 800b564:	2301      	movs	r3, #1
 800b566:	e7e0      	b.n	800b52a <_dtoa_r+0x242>
 800b568:	2401      	movs	r4, #1
 800b56a:	2300      	movs	r3, #0
 800b56c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b56e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b570:	f04f 33ff 	mov.w	r3, #4294967295
 800b574:	9300      	str	r3, [sp, #0]
 800b576:	9307      	str	r3, [sp, #28]
 800b578:	2200      	movs	r2, #0
 800b57a:	2312      	movs	r3, #18
 800b57c:	e7d0      	b.n	800b520 <_dtoa_r+0x238>
 800b57e:	2301      	movs	r3, #1
 800b580:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b582:	e7f5      	b.n	800b570 <_dtoa_r+0x288>
 800b584:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b586:	9300      	str	r3, [sp, #0]
 800b588:	9307      	str	r3, [sp, #28]
 800b58a:	e7d7      	b.n	800b53c <_dtoa_r+0x254>
 800b58c:	3101      	adds	r1, #1
 800b58e:	0052      	lsls	r2, r2, #1
 800b590:	e7d8      	b.n	800b544 <_dtoa_r+0x25c>
 800b592:	bf00      	nop
 800b594:	f3af 8000 	nop.w
 800b598:	636f4361 	.word	0x636f4361
 800b59c:	3fd287a7 	.word	0x3fd287a7
 800b5a0:	8b60c8b3 	.word	0x8b60c8b3
 800b5a4:	3fc68a28 	.word	0x3fc68a28
 800b5a8:	509f79fb 	.word	0x509f79fb
 800b5ac:	3fd34413 	.word	0x3fd34413
 800b5b0:	0800ec52 	.word	0x0800ec52
 800b5b4:	0800ec69 	.word	0x0800ec69
 800b5b8:	7ff00000 	.word	0x7ff00000
 800b5bc:	0800ec1d 	.word	0x0800ec1d
 800b5c0:	3ff80000 	.word	0x3ff80000
 800b5c4:	0800ed60 	.word	0x0800ed60
 800b5c8:	0800ecc1 	.word	0x0800ecc1
 800b5cc:	0800ec4e 	.word	0x0800ec4e
 800b5d0:	0800ec1c 	.word	0x0800ec1c
 800b5d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b5d8:	6018      	str	r0, [r3, #0]
 800b5da:	9b07      	ldr	r3, [sp, #28]
 800b5dc:	2b0e      	cmp	r3, #14
 800b5de:	f200 80a4 	bhi.w	800b72a <_dtoa_r+0x442>
 800b5e2:	2c00      	cmp	r4, #0
 800b5e4:	f000 80a1 	beq.w	800b72a <_dtoa_r+0x442>
 800b5e8:	2f00      	cmp	r7, #0
 800b5ea:	dd33      	ble.n	800b654 <_dtoa_r+0x36c>
 800b5ec:	4bad      	ldr	r3, [pc, #692]	@ (800b8a4 <_dtoa_r+0x5bc>)
 800b5ee:	f007 020f 	and.w	r2, r7, #15
 800b5f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b5f6:	ed93 7b00 	vldr	d7, [r3]
 800b5fa:	05f8      	lsls	r0, r7, #23
 800b5fc:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b600:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b604:	d516      	bpl.n	800b634 <_dtoa_r+0x34c>
 800b606:	4ba8      	ldr	r3, [pc, #672]	@ (800b8a8 <_dtoa_r+0x5c0>)
 800b608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b60c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b610:	f7f5 f91c 	bl	800084c <__aeabi_ddiv>
 800b614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b618:	f004 040f 	and.w	r4, r4, #15
 800b61c:	2603      	movs	r6, #3
 800b61e:	4da2      	ldr	r5, [pc, #648]	@ (800b8a8 <_dtoa_r+0x5c0>)
 800b620:	b954      	cbnz	r4, 800b638 <_dtoa_r+0x350>
 800b622:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b62a:	f7f5 f90f 	bl	800084c <__aeabi_ddiv>
 800b62e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b632:	e028      	b.n	800b686 <_dtoa_r+0x39e>
 800b634:	2602      	movs	r6, #2
 800b636:	e7f2      	b.n	800b61e <_dtoa_r+0x336>
 800b638:	07e1      	lsls	r1, r4, #31
 800b63a:	d508      	bpl.n	800b64e <_dtoa_r+0x366>
 800b63c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b640:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b644:	f7f4 ffd8 	bl	80005f8 <__aeabi_dmul>
 800b648:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b64c:	3601      	adds	r6, #1
 800b64e:	1064      	asrs	r4, r4, #1
 800b650:	3508      	adds	r5, #8
 800b652:	e7e5      	b.n	800b620 <_dtoa_r+0x338>
 800b654:	f000 80d2 	beq.w	800b7fc <_dtoa_r+0x514>
 800b658:	427c      	negs	r4, r7
 800b65a:	4b92      	ldr	r3, [pc, #584]	@ (800b8a4 <_dtoa_r+0x5bc>)
 800b65c:	4d92      	ldr	r5, [pc, #584]	@ (800b8a8 <_dtoa_r+0x5c0>)
 800b65e:	f004 020f 	and.w	r2, r4, #15
 800b662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b66a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b66e:	f7f4 ffc3 	bl	80005f8 <__aeabi_dmul>
 800b672:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b676:	1124      	asrs	r4, r4, #4
 800b678:	2300      	movs	r3, #0
 800b67a:	2602      	movs	r6, #2
 800b67c:	2c00      	cmp	r4, #0
 800b67e:	f040 80b2 	bne.w	800b7e6 <_dtoa_r+0x4fe>
 800b682:	2b00      	cmp	r3, #0
 800b684:	d1d3      	bne.n	800b62e <_dtoa_r+0x346>
 800b686:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b688:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	f000 80b7 	beq.w	800b800 <_dtoa_r+0x518>
 800b692:	4b86      	ldr	r3, [pc, #536]	@ (800b8ac <_dtoa_r+0x5c4>)
 800b694:	2200      	movs	r2, #0
 800b696:	4620      	mov	r0, r4
 800b698:	4629      	mov	r1, r5
 800b69a:	f7f5 fa1f 	bl	8000adc <__aeabi_dcmplt>
 800b69e:	2800      	cmp	r0, #0
 800b6a0:	f000 80ae 	beq.w	800b800 <_dtoa_r+0x518>
 800b6a4:	9b07      	ldr	r3, [sp, #28]
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	f000 80aa 	beq.w	800b800 <_dtoa_r+0x518>
 800b6ac:	9b00      	ldr	r3, [sp, #0]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	dd37      	ble.n	800b722 <_dtoa_r+0x43a>
 800b6b2:	1e7b      	subs	r3, r7, #1
 800b6b4:	9304      	str	r3, [sp, #16]
 800b6b6:	4620      	mov	r0, r4
 800b6b8:	4b7d      	ldr	r3, [pc, #500]	@ (800b8b0 <_dtoa_r+0x5c8>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	4629      	mov	r1, r5
 800b6be:	f7f4 ff9b 	bl	80005f8 <__aeabi_dmul>
 800b6c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6c6:	9c00      	ldr	r4, [sp, #0]
 800b6c8:	3601      	adds	r6, #1
 800b6ca:	4630      	mov	r0, r6
 800b6cc:	f7f4 ff2a 	bl	8000524 <__aeabi_i2d>
 800b6d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b6d4:	f7f4 ff90 	bl	80005f8 <__aeabi_dmul>
 800b6d8:	4b76      	ldr	r3, [pc, #472]	@ (800b8b4 <_dtoa_r+0x5cc>)
 800b6da:	2200      	movs	r2, #0
 800b6dc:	f7f4 fdd6 	bl	800028c <__adddf3>
 800b6e0:	4605      	mov	r5, r0
 800b6e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b6e6:	2c00      	cmp	r4, #0
 800b6e8:	f040 808d 	bne.w	800b806 <_dtoa_r+0x51e>
 800b6ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b6f0:	4b71      	ldr	r3, [pc, #452]	@ (800b8b8 <_dtoa_r+0x5d0>)
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f7f4 fdc8 	bl	8000288 <__aeabi_dsub>
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	460b      	mov	r3, r1
 800b6fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b700:	462a      	mov	r2, r5
 800b702:	4633      	mov	r3, r6
 800b704:	f7f5 fa08 	bl	8000b18 <__aeabi_dcmpgt>
 800b708:	2800      	cmp	r0, #0
 800b70a:	f040 828b 	bne.w	800bc24 <_dtoa_r+0x93c>
 800b70e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b712:	462a      	mov	r2, r5
 800b714:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b718:	f7f5 f9e0 	bl	8000adc <__aeabi_dcmplt>
 800b71c:	2800      	cmp	r0, #0
 800b71e:	f040 8128 	bne.w	800b972 <_dtoa_r+0x68a>
 800b722:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b726:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b72a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	f2c0 815a 	blt.w	800b9e6 <_dtoa_r+0x6fe>
 800b732:	2f0e      	cmp	r7, #14
 800b734:	f300 8157 	bgt.w	800b9e6 <_dtoa_r+0x6fe>
 800b738:	4b5a      	ldr	r3, [pc, #360]	@ (800b8a4 <_dtoa_r+0x5bc>)
 800b73a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b73e:	ed93 7b00 	vldr	d7, [r3]
 800b742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b744:	2b00      	cmp	r3, #0
 800b746:	ed8d 7b00 	vstr	d7, [sp]
 800b74a:	da03      	bge.n	800b754 <_dtoa_r+0x46c>
 800b74c:	9b07      	ldr	r3, [sp, #28]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	f340 8101 	ble.w	800b956 <_dtoa_r+0x66e>
 800b754:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b758:	4656      	mov	r6, sl
 800b75a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b75e:	4620      	mov	r0, r4
 800b760:	4629      	mov	r1, r5
 800b762:	f7f5 f873 	bl	800084c <__aeabi_ddiv>
 800b766:	f7f5 f9f7 	bl	8000b58 <__aeabi_d2iz>
 800b76a:	4680      	mov	r8, r0
 800b76c:	f7f4 feda 	bl	8000524 <__aeabi_i2d>
 800b770:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b774:	f7f4 ff40 	bl	80005f8 <__aeabi_dmul>
 800b778:	4602      	mov	r2, r0
 800b77a:	460b      	mov	r3, r1
 800b77c:	4620      	mov	r0, r4
 800b77e:	4629      	mov	r1, r5
 800b780:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b784:	f7f4 fd80 	bl	8000288 <__aeabi_dsub>
 800b788:	f806 4b01 	strb.w	r4, [r6], #1
 800b78c:	9d07      	ldr	r5, [sp, #28]
 800b78e:	eba6 040a 	sub.w	r4, r6, sl
 800b792:	42a5      	cmp	r5, r4
 800b794:	4602      	mov	r2, r0
 800b796:	460b      	mov	r3, r1
 800b798:	f040 8117 	bne.w	800b9ca <_dtoa_r+0x6e2>
 800b79c:	f7f4 fd76 	bl	800028c <__adddf3>
 800b7a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7a4:	4604      	mov	r4, r0
 800b7a6:	460d      	mov	r5, r1
 800b7a8:	f7f5 f9b6 	bl	8000b18 <__aeabi_dcmpgt>
 800b7ac:	2800      	cmp	r0, #0
 800b7ae:	f040 80f9 	bne.w	800b9a4 <_dtoa_r+0x6bc>
 800b7b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7b6:	4620      	mov	r0, r4
 800b7b8:	4629      	mov	r1, r5
 800b7ba:	f7f5 f985 	bl	8000ac8 <__aeabi_dcmpeq>
 800b7be:	b118      	cbz	r0, 800b7c8 <_dtoa_r+0x4e0>
 800b7c0:	f018 0f01 	tst.w	r8, #1
 800b7c4:	f040 80ee 	bne.w	800b9a4 <_dtoa_r+0x6bc>
 800b7c8:	4649      	mov	r1, r9
 800b7ca:	4658      	mov	r0, fp
 800b7cc:	f000 fbda 	bl	800bf84 <_Bfree>
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	7033      	strb	r3, [r6, #0]
 800b7d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b7d6:	3701      	adds	r7, #1
 800b7d8:	601f      	str	r7, [r3, #0]
 800b7da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	f000 831d 	beq.w	800be1c <_dtoa_r+0xb34>
 800b7e2:	601e      	str	r6, [r3, #0]
 800b7e4:	e31a      	b.n	800be1c <_dtoa_r+0xb34>
 800b7e6:	07e2      	lsls	r2, r4, #31
 800b7e8:	d505      	bpl.n	800b7f6 <_dtoa_r+0x50e>
 800b7ea:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b7ee:	f7f4 ff03 	bl	80005f8 <__aeabi_dmul>
 800b7f2:	3601      	adds	r6, #1
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	1064      	asrs	r4, r4, #1
 800b7f8:	3508      	adds	r5, #8
 800b7fa:	e73f      	b.n	800b67c <_dtoa_r+0x394>
 800b7fc:	2602      	movs	r6, #2
 800b7fe:	e742      	b.n	800b686 <_dtoa_r+0x39e>
 800b800:	9c07      	ldr	r4, [sp, #28]
 800b802:	9704      	str	r7, [sp, #16]
 800b804:	e761      	b.n	800b6ca <_dtoa_r+0x3e2>
 800b806:	4b27      	ldr	r3, [pc, #156]	@ (800b8a4 <_dtoa_r+0x5bc>)
 800b808:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b80a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b80e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b812:	4454      	add	r4, sl
 800b814:	2900      	cmp	r1, #0
 800b816:	d053      	beq.n	800b8c0 <_dtoa_r+0x5d8>
 800b818:	4928      	ldr	r1, [pc, #160]	@ (800b8bc <_dtoa_r+0x5d4>)
 800b81a:	2000      	movs	r0, #0
 800b81c:	f7f5 f816 	bl	800084c <__aeabi_ddiv>
 800b820:	4633      	mov	r3, r6
 800b822:	462a      	mov	r2, r5
 800b824:	f7f4 fd30 	bl	8000288 <__aeabi_dsub>
 800b828:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b82c:	4656      	mov	r6, sl
 800b82e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b832:	f7f5 f991 	bl	8000b58 <__aeabi_d2iz>
 800b836:	4605      	mov	r5, r0
 800b838:	f7f4 fe74 	bl	8000524 <__aeabi_i2d>
 800b83c:	4602      	mov	r2, r0
 800b83e:	460b      	mov	r3, r1
 800b840:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b844:	f7f4 fd20 	bl	8000288 <__aeabi_dsub>
 800b848:	3530      	adds	r5, #48	@ 0x30
 800b84a:	4602      	mov	r2, r0
 800b84c:	460b      	mov	r3, r1
 800b84e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b852:	f806 5b01 	strb.w	r5, [r6], #1
 800b856:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b85a:	f7f5 f93f 	bl	8000adc <__aeabi_dcmplt>
 800b85e:	2800      	cmp	r0, #0
 800b860:	d171      	bne.n	800b946 <_dtoa_r+0x65e>
 800b862:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b866:	4911      	ldr	r1, [pc, #68]	@ (800b8ac <_dtoa_r+0x5c4>)
 800b868:	2000      	movs	r0, #0
 800b86a:	f7f4 fd0d 	bl	8000288 <__aeabi_dsub>
 800b86e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b872:	f7f5 f933 	bl	8000adc <__aeabi_dcmplt>
 800b876:	2800      	cmp	r0, #0
 800b878:	f040 8095 	bne.w	800b9a6 <_dtoa_r+0x6be>
 800b87c:	42a6      	cmp	r6, r4
 800b87e:	f43f af50 	beq.w	800b722 <_dtoa_r+0x43a>
 800b882:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b886:	4b0a      	ldr	r3, [pc, #40]	@ (800b8b0 <_dtoa_r+0x5c8>)
 800b888:	2200      	movs	r2, #0
 800b88a:	f7f4 feb5 	bl	80005f8 <__aeabi_dmul>
 800b88e:	4b08      	ldr	r3, [pc, #32]	@ (800b8b0 <_dtoa_r+0x5c8>)
 800b890:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b894:	2200      	movs	r2, #0
 800b896:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b89a:	f7f4 fead 	bl	80005f8 <__aeabi_dmul>
 800b89e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8a2:	e7c4      	b.n	800b82e <_dtoa_r+0x546>
 800b8a4:	0800ed60 	.word	0x0800ed60
 800b8a8:	0800ed38 	.word	0x0800ed38
 800b8ac:	3ff00000 	.word	0x3ff00000
 800b8b0:	40240000 	.word	0x40240000
 800b8b4:	401c0000 	.word	0x401c0000
 800b8b8:	40140000 	.word	0x40140000
 800b8bc:	3fe00000 	.word	0x3fe00000
 800b8c0:	4631      	mov	r1, r6
 800b8c2:	4628      	mov	r0, r5
 800b8c4:	f7f4 fe98 	bl	80005f8 <__aeabi_dmul>
 800b8c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b8cc:	9415      	str	r4, [sp, #84]	@ 0x54
 800b8ce:	4656      	mov	r6, sl
 800b8d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8d4:	f7f5 f940 	bl	8000b58 <__aeabi_d2iz>
 800b8d8:	4605      	mov	r5, r0
 800b8da:	f7f4 fe23 	bl	8000524 <__aeabi_i2d>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8e6:	f7f4 fccf 	bl	8000288 <__aeabi_dsub>
 800b8ea:	3530      	adds	r5, #48	@ 0x30
 800b8ec:	f806 5b01 	strb.w	r5, [r6], #1
 800b8f0:	4602      	mov	r2, r0
 800b8f2:	460b      	mov	r3, r1
 800b8f4:	42a6      	cmp	r6, r4
 800b8f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b8fa:	f04f 0200 	mov.w	r2, #0
 800b8fe:	d124      	bne.n	800b94a <_dtoa_r+0x662>
 800b900:	4bac      	ldr	r3, [pc, #688]	@ (800bbb4 <_dtoa_r+0x8cc>)
 800b902:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b906:	f7f4 fcc1 	bl	800028c <__adddf3>
 800b90a:	4602      	mov	r2, r0
 800b90c:	460b      	mov	r3, r1
 800b90e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b912:	f7f5 f901 	bl	8000b18 <__aeabi_dcmpgt>
 800b916:	2800      	cmp	r0, #0
 800b918:	d145      	bne.n	800b9a6 <_dtoa_r+0x6be>
 800b91a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b91e:	49a5      	ldr	r1, [pc, #660]	@ (800bbb4 <_dtoa_r+0x8cc>)
 800b920:	2000      	movs	r0, #0
 800b922:	f7f4 fcb1 	bl	8000288 <__aeabi_dsub>
 800b926:	4602      	mov	r2, r0
 800b928:	460b      	mov	r3, r1
 800b92a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b92e:	f7f5 f8d5 	bl	8000adc <__aeabi_dcmplt>
 800b932:	2800      	cmp	r0, #0
 800b934:	f43f aef5 	beq.w	800b722 <_dtoa_r+0x43a>
 800b938:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b93a:	1e73      	subs	r3, r6, #1
 800b93c:	9315      	str	r3, [sp, #84]	@ 0x54
 800b93e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b942:	2b30      	cmp	r3, #48	@ 0x30
 800b944:	d0f8      	beq.n	800b938 <_dtoa_r+0x650>
 800b946:	9f04      	ldr	r7, [sp, #16]
 800b948:	e73e      	b.n	800b7c8 <_dtoa_r+0x4e0>
 800b94a:	4b9b      	ldr	r3, [pc, #620]	@ (800bbb8 <_dtoa_r+0x8d0>)
 800b94c:	f7f4 fe54 	bl	80005f8 <__aeabi_dmul>
 800b950:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b954:	e7bc      	b.n	800b8d0 <_dtoa_r+0x5e8>
 800b956:	d10c      	bne.n	800b972 <_dtoa_r+0x68a>
 800b958:	4b98      	ldr	r3, [pc, #608]	@ (800bbbc <_dtoa_r+0x8d4>)
 800b95a:	2200      	movs	r2, #0
 800b95c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b960:	f7f4 fe4a 	bl	80005f8 <__aeabi_dmul>
 800b964:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b968:	f7f5 f8cc 	bl	8000b04 <__aeabi_dcmpge>
 800b96c:	2800      	cmp	r0, #0
 800b96e:	f000 8157 	beq.w	800bc20 <_dtoa_r+0x938>
 800b972:	2400      	movs	r4, #0
 800b974:	4625      	mov	r5, r4
 800b976:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b978:	43db      	mvns	r3, r3
 800b97a:	9304      	str	r3, [sp, #16]
 800b97c:	4656      	mov	r6, sl
 800b97e:	2700      	movs	r7, #0
 800b980:	4621      	mov	r1, r4
 800b982:	4658      	mov	r0, fp
 800b984:	f000 fafe 	bl	800bf84 <_Bfree>
 800b988:	2d00      	cmp	r5, #0
 800b98a:	d0dc      	beq.n	800b946 <_dtoa_r+0x65e>
 800b98c:	b12f      	cbz	r7, 800b99a <_dtoa_r+0x6b2>
 800b98e:	42af      	cmp	r7, r5
 800b990:	d003      	beq.n	800b99a <_dtoa_r+0x6b2>
 800b992:	4639      	mov	r1, r7
 800b994:	4658      	mov	r0, fp
 800b996:	f000 faf5 	bl	800bf84 <_Bfree>
 800b99a:	4629      	mov	r1, r5
 800b99c:	4658      	mov	r0, fp
 800b99e:	f000 faf1 	bl	800bf84 <_Bfree>
 800b9a2:	e7d0      	b.n	800b946 <_dtoa_r+0x65e>
 800b9a4:	9704      	str	r7, [sp, #16]
 800b9a6:	4633      	mov	r3, r6
 800b9a8:	461e      	mov	r6, r3
 800b9aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9ae:	2a39      	cmp	r2, #57	@ 0x39
 800b9b0:	d107      	bne.n	800b9c2 <_dtoa_r+0x6da>
 800b9b2:	459a      	cmp	sl, r3
 800b9b4:	d1f8      	bne.n	800b9a8 <_dtoa_r+0x6c0>
 800b9b6:	9a04      	ldr	r2, [sp, #16]
 800b9b8:	3201      	adds	r2, #1
 800b9ba:	9204      	str	r2, [sp, #16]
 800b9bc:	2230      	movs	r2, #48	@ 0x30
 800b9be:	f88a 2000 	strb.w	r2, [sl]
 800b9c2:	781a      	ldrb	r2, [r3, #0]
 800b9c4:	3201      	adds	r2, #1
 800b9c6:	701a      	strb	r2, [r3, #0]
 800b9c8:	e7bd      	b.n	800b946 <_dtoa_r+0x65e>
 800b9ca:	4b7b      	ldr	r3, [pc, #492]	@ (800bbb8 <_dtoa_r+0x8d0>)
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	f7f4 fe13 	bl	80005f8 <__aeabi_dmul>
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	4604      	mov	r4, r0
 800b9d8:	460d      	mov	r5, r1
 800b9da:	f7f5 f875 	bl	8000ac8 <__aeabi_dcmpeq>
 800b9de:	2800      	cmp	r0, #0
 800b9e0:	f43f aebb 	beq.w	800b75a <_dtoa_r+0x472>
 800b9e4:	e6f0      	b.n	800b7c8 <_dtoa_r+0x4e0>
 800b9e6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b9e8:	2a00      	cmp	r2, #0
 800b9ea:	f000 80db 	beq.w	800bba4 <_dtoa_r+0x8bc>
 800b9ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9f0:	2a01      	cmp	r2, #1
 800b9f2:	f300 80bf 	bgt.w	800bb74 <_dtoa_r+0x88c>
 800b9f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b9f8:	2a00      	cmp	r2, #0
 800b9fa:	f000 80b7 	beq.w	800bb6c <_dtoa_r+0x884>
 800b9fe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ba02:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ba04:	4646      	mov	r6, r8
 800ba06:	9a08      	ldr	r2, [sp, #32]
 800ba08:	2101      	movs	r1, #1
 800ba0a:	441a      	add	r2, r3
 800ba0c:	4658      	mov	r0, fp
 800ba0e:	4498      	add	r8, r3
 800ba10:	9208      	str	r2, [sp, #32]
 800ba12:	f000 fbb5 	bl	800c180 <__i2b>
 800ba16:	4605      	mov	r5, r0
 800ba18:	b15e      	cbz	r6, 800ba32 <_dtoa_r+0x74a>
 800ba1a:	9b08      	ldr	r3, [sp, #32]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	dd08      	ble.n	800ba32 <_dtoa_r+0x74a>
 800ba20:	42b3      	cmp	r3, r6
 800ba22:	9a08      	ldr	r2, [sp, #32]
 800ba24:	bfa8      	it	ge
 800ba26:	4633      	movge	r3, r6
 800ba28:	eba8 0803 	sub.w	r8, r8, r3
 800ba2c:	1af6      	subs	r6, r6, r3
 800ba2e:	1ad3      	subs	r3, r2, r3
 800ba30:	9308      	str	r3, [sp, #32]
 800ba32:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba34:	b1f3      	cbz	r3, 800ba74 <_dtoa_r+0x78c>
 800ba36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	f000 80b7 	beq.w	800bbac <_dtoa_r+0x8c4>
 800ba3e:	b18c      	cbz	r4, 800ba64 <_dtoa_r+0x77c>
 800ba40:	4629      	mov	r1, r5
 800ba42:	4622      	mov	r2, r4
 800ba44:	4658      	mov	r0, fp
 800ba46:	f000 fc5b 	bl	800c300 <__pow5mult>
 800ba4a:	464a      	mov	r2, r9
 800ba4c:	4601      	mov	r1, r0
 800ba4e:	4605      	mov	r5, r0
 800ba50:	4658      	mov	r0, fp
 800ba52:	f000 fbab 	bl	800c1ac <__multiply>
 800ba56:	4649      	mov	r1, r9
 800ba58:	9004      	str	r0, [sp, #16]
 800ba5a:	4658      	mov	r0, fp
 800ba5c:	f000 fa92 	bl	800bf84 <_Bfree>
 800ba60:	9b04      	ldr	r3, [sp, #16]
 800ba62:	4699      	mov	r9, r3
 800ba64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba66:	1b1a      	subs	r2, r3, r4
 800ba68:	d004      	beq.n	800ba74 <_dtoa_r+0x78c>
 800ba6a:	4649      	mov	r1, r9
 800ba6c:	4658      	mov	r0, fp
 800ba6e:	f000 fc47 	bl	800c300 <__pow5mult>
 800ba72:	4681      	mov	r9, r0
 800ba74:	2101      	movs	r1, #1
 800ba76:	4658      	mov	r0, fp
 800ba78:	f000 fb82 	bl	800c180 <__i2b>
 800ba7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba7e:	4604      	mov	r4, r0
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	f000 81cf 	beq.w	800be24 <_dtoa_r+0xb3c>
 800ba86:	461a      	mov	r2, r3
 800ba88:	4601      	mov	r1, r0
 800ba8a:	4658      	mov	r0, fp
 800ba8c:	f000 fc38 	bl	800c300 <__pow5mult>
 800ba90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba92:	2b01      	cmp	r3, #1
 800ba94:	4604      	mov	r4, r0
 800ba96:	f300 8095 	bgt.w	800bbc4 <_dtoa_r+0x8dc>
 800ba9a:	9b02      	ldr	r3, [sp, #8]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	f040 8087 	bne.w	800bbb0 <_dtoa_r+0x8c8>
 800baa2:	9b03      	ldr	r3, [sp, #12]
 800baa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	f040 8089 	bne.w	800bbc0 <_dtoa_r+0x8d8>
 800baae:	9b03      	ldr	r3, [sp, #12]
 800bab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bab4:	0d1b      	lsrs	r3, r3, #20
 800bab6:	051b      	lsls	r3, r3, #20
 800bab8:	b12b      	cbz	r3, 800bac6 <_dtoa_r+0x7de>
 800baba:	9b08      	ldr	r3, [sp, #32]
 800babc:	3301      	adds	r3, #1
 800babe:	9308      	str	r3, [sp, #32]
 800bac0:	f108 0801 	add.w	r8, r8, #1
 800bac4:	2301      	movs	r3, #1
 800bac6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bac8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800baca:	2b00      	cmp	r3, #0
 800bacc:	f000 81b0 	beq.w	800be30 <_dtoa_r+0xb48>
 800bad0:	6923      	ldr	r3, [r4, #16]
 800bad2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bad6:	6918      	ldr	r0, [r3, #16]
 800bad8:	f000 fb06 	bl	800c0e8 <__hi0bits>
 800badc:	f1c0 0020 	rsb	r0, r0, #32
 800bae0:	9b08      	ldr	r3, [sp, #32]
 800bae2:	4418      	add	r0, r3
 800bae4:	f010 001f 	ands.w	r0, r0, #31
 800bae8:	d077      	beq.n	800bbda <_dtoa_r+0x8f2>
 800baea:	f1c0 0320 	rsb	r3, r0, #32
 800baee:	2b04      	cmp	r3, #4
 800baf0:	dd6b      	ble.n	800bbca <_dtoa_r+0x8e2>
 800baf2:	9b08      	ldr	r3, [sp, #32]
 800baf4:	f1c0 001c 	rsb	r0, r0, #28
 800baf8:	4403      	add	r3, r0
 800bafa:	4480      	add	r8, r0
 800bafc:	4406      	add	r6, r0
 800bafe:	9308      	str	r3, [sp, #32]
 800bb00:	f1b8 0f00 	cmp.w	r8, #0
 800bb04:	dd05      	ble.n	800bb12 <_dtoa_r+0x82a>
 800bb06:	4649      	mov	r1, r9
 800bb08:	4642      	mov	r2, r8
 800bb0a:	4658      	mov	r0, fp
 800bb0c:	f000 fc52 	bl	800c3b4 <__lshift>
 800bb10:	4681      	mov	r9, r0
 800bb12:	9b08      	ldr	r3, [sp, #32]
 800bb14:	2b00      	cmp	r3, #0
 800bb16:	dd05      	ble.n	800bb24 <_dtoa_r+0x83c>
 800bb18:	4621      	mov	r1, r4
 800bb1a:	461a      	mov	r2, r3
 800bb1c:	4658      	mov	r0, fp
 800bb1e:	f000 fc49 	bl	800c3b4 <__lshift>
 800bb22:	4604      	mov	r4, r0
 800bb24:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d059      	beq.n	800bbde <_dtoa_r+0x8f6>
 800bb2a:	4621      	mov	r1, r4
 800bb2c:	4648      	mov	r0, r9
 800bb2e:	f000 fcad 	bl	800c48c <__mcmp>
 800bb32:	2800      	cmp	r0, #0
 800bb34:	da53      	bge.n	800bbde <_dtoa_r+0x8f6>
 800bb36:	1e7b      	subs	r3, r7, #1
 800bb38:	9304      	str	r3, [sp, #16]
 800bb3a:	4649      	mov	r1, r9
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	220a      	movs	r2, #10
 800bb40:	4658      	mov	r0, fp
 800bb42:	f000 fa41 	bl	800bfc8 <__multadd>
 800bb46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb48:	4681      	mov	r9, r0
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	f000 8172 	beq.w	800be34 <_dtoa_r+0xb4c>
 800bb50:	2300      	movs	r3, #0
 800bb52:	4629      	mov	r1, r5
 800bb54:	220a      	movs	r2, #10
 800bb56:	4658      	mov	r0, fp
 800bb58:	f000 fa36 	bl	800bfc8 <__multadd>
 800bb5c:	9b00      	ldr	r3, [sp, #0]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	4605      	mov	r5, r0
 800bb62:	dc67      	bgt.n	800bc34 <_dtoa_r+0x94c>
 800bb64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb66:	2b02      	cmp	r3, #2
 800bb68:	dc41      	bgt.n	800bbee <_dtoa_r+0x906>
 800bb6a:	e063      	b.n	800bc34 <_dtoa_r+0x94c>
 800bb6c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bb6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bb72:	e746      	b.n	800ba02 <_dtoa_r+0x71a>
 800bb74:	9b07      	ldr	r3, [sp, #28]
 800bb76:	1e5c      	subs	r4, r3, #1
 800bb78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb7a:	42a3      	cmp	r3, r4
 800bb7c:	bfbf      	itttt	lt
 800bb7e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800bb80:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800bb82:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800bb84:	1ae3      	sublt	r3, r4, r3
 800bb86:	bfb4      	ite	lt
 800bb88:	18d2      	addlt	r2, r2, r3
 800bb8a:	1b1c      	subge	r4, r3, r4
 800bb8c:	9b07      	ldr	r3, [sp, #28]
 800bb8e:	bfbc      	itt	lt
 800bb90:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800bb92:	2400      	movlt	r4, #0
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	bfb5      	itete	lt
 800bb98:	eba8 0603 	sublt.w	r6, r8, r3
 800bb9c:	9b07      	ldrge	r3, [sp, #28]
 800bb9e:	2300      	movlt	r3, #0
 800bba0:	4646      	movge	r6, r8
 800bba2:	e730      	b.n	800ba06 <_dtoa_r+0x71e>
 800bba4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bba6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bba8:	4646      	mov	r6, r8
 800bbaa:	e735      	b.n	800ba18 <_dtoa_r+0x730>
 800bbac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbae:	e75c      	b.n	800ba6a <_dtoa_r+0x782>
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	e788      	b.n	800bac6 <_dtoa_r+0x7de>
 800bbb4:	3fe00000 	.word	0x3fe00000
 800bbb8:	40240000 	.word	0x40240000
 800bbbc:	40140000 	.word	0x40140000
 800bbc0:	9b02      	ldr	r3, [sp, #8]
 800bbc2:	e780      	b.n	800bac6 <_dtoa_r+0x7de>
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bbc8:	e782      	b.n	800bad0 <_dtoa_r+0x7e8>
 800bbca:	d099      	beq.n	800bb00 <_dtoa_r+0x818>
 800bbcc:	9a08      	ldr	r2, [sp, #32]
 800bbce:	331c      	adds	r3, #28
 800bbd0:	441a      	add	r2, r3
 800bbd2:	4498      	add	r8, r3
 800bbd4:	441e      	add	r6, r3
 800bbd6:	9208      	str	r2, [sp, #32]
 800bbd8:	e792      	b.n	800bb00 <_dtoa_r+0x818>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	e7f6      	b.n	800bbcc <_dtoa_r+0x8e4>
 800bbde:	9b07      	ldr	r3, [sp, #28]
 800bbe0:	9704      	str	r7, [sp, #16]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	dc20      	bgt.n	800bc28 <_dtoa_r+0x940>
 800bbe6:	9300      	str	r3, [sp, #0]
 800bbe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbea:	2b02      	cmp	r3, #2
 800bbec:	dd1e      	ble.n	800bc2c <_dtoa_r+0x944>
 800bbee:	9b00      	ldr	r3, [sp, #0]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	f47f aec0 	bne.w	800b976 <_dtoa_r+0x68e>
 800bbf6:	4621      	mov	r1, r4
 800bbf8:	2205      	movs	r2, #5
 800bbfa:	4658      	mov	r0, fp
 800bbfc:	f000 f9e4 	bl	800bfc8 <__multadd>
 800bc00:	4601      	mov	r1, r0
 800bc02:	4604      	mov	r4, r0
 800bc04:	4648      	mov	r0, r9
 800bc06:	f000 fc41 	bl	800c48c <__mcmp>
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	f77f aeb3 	ble.w	800b976 <_dtoa_r+0x68e>
 800bc10:	4656      	mov	r6, sl
 800bc12:	2331      	movs	r3, #49	@ 0x31
 800bc14:	f806 3b01 	strb.w	r3, [r6], #1
 800bc18:	9b04      	ldr	r3, [sp, #16]
 800bc1a:	3301      	adds	r3, #1
 800bc1c:	9304      	str	r3, [sp, #16]
 800bc1e:	e6ae      	b.n	800b97e <_dtoa_r+0x696>
 800bc20:	9c07      	ldr	r4, [sp, #28]
 800bc22:	9704      	str	r7, [sp, #16]
 800bc24:	4625      	mov	r5, r4
 800bc26:	e7f3      	b.n	800bc10 <_dtoa_r+0x928>
 800bc28:	9b07      	ldr	r3, [sp, #28]
 800bc2a:	9300      	str	r3, [sp, #0]
 800bc2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	f000 8104 	beq.w	800be3c <_dtoa_r+0xb54>
 800bc34:	2e00      	cmp	r6, #0
 800bc36:	dd05      	ble.n	800bc44 <_dtoa_r+0x95c>
 800bc38:	4629      	mov	r1, r5
 800bc3a:	4632      	mov	r2, r6
 800bc3c:	4658      	mov	r0, fp
 800bc3e:	f000 fbb9 	bl	800c3b4 <__lshift>
 800bc42:	4605      	mov	r5, r0
 800bc44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d05a      	beq.n	800bd00 <_dtoa_r+0xa18>
 800bc4a:	6869      	ldr	r1, [r5, #4]
 800bc4c:	4658      	mov	r0, fp
 800bc4e:	f000 f959 	bl	800bf04 <_Balloc>
 800bc52:	4606      	mov	r6, r0
 800bc54:	b928      	cbnz	r0, 800bc62 <_dtoa_r+0x97a>
 800bc56:	4b84      	ldr	r3, [pc, #528]	@ (800be68 <_dtoa_r+0xb80>)
 800bc58:	4602      	mov	r2, r0
 800bc5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc5e:	f7ff bb5a 	b.w	800b316 <_dtoa_r+0x2e>
 800bc62:	692a      	ldr	r2, [r5, #16]
 800bc64:	3202      	adds	r2, #2
 800bc66:	0092      	lsls	r2, r2, #2
 800bc68:	f105 010c 	add.w	r1, r5, #12
 800bc6c:	300c      	adds	r0, #12
 800bc6e:	f7ff fa9e 	bl	800b1ae <memcpy>
 800bc72:	2201      	movs	r2, #1
 800bc74:	4631      	mov	r1, r6
 800bc76:	4658      	mov	r0, fp
 800bc78:	f000 fb9c 	bl	800c3b4 <__lshift>
 800bc7c:	f10a 0301 	add.w	r3, sl, #1
 800bc80:	9307      	str	r3, [sp, #28]
 800bc82:	9b00      	ldr	r3, [sp, #0]
 800bc84:	4453      	add	r3, sl
 800bc86:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc88:	9b02      	ldr	r3, [sp, #8]
 800bc8a:	f003 0301 	and.w	r3, r3, #1
 800bc8e:	462f      	mov	r7, r5
 800bc90:	930a      	str	r3, [sp, #40]	@ 0x28
 800bc92:	4605      	mov	r5, r0
 800bc94:	9b07      	ldr	r3, [sp, #28]
 800bc96:	4621      	mov	r1, r4
 800bc98:	3b01      	subs	r3, #1
 800bc9a:	4648      	mov	r0, r9
 800bc9c:	9300      	str	r3, [sp, #0]
 800bc9e:	f7ff fa9b 	bl	800b1d8 <quorem>
 800bca2:	4639      	mov	r1, r7
 800bca4:	9002      	str	r0, [sp, #8]
 800bca6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bcaa:	4648      	mov	r0, r9
 800bcac:	f000 fbee 	bl	800c48c <__mcmp>
 800bcb0:	462a      	mov	r2, r5
 800bcb2:	9008      	str	r0, [sp, #32]
 800bcb4:	4621      	mov	r1, r4
 800bcb6:	4658      	mov	r0, fp
 800bcb8:	f000 fc04 	bl	800c4c4 <__mdiff>
 800bcbc:	68c2      	ldr	r2, [r0, #12]
 800bcbe:	4606      	mov	r6, r0
 800bcc0:	bb02      	cbnz	r2, 800bd04 <_dtoa_r+0xa1c>
 800bcc2:	4601      	mov	r1, r0
 800bcc4:	4648      	mov	r0, r9
 800bcc6:	f000 fbe1 	bl	800c48c <__mcmp>
 800bcca:	4602      	mov	r2, r0
 800bccc:	4631      	mov	r1, r6
 800bcce:	4658      	mov	r0, fp
 800bcd0:	920e      	str	r2, [sp, #56]	@ 0x38
 800bcd2:	f000 f957 	bl	800bf84 <_Bfree>
 800bcd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcd8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bcda:	9e07      	ldr	r6, [sp, #28]
 800bcdc:	ea43 0102 	orr.w	r1, r3, r2
 800bce0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bce2:	4319      	orrs	r1, r3
 800bce4:	d110      	bne.n	800bd08 <_dtoa_r+0xa20>
 800bce6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bcea:	d029      	beq.n	800bd40 <_dtoa_r+0xa58>
 800bcec:	9b08      	ldr	r3, [sp, #32]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	dd02      	ble.n	800bcf8 <_dtoa_r+0xa10>
 800bcf2:	9b02      	ldr	r3, [sp, #8]
 800bcf4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bcf8:	9b00      	ldr	r3, [sp, #0]
 800bcfa:	f883 8000 	strb.w	r8, [r3]
 800bcfe:	e63f      	b.n	800b980 <_dtoa_r+0x698>
 800bd00:	4628      	mov	r0, r5
 800bd02:	e7bb      	b.n	800bc7c <_dtoa_r+0x994>
 800bd04:	2201      	movs	r2, #1
 800bd06:	e7e1      	b.n	800bccc <_dtoa_r+0x9e4>
 800bd08:	9b08      	ldr	r3, [sp, #32]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	db04      	blt.n	800bd18 <_dtoa_r+0xa30>
 800bd0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd10:	430b      	orrs	r3, r1
 800bd12:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bd14:	430b      	orrs	r3, r1
 800bd16:	d120      	bne.n	800bd5a <_dtoa_r+0xa72>
 800bd18:	2a00      	cmp	r2, #0
 800bd1a:	dded      	ble.n	800bcf8 <_dtoa_r+0xa10>
 800bd1c:	4649      	mov	r1, r9
 800bd1e:	2201      	movs	r2, #1
 800bd20:	4658      	mov	r0, fp
 800bd22:	f000 fb47 	bl	800c3b4 <__lshift>
 800bd26:	4621      	mov	r1, r4
 800bd28:	4681      	mov	r9, r0
 800bd2a:	f000 fbaf 	bl	800c48c <__mcmp>
 800bd2e:	2800      	cmp	r0, #0
 800bd30:	dc03      	bgt.n	800bd3a <_dtoa_r+0xa52>
 800bd32:	d1e1      	bne.n	800bcf8 <_dtoa_r+0xa10>
 800bd34:	f018 0f01 	tst.w	r8, #1
 800bd38:	d0de      	beq.n	800bcf8 <_dtoa_r+0xa10>
 800bd3a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bd3e:	d1d8      	bne.n	800bcf2 <_dtoa_r+0xa0a>
 800bd40:	9a00      	ldr	r2, [sp, #0]
 800bd42:	2339      	movs	r3, #57	@ 0x39
 800bd44:	7013      	strb	r3, [r2, #0]
 800bd46:	4633      	mov	r3, r6
 800bd48:	461e      	mov	r6, r3
 800bd4a:	3b01      	subs	r3, #1
 800bd4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bd50:	2a39      	cmp	r2, #57	@ 0x39
 800bd52:	d052      	beq.n	800bdfa <_dtoa_r+0xb12>
 800bd54:	3201      	adds	r2, #1
 800bd56:	701a      	strb	r2, [r3, #0]
 800bd58:	e612      	b.n	800b980 <_dtoa_r+0x698>
 800bd5a:	2a00      	cmp	r2, #0
 800bd5c:	dd07      	ble.n	800bd6e <_dtoa_r+0xa86>
 800bd5e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bd62:	d0ed      	beq.n	800bd40 <_dtoa_r+0xa58>
 800bd64:	9a00      	ldr	r2, [sp, #0]
 800bd66:	f108 0301 	add.w	r3, r8, #1
 800bd6a:	7013      	strb	r3, [r2, #0]
 800bd6c:	e608      	b.n	800b980 <_dtoa_r+0x698>
 800bd6e:	9b07      	ldr	r3, [sp, #28]
 800bd70:	9a07      	ldr	r2, [sp, #28]
 800bd72:	f803 8c01 	strb.w	r8, [r3, #-1]
 800bd76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd78:	4293      	cmp	r3, r2
 800bd7a:	d028      	beq.n	800bdce <_dtoa_r+0xae6>
 800bd7c:	4649      	mov	r1, r9
 800bd7e:	2300      	movs	r3, #0
 800bd80:	220a      	movs	r2, #10
 800bd82:	4658      	mov	r0, fp
 800bd84:	f000 f920 	bl	800bfc8 <__multadd>
 800bd88:	42af      	cmp	r7, r5
 800bd8a:	4681      	mov	r9, r0
 800bd8c:	f04f 0300 	mov.w	r3, #0
 800bd90:	f04f 020a 	mov.w	r2, #10
 800bd94:	4639      	mov	r1, r7
 800bd96:	4658      	mov	r0, fp
 800bd98:	d107      	bne.n	800bdaa <_dtoa_r+0xac2>
 800bd9a:	f000 f915 	bl	800bfc8 <__multadd>
 800bd9e:	4607      	mov	r7, r0
 800bda0:	4605      	mov	r5, r0
 800bda2:	9b07      	ldr	r3, [sp, #28]
 800bda4:	3301      	adds	r3, #1
 800bda6:	9307      	str	r3, [sp, #28]
 800bda8:	e774      	b.n	800bc94 <_dtoa_r+0x9ac>
 800bdaa:	f000 f90d 	bl	800bfc8 <__multadd>
 800bdae:	4629      	mov	r1, r5
 800bdb0:	4607      	mov	r7, r0
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	220a      	movs	r2, #10
 800bdb6:	4658      	mov	r0, fp
 800bdb8:	f000 f906 	bl	800bfc8 <__multadd>
 800bdbc:	4605      	mov	r5, r0
 800bdbe:	e7f0      	b.n	800bda2 <_dtoa_r+0xaba>
 800bdc0:	9b00      	ldr	r3, [sp, #0]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	bfcc      	ite	gt
 800bdc6:	461e      	movgt	r6, r3
 800bdc8:	2601      	movle	r6, #1
 800bdca:	4456      	add	r6, sl
 800bdcc:	2700      	movs	r7, #0
 800bdce:	4649      	mov	r1, r9
 800bdd0:	2201      	movs	r2, #1
 800bdd2:	4658      	mov	r0, fp
 800bdd4:	f000 faee 	bl	800c3b4 <__lshift>
 800bdd8:	4621      	mov	r1, r4
 800bdda:	4681      	mov	r9, r0
 800bddc:	f000 fb56 	bl	800c48c <__mcmp>
 800bde0:	2800      	cmp	r0, #0
 800bde2:	dcb0      	bgt.n	800bd46 <_dtoa_r+0xa5e>
 800bde4:	d102      	bne.n	800bdec <_dtoa_r+0xb04>
 800bde6:	f018 0f01 	tst.w	r8, #1
 800bdea:	d1ac      	bne.n	800bd46 <_dtoa_r+0xa5e>
 800bdec:	4633      	mov	r3, r6
 800bdee:	461e      	mov	r6, r3
 800bdf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bdf4:	2a30      	cmp	r2, #48	@ 0x30
 800bdf6:	d0fa      	beq.n	800bdee <_dtoa_r+0xb06>
 800bdf8:	e5c2      	b.n	800b980 <_dtoa_r+0x698>
 800bdfa:	459a      	cmp	sl, r3
 800bdfc:	d1a4      	bne.n	800bd48 <_dtoa_r+0xa60>
 800bdfe:	9b04      	ldr	r3, [sp, #16]
 800be00:	3301      	adds	r3, #1
 800be02:	9304      	str	r3, [sp, #16]
 800be04:	2331      	movs	r3, #49	@ 0x31
 800be06:	f88a 3000 	strb.w	r3, [sl]
 800be0a:	e5b9      	b.n	800b980 <_dtoa_r+0x698>
 800be0c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be0e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800be6c <_dtoa_r+0xb84>
 800be12:	b11b      	cbz	r3, 800be1c <_dtoa_r+0xb34>
 800be14:	f10a 0308 	add.w	r3, sl, #8
 800be18:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800be1a:	6013      	str	r3, [r2, #0]
 800be1c:	4650      	mov	r0, sl
 800be1e:	b019      	add	sp, #100	@ 0x64
 800be20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be26:	2b01      	cmp	r3, #1
 800be28:	f77f ae37 	ble.w	800ba9a <_dtoa_r+0x7b2>
 800be2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800be30:	2001      	movs	r0, #1
 800be32:	e655      	b.n	800bae0 <_dtoa_r+0x7f8>
 800be34:	9b00      	ldr	r3, [sp, #0]
 800be36:	2b00      	cmp	r3, #0
 800be38:	f77f aed6 	ble.w	800bbe8 <_dtoa_r+0x900>
 800be3c:	4656      	mov	r6, sl
 800be3e:	4621      	mov	r1, r4
 800be40:	4648      	mov	r0, r9
 800be42:	f7ff f9c9 	bl	800b1d8 <quorem>
 800be46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800be4a:	f806 8b01 	strb.w	r8, [r6], #1
 800be4e:	9b00      	ldr	r3, [sp, #0]
 800be50:	eba6 020a 	sub.w	r2, r6, sl
 800be54:	4293      	cmp	r3, r2
 800be56:	ddb3      	ble.n	800bdc0 <_dtoa_r+0xad8>
 800be58:	4649      	mov	r1, r9
 800be5a:	2300      	movs	r3, #0
 800be5c:	220a      	movs	r2, #10
 800be5e:	4658      	mov	r0, fp
 800be60:	f000 f8b2 	bl	800bfc8 <__multadd>
 800be64:	4681      	mov	r9, r0
 800be66:	e7ea      	b.n	800be3e <_dtoa_r+0xb56>
 800be68:	0800ecc1 	.word	0x0800ecc1
 800be6c:	0800ec45 	.word	0x0800ec45

0800be70 <_free_r>:
 800be70:	b538      	push	{r3, r4, r5, lr}
 800be72:	4605      	mov	r5, r0
 800be74:	2900      	cmp	r1, #0
 800be76:	d041      	beq.n	800befc <_free_r+0x8c>
 800be78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be7c:	1f0c      	subs	r4, r1, #4
 800be7e:	2b00      	cmp	r3, #0
 800be80:	bfb8      	it	lt
 800be82:	18e4      	addlt	r4, r4, r3
 800be84:	f7fe f92e 	bl	800a0e4 <__malloc_lock>
 800be88:	4a1d      	ldr	r2, [pc, #116]	@ (800bf00 <_free_r+0x90>)
 800be8a:	6813      	ldr	r3, [r2, #0]
 800be8c:	b933      	cbnz	r3, 800be9c <_free_r+0x2c>
 800be8e:	6063      	str	r3, [r4, #4]
 800be90:	6014      	str	r4, [r2, #0]
 800be92:	4628      	mov	r0, r5
 800be94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be98:	f7fe b92a 	b.w	800a0f0 <__malloc_unlock>
 800be9c:	42a3      	cmp	r3, r4
 800be9e:	d908      	bls.n	800beb2 <_free_r+0x42>
 800bea0:	6820      	ldr	r0, [r4, #0]
 800bea2:	1821      	adds	r1, r4, r0
 800bea4:	428b      	cmp	r3, r1
 800bea6:	bf01      	itttt	eq
 800bea8:	6819      	ldreq	r1, [r3, #0]
 800beaa:	685b      	ldreq	r3, [r3, #4]
 800beac:	1809      	addeq	r1, r1, r0
 800beae:	6021      	streq	r1, [r4, #0]
 800beb0:	e7ed      	b.n	800be8e <_free_r+0x1e>
 800beb2:	461a      	mov	r2, r3
 800beb4:	685b      	ldr	r3, [r3, #4]
 800beb6:	b10b      	cbz	r3, 800bebc <_free_r+0x4c>
 800beb8:	42a3      	cmp	r3, r4
 800beba:	d9fa      	bls.n	800beb2 <_free_r+0x42>
 800bebc:	6811      	ldr	r1, [r2, #0]
 800bebe:	1850      	adds	r0, r2, r1
 800bec0:	42a0      	cmp	r0, r4
 800bec2:	d10b      	bne.n	800bedc <_free_r+0x6c>
 800bec4:	6820      	ldr	r0, [r4, #0]
 800bec6:	4401      	add	r1, r0
 800bec8:	1850      	adds	r0, r2, r1
 800beca:	4283      	cmp	r3, r0
 800becc:	6011      	str	r1, [r2, #0]
 800bece:	d1e0      	bne.n	800be92 <_free_r+0x22>
 800bed0:	6818      	ldr	r0, [r3, #0]
 800bed2:	685b      	ldr	r3, [r3, #4]
 800bed4:	6053      	str	r3, [r2, #4]
 800bed6:	4408      	add	r0, r1
 800bed8:	6010      	str	r0, [r2, #0]
 800beda:	e7da      	b.n	800be92 <_free_r+0x22>
 800bedc:	d902      	bls.n	800bee4 <_free_r+0x74>
 800bede:	230c      	movs	r3, #12
 800bee0:	602b      	str	r3, [r5, #0]
 800bee2:	e7d6      	b.n	800be92 <_free_r+0x22>
 800bee4:	6820      	ldr	r0, [r4, #0]
 800bee6:	1821      	adds	r1, r4, r0
 800bee8:	428b      	cmp	r3, r1
 800beea:	bf04      	itt	eq
 800beec:	6819      	ldreq	r1, [r3, #0]
 800beee:	685b      	ldreq	r3, [r3, #4]
 800bef0:	6063      	str	r3, [r4, #4]
 800bef2:	bf04      	itt	eq
 800bef4:	1809      	addeq	r1, r1, r0
 800bef6:	6021      	streq	r1, [r4, #0]
 800bef8:	6054      	str	r4, [r2, #4]
 800befa:	e7ca      	b.n	800be92 <_free_r+0x22>
 800befc:	bd38      	pop	{r3, r4, r5, pc}
 800befe:	bf00      	nop
 800bf00:	20000850 	.word	0x20000850

0800bf04 <_Balloc>:
 800bf04:	b570      	push	{r4, r5, r6, lr}
 800bf06:	69c6      	ldr	r6, [r0, #28]
 800bf08:	4604      	mov	r4, r0
 800bf0a:	460d      	mov	r5, r1
 800bf0c:	b976      	cbnz	r6, 800bf2c <_Balloc+0x28>
 800bf0e:	2010      	movs	r0, #16
 800bf10:	f7fe f836 	bl	8009f80 <malloc>
 800bf14:	4602      	mov	r2, r0
 800bf16:	61e0      	str	r0, [r4, #28]
 800bf18:	b920      	cbnz	r0, 800bf24 <_Balloc+0x20>
 800bf1a:	4b18      	ldr	r3, [pc, #96]	@ (800bf7c <_Balloc+0x78>)
 800bf1c:	4818      	ldr	r0, [pc, #96]	@ (800bf80 <_Balloc+0x7c>)
 800bf1e:	216b      	movs	r1, #107	@ 0x6b
 800bf20:	f001 ff36 	bl	800dd90 <__assert_func>
 800bf24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf28:	6006      	str	r6, [r0, #0]
 800bf2a:	60c6      	str	r6, [r0, #12]
 800bf2c:	69e6      	ldr	r6, [r4, #28]
 800bf2e:	68f3      	ldr	r3, [r6, #12]
 800bf30:	b183      	cbz	r3, 800bf54 <_Balloc+0x50>
 800bf32:	69e3      	ldr	r3, [r4, #28]
 800bf34:	68db      	ldr	r3, [r3, #12]
 800bf36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf3a:	b9b8      	cbnz	r0, 800bf6c <_Balloc+0x68>
 800bf3c:	2101      	movs	r1, #1
 800bf3e:	fa01 f605 	lsl.w	r6, r1, r5
 800bf42:	1d72      	adds	r2, r6, #5
 800bf44:	0092      	lsls	r2, r2, #2
 800bf46:	4620      	mov	r0, r4
 800bf48:	f7fe f806 	bl	8009f58 <_calloc_r>
 800bf4c:	b160      	cbz	r0, 800bf68 <_Balloc+0x64>
 800bf4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf52:	e00e      	b.n	800bf72 <_Balloc+0x6e>
 800bf54:	2221      	movs	r2, #33	@ 0x21
 800bf56:	2104      	movs	r1, #4
 800bf58:	4620      	mov	r0, r4
 800bf5a:	f7fd fffd 	bl	8009f58 <_calloc_r>
 800bf5e:	69e3      	ldr	r3, [r4, #28]
 800bf60:	60f0      	str	r0, [r6, #12]
 800bf62:	68db      	ldr	r3, [r3, #12]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d1e4      	bne.n	800bf32 <_Balloc+0x2e>
 800bf68:	2000      	movs	r0, #0
 800bf6a:	bd70      	pop	{r4, r5, r6, pc}
 800bf6c:	6802      	ldr	r2, [r0, #0]
 800bf6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bf72:	2300      	movs	r3, #0
 800bf74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bf78:	e7f7      	b.n	800bf6a <_Balloc+0x66>
 800bf7a:	bf00      	nop
 800bf7c:	0800ec52 	.word	0x0800ec52
 800bf80:	0800ecd2 	.word	0x0800ecd2

0800bf84 <_Bfree>:
 800bf84:	b570      	push	{r4, r5, r6, lr}
 800bf86:	69c6      	ldr	r6, [r0, #28]
 800bf88:	4605      	mov	r5, r0
 800bf8a:	460c      	mov	r4, r1
 800bf8c:	b976      	cbnz	r6, 800bfac <_Bfree+0x28>
 800bf8e:	2010      	movs	r0, #16
 800bf90:	f7fd fff6 	bl	8009f80 <malloc>
 800bf94:	4602      	mov	r2, r0
 800bf96:	61e8      	str	r0, [r5, #28]
 800bf98:	b920      	cbnz	r0, 800bfa4 <_Bfree+0x20>
 800bf9a:	4b09      	ldr	r3, [pc, #36]	@ (800bfc0 <_Bfree+0x3c>)
 800bf9c:	4809      	ldr	r0, [pc, #36]	@ (800bfc4 <_Bfree+0x40>)
 800bf9e:	218f      	movs	r1, #143	@ 0x8f
 800bfa0:	f001 fef6 	bl	800dd90 <__assert_func>
 800bfa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bfa8:	6006      	str	r6, [r0, #0]
 800bfaa:	60c6      	str	r6, [r0, #12]
 800bfac:	b13c      	cbz	r4, 800bfbe <_Bfree+0x3a>
 800bfae:	69eb      	ldr	r3, [r5, #28]
 800bfb0:	6862      	ldr	r2, [r4, #4]
 800bfb2:	68db      	ldr	r3, [r3, #12]
 800bfb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bfb8:	6021      	str	r1, [r4, #0]
 800bfba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bfbe:	bd70      	pop	{r4, r5, r6, pc}
 800bfc0:	0800ec52 	.word	0x0800ec52
 800bfc4:	0800ecd2 	.word	0x0800ecd2

0800bfc8 <__multadd>:
 800bfc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfcc:	690d      	ldr	r5, [r1, #16]
 800bfce:	4607      	mov	r7, r0
 800bfd0:	460c      	mov	r4, r1
 800bfd2:	461e      	mov	r6, r3
 800bfd4:	f101 0c14 	add.w	ip, r1, #20
 800bfd8:	2000      	movs	r0, #0
 800bfda:	f8dc 3000 	ldr.w	r3, [ip]
 800bfde:	b299      	uxth	r1, r3
 800bfe0:	fb02 6101 	mla	r1, r2, r1, r6
 800bfe4:	0c1e      	lsrs	r6, r3, #16
 800bfe6:	0c0b      	lsrs	r3, r1, #16
 800bfe8:	fb02 3306 	mla	r3, r2, r6, r3
 800bfec:	b289      	uxth	r1, r1
 800bfee:	3001      	adds	r0, #1
 800bff0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bff4:	4285      	cmp	r5, r0
 800bff6:	f84c 1b04 	str.w	r1, [ip], #4
 800bffa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bffe:	dcec      	bgt.n	800bfda <__multadd+0x12>
 800c000:	b30e      	cbz	r6, 800c046 <__multadd+0x7e>
 800c002:	68a3      	ldr	r3, [r4, #8]
 800c004:	42ab      	cmp	r3, r5
 800c006:	dc19      	bgt.n	800c03c <__multadd+0x74>
 800c008:	6861      	ldr	r1, [r4, #4]
 800c00a:	4638      	mov	r0, r7
 800c00c:	3101      	adds	r1, #1
 800c00e:	f7ff ff79 	bl	800bf04 <_Balloc>
 800c012:	4680      	mov	r8, r0
 800c014:	b928      	cbnz	r0, 800c022 <__multadd+0x5a>
 800c016:	4602      	mov	r2, r0
 800c018:	4b0c      	ldr	r3, [pc, #48]	@ (800c04c <__multadd+0x84>)
 800c01a:	480d      	ldr	r0, [pc, #52]	@ (800c050 <__multadd+0x88>)
 800c01c:	21ba      	movs	r1, #186	@ 0xba
 800c01e:	f001 feb7 	bl	800dd90 <__assert_func>
 800c022:	6922      	ldr	r2, [r4, #16]
 800c024:	3202      	adds	r2, #2
 800c026:	f104 010c 	add.w	r1, r4, #12
 800c02a:	0092      	lsls	r2, r2, #2
 800c02c:	300c      	adds	r0, #12
 800c02e:	f7ff f8be 	bl	800b1ae <memcpy>
 800c032:	4621      	mov	r1, r4
 800c034:	4638      	mov	r0, r7
 800c036:	f7ff ffa5 	bl	800bf84 <_Bfree>
 800c03a:	4644      	mov	r4, r8
 800c03c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c040:	3501      	adds	r5, #1
 800c042:	615e      	str	r6, [r3, #20]
 800c044:	6125      	str	r5, [r4, #16]
 800c046:	4620      	mov	r0, r4
 800c048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c04c:	0800ecc1 	.word	0x0800ecc1
 800c050:	0800ecd2 	.word	0x0800ecd2

0800c054 <__s2b>:
 800c054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c058:	460c      	mov	r4, r1
 800c05a:	4615      	mov	r5, r2
 800c05c:	461f      	mov	r7, r3
 800c05e:	2209      	movs	r2, #9
 800c060:	3308      	adds	r3, #8
 800c062:	4606      	mov	r6, r0
 800c064:	fb93 f3f2 	sdiv	r3, r3, r2
 800c068:	2100      	movs	r1, #0
 800c06a:	2201      	movs	r2, #1
 800c06c:	429a      	cmp	r2, r3
 800c06e:	db09      	blt.n	800c084 <__s2b+0x30>
 800c070:	4630      	mov	r0, r6
 800c072:	f7ff ff47 	bl	800bf04 <_Balloc>
 800c076:	b940      	cbnz	r0, 800c08a <__s2b+0x36>
 800c078:	4602      	mov	r2, r0
 800c07a:	4b19      	ldr	r3, [pc, #100]	@ (800c0e0 <__s2b+0x8c>)
 800c07c:	4819      	ldr	r0, [pc, #100]	@ (800c0e4 <__s2b+0x90>)
 800c07e:	21d3      	movs	r1, #211	@ 0xd3
 800c080:	f001 fe86 	bl	800dd90 <__assert_func>
 800c084:	0052      	lsls	r2, r2, #1
 800c086:	3101      	adds	r1, #1
 800c088:	e7f0      	b.n	800c06c <__s2b+0x18>
 800c08a:	9b08      	ldr	r3, [sp, #32]
 800c08c:	6143      	str	r3, [r0, #20]
 800c08e:	2d09      	cmp	r5, #9
 800c090:	f04f 0301 	mov.w	r3, #1
 800c094:	6103      	str	r3, [r0, #16]
 800c096:	dd16      	ble.n	800c0c6 <__s2b+0x72>
 800c098:	f104 0909 	add.w	r9, r4, #9
 800c09c:	46c8      	mov	r8, r9
 800c09e:	442c      	add	r4, r5
 800c0a0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c0a4:	4601      	mov	r1, r0
 800c0a6:	3b30      	subs	r3, #48	@ 0x30
 800c0a8:	220a      	movs	r2, #10
 800c0aa:	4630      	mov	r0, r6
 800c0ac:	f7ff ff8c 	bl	800bfc8 <__multadd>
 800c0b0:	45a0      	cmp	r8, r4
 800c0b2:	d1f5      	bne.n	800c0a0 <__s2b+0x4c>
 800c0b4:	f1a5 0408 	sub.w	r4, r5, #8
 800c0b8:	444c      	add	r4, r9
 800c0ba:	1b2d      	subs	r5, r5, r4
 800c0bc:	1963      	adds	r3, r4, r5
 800c0be:	42bb      	cmp	r3, r7
 800c0c0:	db04      	blt.n	800c0cc <__s2b+0x78>
 800c0c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0c6:	340a      	adds	r4, #10
 800c0c8:	2509      	movs	r5, #9
 800c0ca:	e7f6      	b.n	800c0ba <__s2b+0x66>
 800c0cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c0d0:	4601      	mov	r1, r0
 800c0d2:	3b30      	subs	r3, #48	@ 0x30
 800c0d4:	220a      	movs	r2, #10
 800c0d6:	4630      	mov	r0, r6
 800c0d8:	f7ff ff76 	bl	800bfc8 <__multadd>
 800c0dc:	e7ee      	b.n	800c0bc <__s2b+0x68>
 800c0de:	bf00      	nop
 800c0e0:	0800ecc1 	.word	0x0800ecc1
 800c0e4:	0800ecd2 	.word	0x0800ecd2

0800c0e8 <__hi0bits>:
 800c0e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c0ec:	4603      	mov	r3, r0
 800c0ee:	bf36      	itet	cc
 800c0f0:	0403      	lslcc	r3, r0, #16
 800c0f2:	2000      	movcs	r0, #0
 800c0f4:	2010      	movcc	r0, #16
 800c0f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c0fa:	bf3c      	itt	cc
 800c0fc:	021b      	lslcc	r3, r3, #8
 800c0fe:	3008      	addcc	r0, #8
 800c100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c104:	bf3c      	itt	cc
 800c106:	011b      	lslcc	r3, r3, #4
 800c108:	3004      	addcc	r0, #4
 800c10a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c10e:	bf3c      	itt	cc
 800c110:	009b      	lslcc	r3, r3, #2
 800c112:	3002      	addcc	r0, #2
 800c114:	2b00      	cmp	r3, #0
 800c116:	db05      	blt.n	800c124 <__hi0bits+0x3c>
 800c118:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c11c:	f100 0001 	add.w	r0, r0, #1
 800c120:	bf08      	it	eq
 800c122:	2020      	moveq	r0, #32
 800c124:	4770      	bx	lr

0800c126 <__lo0bits>:
 800c126:	6803      	ldr	r3, [r0, #0]
 800c128:	4602      	mov	r2, r0
 800c12a:	f013 0007 	ands.w	r0, r3, #7
 800c12e:	d00b      	beq.n	800c148 <__lo0bits+0x22>
 800c130:	07d9      	lsls	r1, r3, #31
 800c132:	d421      	bmi.n	800c178 <__lo0bits+0x52>
 800c134:	0798      	lsls	r0, r3, #30
 800c136:	bf49      	itett	mi
 800c138:	085b      	lsrmi	r3, r3, #1
 800c13a:	089b      	lsrpl	r3, r3, #2
 800c13c:	2001      	movmi	r0, #1
 800c13e:	6013      	strmi	r3, [r2, #0]
 800c140:	bf5c      	itt	pl
 800c142:	6013      	strpl	r3, [r2, #0]
 800c144:	2002      	movpl	r0, #2
 800c146:	4770      	bx	lr
 800c148:	b299      	uxth	r1, r3
 800c14a:	b909      	cbnz	r1, 800c150 <__lo0bits+0x2a>
 800c14c:	0c1b      	lsrs	r3, r3, #16
 800c14e:	2010      	movs	r0, #16
 800c150:	b2d9      	uxtb	r1, r3
 800c152:	b909      	cbnz	r1, 800c158 <__lo0bits+0x32>
 800c154:	3008      	adds	r0, #8
 800c156:	0a1b      	lsrs	r3, r3, #8
 800c158:	0719      	lsls	r1, r3, #28
 800c15a:	bf04      	itt	eq
 800c15c:	091b      	lsreq	r3, r3, #4
 800c15e:	3004      	addeq	r0, #4
 800c160:	0799      	lsls	r1, r3, #30
 800c162:	bf04      	itt	eq
 800c164:	089b      	lsreq	r3, r3, #2
 800c166:	3002      	addeq	r0, #2
 800c168:	07d9      	lsls	r1, r3, #31
 800c16a:	d403      	bmi.n	800c174 <__lo0bits+0x4e>
 800c16c:	085b      	lsrs	r3, r3, #1
 800c16e:	f100 0001 	add.w	r0, r0, #1
 800c172:	d003      	beq.n	800c17c <__lo0bits+0x56>
 800c174:	6013      	str	r3, [r2, #0]
 800c176:	4770      	bx	lr
 800c178:	2000      	movs	r0, #0
 800c17a:	4770      	bx	lr
 800c17c:	2020      	movs	r0, #32
 800c17e:	4770      	bx	lr

0800c180 <__i2b>:
 800c180:	b510      	push	{r4, lr}
 800c182:	460c      	mov	r4, r1
 800c184:	2101      	movs	r1, #1
 800c186:	f7ff febd 	bl	800bf04 <_Balloc>
 800c18a:	4602      	mov	r2, r0
 800c18c:	b928      	cbnz	r0, 800c19a <__i2b+0x1a>
 800c18e:	4b05      	ldr	r3, [pc, #20]	@ (800c1a4 <__i2b+0x24>)
 800c190:	4805      	ldr	r0, [pc, #20]	@ (800c1a8 <__i2b+0x28>)
 800c192:	f240 1145 	movw	r1, #325	@ 0x145
 800c196:	f001 fdfb 	bl	800dd90 <__assert_func>
 800c19a:	2301      	movs	r3, #1
 800c19c:	6144      	str	r4, [r0, #20]
 800c19e:	6103      	str	r3, [r0, #16]
 800c1a0:	bd10      	pop	{r4, pc}
 800c1a2:	bf00      	nop
 800c1a4:	0800ecc1 	.word	0x0800ecc1
 800c1a8:	0800ecd2 	.word	0x0800ecd2

0800c1ac <__multiply>:
 800c1ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1b0:	4614      	mov	r4, r2
 800c1b2:	690a      	ldr	r2, [r1, #16]
 800c1b4:	6923      	ldr	r3, [r4, #16]
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	bfa8      	it	ge
 800c1ba:	4623      	movge	r3, r4
 800c1bc:	460f      	mov	r7, r1
 800c1be:	bfa4      	itt	ge
 800c1c0:	460c      	movge	r4, r1
 800c1c2:	461f      	movge	r7, r3
 800c1c4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c1c8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c1cc:	68a3      	ldr	r3, [r4, #8]
 800c1ce:	6861      	ldr	r1, [r4, #4]
 800c1d0:	eb0a 0609 	add.w	r6, sl, r9
 800c1d4:	42b3      	cmp	r3, r6
 800c1d6:	b085      	sub	sp, #20
 800c1d8:	bfb8      	it	lt
 800c1da:	3101      	addlt	r1, #1
 800c1dc:	f7ff fe92 	bl	800bf04 <_Balloc>
 800c1e0:	b930      	cbnz	r0, 800c1f0 <__multiply+0x44>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	4b44      	ldr	r3, [pc, #272]	@ (800c2f8 <__multiply+0x14c>)
 800c1e6:	4845      	ldr	r0, [pc, #276]	@ (800c2fc <__multiply+0x150>)
 800c1e8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c1ec:	f001 fdd0 	bl	800dd90 <__assert_func>
 800c1f0:	f100 0514 	add.w	r5, r0, #20
 800c1f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c1f8:	462b      	mov	r3, r5
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	4543      	cmp	r3, r8
 800c1fe:	d321      	bcc.n	800c244 <__multiply+0x98>
 800c200:	f107 0114 	add.w	r1, r7, #20
 800c204:	f104 0214 	add.w	r2, r4, #20
 800c208:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c20c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c210:	9302      	str	r3, [sp, #8]
 800c212:	1b13      	subs	r3, r2, r4
 800c214:	3b15      	subs	r3, #21
 800c216:	f023 0303 	bic.w	r3, r3, #3
 800c21a:	3304      	adds	r3, #4
 800c21c:	f104 0715 	add.w	r7, r4, #21
 800c220:	42ba      	cmp	r2, r7
 800c222:	bf38      	it	cc
 800c224:	2304      	movcc	r3, #4
 800c226:	9301      	str	r3, [sp, #4]
 800c228:	9b02      	ldr	r3, [sp, #8]
 800c22a:	9103      	str	r1, [sp, #12]
 800c22c:	428b      	cmp	r3, r1
 800c22e:	d80c      	bhi.n	800c24a <__multiply+0x9e>
 800c230:	2e00      	cmp	r6, #0
 800c232:	dd03      	ble.n	800c23c <__multiply+0x90>
 800c234:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d05b      	beq.n	800c2f4 <__multiply+0x148>
 800c23c:	6106      	str	r6, [r0, #16]
 800c23e:	b005      	add	sp, #20
 800c240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c244:	f843 2b04 	str.w	r2, [r3], #4
 800c248:	e7d8      	b.n	800c1fc <__multiply+0x50>
 800c24a:	f8b1 a000 	ldrh.w	sl, [r1]
 800c24e:	f1ba 0f00 	cmp.w	sl, #0
 800c252:	d024      	beq.n	800c29e <__multiply+0xf2>
 800c254:	f104 0e14 	add.w	lr, r4, #20
 800c258:	46a9      	mov	r9, r5
 800c25a:	f04f 0c00 	mov.w	ip, #0
 800c25e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c262:	f8d9 3000 	ldr.w	r3, [r9]
 800c266:	fa1f fb87 	uxth.w	fp, r7
 800c26a:	b29b      	uxth	r3, r3
 800c26c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c270:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c274:	f8d9 7000 	ldr.w	r7, [r9]
 800c278:	4463      	add	r3, ip
 800c27a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c27e:	fb0a c70b 	mla	r7, sl, fp, ip
 800c282:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c286:	b29b      	uxth	r3, r3
 800c288:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c28c:	4572      	cmp	r2, lr
 800c28e:	f849 3b04 	str.w	r3, [r9], #4
 800c292:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c296:	d8e2      	bhi.n	800c25e <__multiply+0xb2>
 800c298:	9b01      	ldr	r3, [sp, #4]
 800c29a:	f845 c003 	str.w	ip, [r5, r3]
 800c29e:	9b03      	ldr	r3, [sp, #12]
 800c2a0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c2a4:	3104      	adds	r1, #4
 800c2a6:	f1b9 0f00 	cmp.w	r9, #0
 800c2aa:	d021      	beq.n	800c2f0 <__multiply+0x144>
 800c2ac:	682b      	ldr	r3, [r5, #0]
 800c2ae:	f104 0c14 	add.w	ip, r4, #20
 800c2b2:	46ae      	mov	lr, r5
 800c2b4:	f04f 0a00 	mov.w	sl, #0
 800c2b8:	f8bc b000 	ldrh.w	fp, [ip]
 800c2bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c2c0:	fb09 770b 	mla	r7, r9, fp, r7
 800c2c4:	4457      	add	r7, sl
 800c2c6:	b29b      	uxth	r3, r3
 800c2c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c2cc:	f84e 3b04 	str.w	r3, [lr], #4
 800c2d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c2d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c2d8:	f8be 3000 	ldrh.w	r3, [lr]
 800c2dc:	fb09 330a 	mla	r3, r9, sl, r3
 800c2e0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c2e4:	4562      	cmp	r2, ip
 800c2e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c2ea:	d8e5      	bhi.n	800c2b8 <__multiply+0x10c>
 800c2ec:	9f01      	ldr	r7, [sp, #4]
 800c2ee:	51eb      	str	r3, [r5, r7]
 800c2f0:	3504      	adds	r5, #4
 800c2f2:	e799      	b.n	800c228 <__multiply+0x7c>
 800c2f4:	3e01      	subs	r6, #1
 800c2f6:	e79b      	b.n	800c230 <__multiply+0x84>
 800c2f8:	0800ecc1 	.word	0x0800ecc1
 800c2fc:	0800ecd2 	.word	0x0800ecd2

0800c300 <__pow5mult>:
 800c300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c304:	4615      	mov	r5, r2
 800c306:	f012 0203 	ands.w	r2, r2, #3
 800c30a:	4607      	mov	r7, r0
 800c30c:	460e      	mov	r6, r1
 800c30e:	d007      	beq.n	800c320 <__pow5mult+0x20>
 800c310:	4c25      	ldr	r4, [pc, #148]	@ (800c3a8 <__pow5mult+0xa8>)
 800c312:	3a01      	subs	r2, #1
 800c314:	2300      	movs	r3, #0
 800c316:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c31a:	f7ff fe55 	bl	800bfc8 <__multadd>
 800c31e:	4606      	mov	r6, r0
 800c320:	10ad      	asrs	r5, r5, #2
 800c322:	d03d      	beq.n	800c3a0 <__pow5mult+0xa0>
 800c324:	69fc      	ldr	r4, [r7, #28]
 800c326:	b97c      	cbnz	r4, 800c348 <__pow5mult+0x48>
 800c328:	2010      	movs	r0, #16
 800c32a:	f7fd fe29 	bl	8009f80 <malloc>
 800c32e:	4602      	mov	r2, r0
 800c330:	61f8      	str	r0, [r7, #28]
 800c332:	b928      	cbnz	r0, 800c340 <__pow5mult+0x40>
 800c334:	4b1d      	ldr	r3, [pc, #116]	@ (800c3ac <__pow5mult+0xac>)
 800c336:	481e      	ldr	r0, [pc, #120]	@ (800c3b0 <__pow5mult+0xb0>)
 800c338:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c33c:	f001 fd28 	bl	800dd90 <__assert_func>
 800c340:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c344:	6004      	str	r4, [r0, #0]
 800c346:	60c4      	str	r4, [r0, #12]
 800c348:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c34c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c350:	b94c      	cbnz	r4, 800c366 <__pow5mult+0x66>
 800c352:	f240 2171 	movw	r1, #625	@ 0x271
 800c356:	4638      	mov	r0, r7
 800c358:	f7ff ff12 	bl	800c180 <__i2b>
 800c35c:	2300      	movs	r3, #0
 800c35e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c362:	4604      	mov	r4, r0
 800c364:	6003      	str	r3, [r0, #0]
 800c366:	f04f 0900 	mov.w	r9, #0
 800c36a:	07eb      	lsls	r3, r5, #31
 800c36c:	d50a      	bpl.n	800c384 <__pow5mult+0x84>
 800c36e:	4631      	mov	r1, r6
 800c370:	4622      	mov	r2, r4
 800c372:	4638      	mov	r0, r7
 800c374:	f7ff ff1a 	bl	800c1ac <__multiply>
 800c378:	4631      	mov	r1, r6
 800c37a:	4680      	mov	r8, r0
 800c37c:	4638      	mov	r0, r7
 800c37e:	f7ff fe01 	bl	800bf84 <_Bfree>
 800c382:	4646      	mov	r6, r8
 800c384:	106d      	asrs	r5, r5, #1
 800c386:	d00b      	beq.n	800c3a0 <__pow5mult+0xa0>
 800c388:	6820      	ldr	r0, [r4, #0]
 800c38a:	b938      	cbnz	r0, 800c39c <__pow5mult+0x9c>
 800c38c:	4622      	mov	r2, r4
 800c38e:	4621      	mov	r1, r4
 800c390:	4638      	mov	r0, r7
 800c392:	f7ff ff0b 	bl	800c1ac <__multiply>
 800c396:	6020      	str	r0, [r4, #0]
 800c398:	f8c0 9000 	str.w	r9, [r0]
 800c39c:	4604      	mov	r4, r0
 800c39e:	e7e4      	b.n	800c36a <__pow5mult+0x6a>
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3a6:	bf00      	nop
 800c3a8:	0800ed2c 	.word	0x0800ed2c
 800c3ac:	0800ec52 	.word	0x0800ec52
 800c3b0:	0800ecd2 	.word	0x0800ecd2

0800c3b4 <__lshift>:
 800c3b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c3b8:	460c      	mov	r4, r1
 800c3ba:	6849      	ldr	r1, [r1, #4]
 800c3bc:	6923      	ldr	r3, [r4, #16]
 800c3be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c3c2:	68a3      	ldr	r3, [r4, #8]
 800c3c4:	4607      	mov	r7, r0
 800c3c6:	4691      	mov	r9, r2
 800c3c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c3cc:	f108 0601 	add.w	r6, r8, #1
 800c3d0:	42b3      	cmp	r3, r6
 800c3d2:	db0b      	blt.n	800c3ec <__lshift+0x38>
 800c3d4:	4638      	mov	r0, r7
 800c3d6:	f7ff fd95 	bl	800bf04 <_Balloc>
 800c3da:	4605      	mov	r5, r0
 800c3dc:	b948      	cbnz	r0, 800c3f2 <__lshift+0x3e>
 800c3de:	4602      	mov	r2, r0
 800c3e0:	4b28      	ldr	r3, [pc, #160]	@ (800c484 <__lshift+0xd0>)
 800c3e2:	4829      	ldr	r0, [pc, #164]	@ (800c488 <__lshift+0xd4>)
 800c3e4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c3e8:	f001 fcd2 	bl	800dd90 <__assert_func>
 800c3ec:	3101      	adds	r1, #1
 800c3ee:	005b      	lsls	r3, r3, #1
 800c3f0:	e7ee      	b.n	800c3d0 <__lshift+0x1c>
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	f100 0114 	add.w	r1, r0, #20
 800c3f8:	f100 0210 	add.w	r2, r0, #16
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	4553      	cmp	r3, sl
 800c400:	db33      	blt.n	800c46a <__lshift+0xb6>
 800c402:	6920      	ldr	r0, [r4, #16]
 800c404:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c408:	f104 0314 	add.w	r3, r4, #20
 800c40c:	f019 091f 	ands.w	r9, r9, #31
 800c410:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c414:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c418:	d02b      	beq.n	800c472 <__lshift+0xbe>
 800c41a:	f1c9 0e20 	rsb	lr, r9, #32
 800c41e:	468a      	mov	sl, r1
 800c420:	2200      	movs	r2, #0
 800c422:	6818      	ldr	r0, [r3, #0]
 800c424:	fa00 f009 	lsl.w	r0, r0, r9
 800c428:	4310      	orrs	r0, r2
 800c42a:	f84a 0b04 	str.w	r0, [sl], #4
 800c42e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c432:	459c      	cmp	ip, r3
 800c434:	fa22 f20e 	lsr.w	r2, r2, lr
 800c438:	d8f3      	bhi.n	800c422 <__lshift+0x6e>
 800c43a:	ebac 0304 	sub.w	r3, ip, r4
 800c43e:	3b15      	subs	r3, #21
 800c440:	f023 0303 	bic.w	r3, r3, #3
 800c444:	3304      	adds	r3, #4
 800c446:	f104 0015 	add.w	r0, r4, #21
 800c44a:	4584      	cmp	ip, r0
 800c44c:	bf38      	it	cc
 800c44e:	2304      	movcc	r3, #4
 800c450:	50ca      	str	r2, [r1, r3]
 800c452:	b10a      	cbz	r2, 800c458 <__lshift+0xa4>
 800c454:	f108 0602 	add.w	r6, r8, #2
 800c458:	3e01      	subs	r6, #1
 800c45a:	4638      	mov	r0, r7
 800c45c:	612e      	str	r6, [r5, #16]
 800c45e:	4621      	mov	r1, r4
 800c460:	f7ff fd90 	bl	800bf84 <_Bfree>
 800c464:	4628      	mov	r0, r5
 800c466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c46a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c46e:	3301      	adds	r3, #1
 800c470:	e7c5      	b.n	800c3fe <__lshift+0x4a>
 800c472:	3904      	subs	r1, #4
 800c474:	f853 2b04 	ldr.w	r2, [r3], #4
 800c478:	f841 2f04 	str.w	r2, [r1, #4]!
 800c47c:	459c      	cmp	ip, r3
 800c47e:	d8f9      	bhi.n	800c474 <__lshift+0xc0>
 800c480:	e7ea      	b.n	800c458 <__lshift+0xa4>
 800c482:	bf00      	nop
 800c484:	0800ecc1 	.word	0x0800ecc1
 800c488:	0800ecd2 	.word	0x0800ecd2

0800c48c <__mcmp>:
 800c48c:	690a      	ldr	r2, [r1, #16]
 800c48e:	4603      	mov	r3, r0
 800c490:	6900      	ldr	r0, [r0, #16]
 800c492:	1a80      	subs	r0, r0, r2
 800c494:	b530      	push	{r4, r5, lr}
 800c496:	d10e      	bne.n	800c4b6 <__mcmp+0x2a>
 800c498:	3314      	adds	r3, #20
 800c49a:	3114      	adds	r1, #20
 800c49c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c4a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c4a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c4a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c4ac:	4295      	cmp	r5, r2
 800c4ae:	d003      	beq.n	800c4b8 <__mcmp+0x2c>
 800c4b0:	d205      	bcs.n	800c4be <__mcmp+0x32>
 800c4b2:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b6:	bd30      	pop	{r4, r5, pc}
 800c4b8:	42a3      	cmp	r3, r4
 800c4ba:	d3f3      	bcc.n	800c4a4 <__mcmp+0x18>
 800c4bc:	e7fb      	b.n	800c4b6 <__mcmp+0x2a>
 800c4be:	2001      	movs	r0, #1
 800c4c0:	e7f9      	b.n	800c4b6 <__mcmp+0x2a>
	...

0800c4c4 <__mdiff>:
 800c4c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4c8:	4689      	mov	r9, r1
 800c4ca:	4606      	mov	r6, r0
 800c4cc:	4611      	mov	r1, r2
 800c4ce:	4648      	mov	r0, r9
 800c4d0:	4614      	mov	r4, r2
 800c4d2:	f7ff ffdb 	bl	800c48c <__mcmp>
 800c4d6:	1e05      	subs	r5, r0, #0
 800c4d8:	d112      	bne.n	800c500 <__mdiff+0x3c>
 800c4da:	4629      	mov	r1, r5
 800c4dc:	4630      	mov	r0, r6
 800c4de:	f7ff fd11 	bl	800bf04 <_Balloc>
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	b928      	cbnz	r0, 800c4f2 <__mdiff+0x2e>
 800c4e6:	4b3f      	ldr	r3, [pc, #252]	@ (800c5e4 <__mdiff+0x120>)
 800c4e8:	f240 2137 	movw	r1, #567	@ 0x237
 800c4ec:	483e      	ldr	r0, [pc, #248]	@ (800c5e8 <__mdiff+0x124>)
 800c4ee:	f001 fc4f 	bl	800dd90 <__assert_func>
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c4f8:	4610      	mov	r0, r2
 800c4fa:	b003      	add	sp, #12
 800c4fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c500:	bfbc      	itt	lt
 800c502:	464b      	movlt	r3, r9
 800c504:	46a1      	movlt	r9, r4
 800c506:	4630      	mov	r0, r6
 800c508:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c50c:	bfba      	itte	lt
 800c50e:	461c      	movlt	r4, r3
 800c510:	2501      	movlt	r5, #1
 800c512:	2500      	movge	r5, #0
 800c514:	f7ff fcf6 	bl	800bf04 <_Balloc>
 800c518:	4602      	mov	r2, r0
 800c51a:	b918      	cbnz	r0, 800c524 <__mdiff+0x60>
 800c51c:	4b31      	ldr	r3, [pc, #196]	@ (800c5e4 <__mdiff+0x120>)
 800c51e:	f240 2145 	movw	r1, #581	@ 0x245
 800c522:	e7e3      	b.n	800c4ec <__mdiff+0x28>
 800c524:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c528:	6926      	ldr	r6, [r4, #16]
 800c52a:	60c5      	str	r5, [r0, #12]
 800c52c:	f109 0310 	add.w	r3, r9, #16
 800c530:	f109 0514 	add.w	r5, r9, #20
 800c534:	f104 0e14 	add.w	lr, r4, #20
 800c538:	f100 0b14 	add.w	fp, r0, #20
 800c53c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c540:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c544:	9301      	str	r3, [sp, #4]
 800c546:	46d9      	mov	r9, fp
 800c548:	f04f 0c00 	mov.w	ip, #0
 800c54c:	9b01      	ldr	r3, [sp, #4]
 800c54e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c552:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c556:	9301      	str	r3, [sp, #4]
 800c558:	fa1f f38a 	uxth.w	r3, sl
 800c55c:	4619      	mov	r1, r3
 800c55e:	b283      	uxth	r3, r0
 800c560:	1acb      	subs	r3, r1, r3
 800c562:	0c00      	lsrs	r0, r0, #16
 800c564:	4463      	add	r3, ip
 800c566:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c56a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c56e:	b29b      	uxth	r3, r3
 800c570:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c574:	4576      	cmp	r6, lr
 800c576:	f849 3b04 	str.w	r3, [r9], #4
 800c57a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c57e:	d8e5      	bhi.n	800c54c <__mdiff+0x88>
 800c580:	1b33      	subs	r3, r6, r4
 800c582:	3b15      	subs	r3, #21
 800c584:	f023 0303 	bic.w	r3, r3, #3
 800c588:	3415      	adds	r4, #21
 800c58a:	3304      	adds	r3, #4
 800c58c:	42a6      	cmp	r6, r4
 800c58e:	bf38      	it	cc
 800c590:	2304      	movcc	r3, #4
 800c592:	441d      	add	r5, r3
 800c594:	445b      	add	r3, fp
 800c596:	461e      	mov	r6, r3
 800c598:	462c      	mov	r4, r5
 800c59a:	4544      	cmp	r4, r8
 800c59c:	d30e      	bcc.n	800c5bc <__mdiff+0xf8>
 800c59e:	f108 0103 	add.w	r1, r8, #3
 800c5a2:	1b49      	subs	r1, r1, r5
 800c5a4:	f021 0103 	bic.w	r1, r1, #3
 800c5a8:	3d03      	subs	r5, #3
 800c5aa:	45a8      	cmp	r8, r5
 800c5ac:	bf38      	it	cc
 800c5ae:	2100      	movcc	r1, #0
 800c5b0:	440b      	add	r3, r1
 800c5b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c5b6:	b191      	cbz	r1, 800c5de <__mdiff+0x11a>
 800c5b8:	6117      	str	r7, [r2, #16]
 800c5ba:	e79d      	b.n	800c4f8 <__mdiff+0x34>
 800c5bc:	f854 1b04 	ldr.w	r1, [r4], #4
 800c5c0:	46e6      	mov	lr, ip
 800c5c2:	0c08      	lsrs	r0, r1, #16
 800c5c4:	fa1c fc81 	uxtah	ip, ip, r1
 800c5c8:	4471      	add	r1, lr
 800c5ca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c5ce:	b289      	uxth	r1, r1
 800c5d0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c5d4:	f846 1b04 	str.w	r1, [r6], #4
 800c5d8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c5dc:	e7dd      	b.n	800c59a <__mdiff+0xd6>
 800c5de:	3f01      	subs	r7, #1
 800c5e0:	e7e7      	b.n	800c5b2 <__mdiff+0xee>
 800c5e2:	bf00      	nop
 800c5e4:	0800ecc1 	.word	0x0800ecc1
 800c5e8:	0800ecd2 	.word	0x0800ecd2

0800c5ec <__ulp>:
 800c5ec:	b082      	sub	sp, #8
 800c5ee:	ed8d 0b00 	vstr	d0, [sp]
 800c5f2:	9a01      	ldr	r2, [sp, #4]
 800c5f4:	4b0f      	ldr	r3, [pc, #60]	@ (800c634 <__ulp+0x48>)
 800c5f6:	4013      	ands	r3, r2
 800c5f8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	dc08      	bgt.n	800c612 <__ulp+0x26>
 800c600:	425b      	negs	r3, r3
 800c602:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c606:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c60a:	da04      	bge.n	800c616 <__ulp+0x2a>
 800c60c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c610:	4113      	asrs	r3, r2
 800c612:	2200      	movs	r2, #0
 800c614:	e008      	b.n	800c628 <__ulp+0x3c>
 800c616:	f1a2 0314 	sub.w	r3, r2, #20
 800c61a:	2b1e      	cmp	r3, #30
 800c61c:	bfda      	itte	le
 800c61e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c622:	40da      	lsrle	r2, r3
 800c624:	2201      	movgt	r2, #1
 800c626:	2300      	movs	r3, #0
 800c628:	4619      	mov	r1, r3
 800c62a:	4610      	mov	r0, r2
 800c62c:	ec41 0b10 	vmov	d0, r0, r1
 800c630:	b002      	add	sp, #8
 800c632:	4770      	bx	lr
 800c634:	7ff00000 	.word	0x7ff00000

0800c638 <__b2d>:
 800c638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c63c:	6906      	ldr	r6, [r0, #16]
 800c63e:	f100 0814 	add.w	r8, r0, #20
 800c642:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c646:	1f37      	subs	r7, r6, #4
 800c648:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c64c:	4610      	mov	r0, r2
 800c64e:	f7ff fd4b 	bl	800c0e8 <__hi0bits>
 800c652:	f1c0 0320 	rsb	r3, r0, #32
 800c656:	280a      	cmp	r0, #10
 800c658:	600b      	str	r3, [r1, #0]
 800c65a:	491b      	ldr	r1, [pc, #108]	@ (800c6c8 <__b2d+0x90>)
 800c65c:	dc15      	bgt.n	800c68a <__b2d+0x52>
 800c65e:	f1c0 0c0b 	rsb	ip, r0, #11
 800c662:	fa22 f30c 	lsr.w	r3, r2, ip
 800c666:	45b8      	cmp	r8, r7
 800c668:	ea43 0501 	orr.w	r5, r3, r1
 800c66c:	bf34      	ite	cc
 800c66e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c672:	2300      	movcs	r3, #0
 800c674:	3015      	adds	r0, #21
 800c676:	fa02 f000 	lsl.w	r0, r2, r0
 800c67a:	fa23 f30c 	lsr.w	r3, r3, ip
 800c67e:	4303      	orrs	r3, r0
 800c680:	461c      	mov	r4, r3
 800c682:	ec45 4b10 	vmov	d0, r4, r5
 800c686:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c68a:	45b8      	cmp	r8, r7
 800c68c:	bf3a      	itte	cc
 800c68e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c692:	f1a6 0708 	subcc.w	r7, r6, #8
 800c696:	2300      	movcs	r3, #0
 800c698:	380b      	subs	r0, #11
 800c69a:	d012      	beq.n	800c6c2 <__b2d+0x8a>
 800c69c:	f1c0 0120 	rsb	r1, r0, #32
 800c6a0:	fa23 f401 	lsr.w	r4, r3, r1
 800c6a4:	4082      	lsls	r2, r0
 800c6a6:	4322      	orrs	r2, r4
 800c6a8:	4547      	cmp	r7, r8
 800c6aa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c6ae:	bf8c      	ite	hi
 800c6b0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c6b4:	2200      	movls	r2, #0
 800c6b6:	4083      	lsls	r3, r0
 800c6b8:	40ca      	lsrs	r2, r1
 800c6ba:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c6be:	4313      	orrs	r3, r2
 800c6c0:	e7de      	b.n	800c680 <__b2d+0x48>
 800c6c2:	ea42 0501 	orr.w	r5, r2, r1
 800c6c6:	e7db      	b.n	800c680 <__b2d+0x48>
 800c6c8:	3ff00000 	.word	0x3ff00000

0800c6cc <__d2b>:
 800c6cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6d0:	460f      	mov	r7, r1
 800c6d2:	2101      	movs	r1, #1
 800c6d4:	ec59 8b10 	vmov	r8, r9, d0
 800c6d8:	4616      	mov	r6, r2
 800c6da:	f7ff fc13 	bl	800bf04 <_Balloc>
 800c6de:	4604      	mov	r4, r0
 800c6e0:	b930      	cbnz	r0, 800c6f0 <__d2b+0x24>
 800c6e2:	4602      	mov	r2, r0
 800c6e4:	4b23      	ldr	r3, [pc, #140]	@ (800c774 <__d2b+0xa8>)
 800c6e6:	4824      	ldr	r0, [pc, #144]	@ (800c778 <__d2b+0xac>)
 800c6e8:	f240 310f 	movw	r1, #783	@ 0x30f
 800c6ec:	f001 fb50 	bl	800dd90 <__assert_func>
 800c6f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c6f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6f8:	b10d      	cbz	r5, 800c6fe <__d2b+0x32>
 800c6fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c6fe:	9301      	str	r3, [sp, #4]
 800c700:	f1b8 0300 	subs.w	r3, r8, #0
 800c704:	d023      	beq.n	800c74e <__d2b+0x82>
 800c706:	4668      	mov	r0, sp
 800c708:	9300      	str	r3, [sp, #0]
 800c70a:	f7ff fd0c 	bl	800c126 <__lo0bits>
 800c70e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c712:	b1d0      	cbz	r0, 800c74a <__d2b+0x7e>
 800c714:	f1c0 0320 	rsb	r3, r0, #32
 800c718:	fa02 f303 	lsl.w	r3, r2, r3
 800c71c:	430b      	orrs	r3, r1
 800c71e:	40c2      	lsrs	r2, r0
 800c720:	6163      	str	r3, [r4, #20]
 800c722:	9201      	str	r2, [sp, #4]
 800c724:	9b01      	ldr	r3, [sp, #4]
 800c726:	61a3      	str	r3, [r4, #24]
 800c728:	2b00      	cmp	r3, #0
 800c72a:	bf0c      	ite	eq
 800c72c:	2201      	moveq	r2, #1
 800c72e:	2202      	movne	r2, #2
 800c730:	6122      	str	r2, [r4, #16]
 800c732:	b1a5      	cbz	r5, 800c75e <__d2b+0x92>
 800c734:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c738:	4405      	add	r5, r0
 800c73a:	603d      	str	r5, [r7, #0]
 800c73c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c740:	6030      	str	r0, [r6, #0]
 800c742:	4620      	mov	r0, r4
 800c744:	b003      	add	sp, #12
 800c746:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c74a:	6161      	str	r1, [r4, #20]
 800c74c:	e7ea      	b.n	800c724 <__d2b+0x58>
 800c74e:	a801      	add	r0, sp, #4
 800c750:	f7ff fce9 	bl	800c126 <__lo0bits>
 800c754:	9b01      	ldr	r3, [sp, #4]
 800c756:	6163      	str	r3, [r4, #20]
 800c758:	3020      	adds	r0, #32
 800c75a:	2201      	movs	r2, #1
 800c75c:	e7e8      	b.n	800c730 <__d2b+0x64>
 800c75e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c762:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c766:	6038      	str	r0, [r7, #0]
 800c768:	6918      	ldr	r0, [r3, #16]
 800c76a:	f7ff fcbd 	bl	800c0e8 <__hi0bits>
 800c76e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c772:	e7e5      	b.n	800c740 <__d2b+0x74>
 800c774:	0800ecc1 	.word	0x0800ecc1
 800c778:	0800ecd2 	.word	0x0800ecd2

0800c77c <__ratio>:
 800c77c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c780:	b085      	sub	sp, #20
 800c782:	e9cd 1000 	strd	r1, r0, [sp]
 800c786:	a902      	add	r1, sp, #8
 800c788:	f7ff ff56 	bl	800c638 <__b2d>
 800c78c:	9800      	ldr	r0, [sp, #0]
 800c78e:	a903      	add	r1, sp, #12
 800c790:	ec55 4b10 	vmov	r4, r5, d0
 800c794:	f7ff ff50 	bl	800c638 <__b2d>
 800c798:	9b01      	ldr	r3, [sp, #4]
 800c79a:	6919      	ldr	r1, [r3, #16]
 800c79c:	9b00      	ldr	r3, [sp, #0]
 800c79e:	691b      	ldr	r3, [r3, #16]
 800c7a0:	1ac9      	subs	r1, r1, r3
 800c7a2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c7a6:	1a9b      	subs	r3, r3, r2
 800c7a8:	ec5b ab10 	vmov	sl, fp, d0
 800c7ac:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	bfce      	itee	gt
 800c7b4:	462a      	movgt	r2, r5
 800c7b6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c7ba:	465a      	movle	r2, fp
 800c7bc:	462f      	mov	r7, r5
 800c7be:	46d9      	mov	r9, fp
 800c7c0:	bfcc      	ite	gt
 800c7c2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c7c6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c7ca:	464b      	mov	r3, r9
 800c7cc:	4652      	mov	r2, sl
 800c7ce:	4620      	mov	r0, r4
 800c7d0:	4639      	mov	r1, r7
 800c7d2:	f7f4 f83b 	bl	800084c <__aeabi_ddiv>
 800c7d6:	ec41 0b10 	vmov	d0, r0, r1
 800c7da:	b005      	add	sp, #20
 800c7dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c7e0 <__copybits>:
 800c7e0:	3901      	subs	r1, #1
 800c7e2:	b570      	push	{r4, r5, r6, lr}
 800c7e4:	1149      	asrs	r1, r1, #5
 800c7e6:	6914      	ldr	r4, [r2, #16]
 800c7e8:	3101      	adds	r1, #1
 800c7ea:	f102 0314 	add.w	r3, r2, #20
 800c7ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c7f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c7f6:	1f05      	subs	r5, r0, #4
 800c7f8:	42a3      	cmp	r3, r4
 800c7fa:	d30c      	bcc.n	800c816 <__copybits+0x36>
 800c7fc:	1aa3      	subs	r3, r4, r2
 800c7fe:	3b11      	subs	r3, #17
 800c800:	f023 0303 	bic.w	r3, r3, #3
 800c804:	3211      	adds	r2, #17
 800c806:	42a2      	cmp	r2, r4
 800c808:	bf88      	it	hi
 800c80a:	2300      	movhi	r3, #0
 800c80c:	4418      	add	r0, r3
 800c80e:	2300      	movs	r3, #0
 800c810:	4288      	cmp	r0, r1
 800c812:	d305      	bcc.n	800c820 <__copybits+0x40>
 800c814:	bd70      	pop	{r4, r5, r6, pc}
 800c816:	f853 6b04 	ldr.w	r6, [r3], #4
 800c81a:	f845 6f04 	str.w	r6, [r5, #4]!
 800c81e:	e7eb      	b.n	800c7f8 <__copybits+0x18>
 800c820:	f840 3b04 	str.w	r3, [r0], #4
 800c824:	e7f4      	b.n	800c810 <__copybits+0x30>

0800c826 <__any_on>:
 800c826:	f100 0214 	add.w	r2, r0, #20
 800c82a:	6900      	ldr	r0, [r0, #16]
 800c82c:	114b      	asrs	r3, r1, #5
 800c82e:	4298      	cmp	r0, r3
 800c830:	b510      	push	{r4, lr}
 800c832:	db11      	blt.n	800c858 <__any_on+0x32>
 800c834:	dd0a      	ble.n	800c84c <__any_on+0x26>
 800c836:	f011 011f 	ands.w	r1, r1, #31
 800c83a:	d007      	beq.n	800c84c <__any_on+0x26>
 800c83c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c840:	fa24 f001 	lsr.w	r0, r4, r1
 800c844:	fa00 f101 	lsl.w	r1, r0, r1
 800c848:	428c      	cmp	r4, r1
 800c84a:	d10b      	bne.n	800c864 <__any_on+0x3e>
 800c84c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c850:	4293      	cmp	r3, r2
 800c852:	d803      	bhi.n	800c85c <__any_on+0x36>
 800c854:	2000      	movs	r0, #0
 800c856:	bd10      	pop	{r4, pc}
 800c858:	4603      	mov	r3, r0
 800c85a:	e7f7      	b.n	800c84c <__any_on+0x26>
 800c85c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c860:	2900      	cmp	r1, #0
 800c862:	d0f5      	beq.n	800c850 <__any_on+0x2a>
 800c864:	2001      	movs	r0, #1
 800c866:	e7f6      	b.n	800c856 <__any_on+0x30>

0800c868 <sulp>:
 800c868:	b570      	push	{r4, r5, r6, lr}
 800c86a:	4604      	mov	r4, r0
 800c86c:	460d      	mov	r5, r1
 800c86e:	ec45 4b10 	vmov	d0, r4, r5
 800c872:	4616      	mov	r6, r2
 800c874:	f7ff feba 	bl	800c5ec <__ulp>
 800c878:	ec51 0b10 	vmov	r0, r1, d0
 800c87c:	b17e      	cbz	r6, 800c89e <sulp+0x36>
 800c87e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c882:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c886:	2b00      	cmp	r3, #0
 800c888:	dd09      	ble.n	800c89e <sulp+0x36>
 800c88a:	051b      	lsls	r3, r3, #20
 800c88c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c890:	2400      	movs	r4, #0
 800c892:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c896:	4622      	mov	r2, r4
 800c898:	462b      	mov	r3, r5
 800c89a:	f7f3 fead 	bl	80005f8 <__aeabi_dmul>
 800c89e:	ec41 0b10 	vmov	d0, r0, r1
 800c8a2:	bd70      	pop	{r4, r5, r6, pc}
 800c8a4:	0000      	movs	r0, r0
	...

0800c8a8 <_strtod_l>:
 800c8a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8ac:	b09f      	sub	sp, #124	@ 0x7c
 800c8ae:	460c      	mov	r4, r1
 800c8b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	921a      	str	r2, [sp, #104]	@ 0x68
 800c8b6:	9005      	str	r0, [sp, #20]
 800c8b8:	f04f 0a00 	mov.w	sl, #0
 800c8bc:	f04f 0b00 	mov.w	fp, #0
 800c8c0:	460a      	mov	r2, r1
 800c8c2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c8c4:	7811      	ldrb	r1, [r2, #0]
 800c8c6:	292b      	cmp	r1, #43	@ 0x2b
 800c8c8:	d04a      	beq.n	800c960 <_strtod_l+0xb8>
 800c8ca:	d838      	bhi.n	800c93e <_strtod_l+0x96>
 800c8cc:	290d      	cmp	r1, #13
 800c8ce:	d832      	bhi.n	800c936 <_strtod_l+0x8e>
 800c8d0:	2908      	cmp	r1, #8
 800c8d2:	d832      	bhi.n	800c93a <_strtod_l+0x92>
 800c8d4:	2900      	cmp	r1, #0
 800c8d6:	d03b      	beq.n	800c950 <_strtod_l+0xa8>
 800c8d8:	2200      	movs	r2, #0
 800c8da:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c8dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c8de:	782a      	ldrb	r2, [r5, #0]
 800c8e0:	2a30      	cmp	r2, #48	@ 0x30
 800c8e2:	f040 80b3 	bne.w	800ca4c <_strtod_l+0x1a4>
 800c8e6:	786a      	ldrb	r2, [r5, #1]
 800c8e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c8ec:	2a58      	cmp	r2, #88	@ 0x58
 800c8ee:	d16e      	bne.n	800c9ce <_strtod_l+0x126>
 800c8f0:	9302      	str	r3, [sp, #8]
 800c8f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8f4:	9301      	str	r3, [sp, #4]
 800c8f6:	ab1a      	add	r3, sp, #104	@ 0x68
 800c8f8:	9300      	str	r3, [sp, #0]
 800c8fa:	4a8e      	ldr	r2, [pc, #568]	@ (800cb34 <_strtod_l+0x28c>)
 800c8fc:	9805      	ldr	r0, [sp, #20]
 800c8fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c900:	a919      	add	r1, sp, #100	@ 0x64
 800c902:	f001 facb 	bl	800de9c <__gethex>
 800c906:	f010 060f 	ands.w	r6, r0, #15
 800c90a:	4604      	mov	r4, r0
 800c90c:	d005      	beq.n	800c91a <_strtod_l+0x72>
 800c90e:	2e06      	cmp	r6, #6
 800c910:	d128      	bne.n	800c964 <_strtod_l+0xbc>
 800c912:	3501      	adds	r5, #1
 800c914:	2300      	movs	r3, #0
 800c916:	9519      	str	r5, [sp, #100]	@ 0x64
 800c918:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c91a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	f040 858e 	bne.w	800d43e <_strtod_l+0xb96>
 800c922:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c924:	b1cb      	cbz	r3, 800c95a <_strtod_l+0xb2>
 800c926:	4652      	mov	r2, sl
 800c928:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c92c:	ec43 2b10 	vmov	d0, r2, r3
 800c930:	b01f      	add	sp, #124	@ 0x7c
 800c932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c936:	2920      	cmp	r1, #32
 800c938:	d1ce      	bne.n	800c8d8 <_strtod_l+0x30>
 800c93a:	3201      	adds	r2, #1
 800c93c:	e7c1      	b.n	800c8c2 <_strtod_l+0x1a>
 800c93e:	292d      	cmp	r1, #45	@ 0x2d
 800c940:	d1ca      	bne.n	800c8d8 <_strtod_l+0x30>
 800c942:	2101      	movs	r1, #1
 800c944:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c946:	1c51      	adds	r1, r2, #1
 800c948:	9119      	str	r1, [sp, #100]	@ 0x64
 800c94a:	7852      	ldrb	r2, [r2, #1]
 800c94c:	2a00      	cmp	r2, #0
 800c94e:	d1c5      	bne.n	800c8dc <_strtod_l+0x34>
 800c950:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c952:	9419      	str	r4, [sp, #100]	@ 0x64
 800c954:	2b00      	cmp	r3, #0
 800c956:	f040 8570 	bne.w	800d43a <_strtod_l+0xb92>
 800c95a:	4652      	mov	r2, sl
 800c95c:	465b      	mov	r3, fp
 800c95e:	e7e5      	b.n	800c92c <_strtod_l+0x84>
 800c960:	2100      	movs	r1, #0
 800c962:	e7ef      	b.n	800c944 <_strtod_l+0x9c>
 800c964:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c966:	b13a      	cbz	r2, 800c978 <_strtod_l+0xd0>
 800c968:	2135      	movs	r1, #53	@ 0x35
 800c96a:	a81c      	add	r0, sp, #112	@ 0x70
 800c96c:	f7ff ff38 	bl	800c7e0 <__copybits>
 800c970:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c972:	9805      	ldr	r0, [sp, #20]
 800c974:	f7ff fb06 	bl	800bf84 <_Bfree>
 800c978:	3e01      	subs	r6, #1
 800c97a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c97c:	2e04      	cmp	r6, #4
 800c97e:	d806      	bhi.n	800c98e <_strtod_l+0xe6>
 800c980:	e8df f006 	tbb	[pc, r6]
 800c984:	201d0314 	.word	0x201d0314
 800c988:	14          	.byte	0x14
 800c989:	00          	.byte	0x00
 800c98a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c98e:	05e1      	lsls	r1, r4, #23
 800c990:	bf48      	it	mi
 800c992:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c996:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c99a:	0d1b      	lsrs	r3, r3, #20
 800c99c:	051b      	lsls	r3, r3, #20
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d1bb      	bne.n	800c91a <_strtod_l+0x72>
 800c9a2:	f7fe fbd7 	bl	800b154 <__errno>
 800c9a6:	2322      	movs	r3, #34	@ 0x22
 800c9a8:	6003      	str	r3, [r0, #0]
 800c9aa:	e7b6      	b.n	800c91a <_strtod_l+0x72>
 800c9ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c9b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c9b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c9b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c9bc:	e7e7      	b.n	800c98e <_strtod_l+0xe6>
 800c9be:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800cb3c <_strtod_l+0x294>
 800c9c2:	e7e4      	b.n	800c98e <_strtod_l+0xe6>
 800c9c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c9c8:	f04f 3aff 	mov.w	sl, #4294967295
 800c9cc:	e7df      	b.n	800c98e <_strtod_l+0xe6>
 800c9ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c9d0:	1c5a      	adds	r2, r3, #1
 800c9d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800c9d4:	785b      	ldrb	r3, [r3, #1]
 800c9d6:	2b30      	cmp	r3, #48	@ 0x30
 800c9d8:	d0f9      	beq.n	800c9ce <_strtod_l+0x126>
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d09d      	beq.n	800c91a <_strtod_l+0x72>
 800c9de:	2301      	movs	r3, #1
 800c9e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9e2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c9e4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	9308      	str	r3, [sp, #32]
 800c9ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9ec:	461f      	mov	r7, r3
 800c9ee:	220a      	movs	r2, #10
 800c9f0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c9f2:	7805      	ldrb	r5, [r0, #0]
 800c9f4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c9f8:	b2d9      	uxtb	r1, r3
 800c9fa:	2909      	cmp	r1, #9
 800c9fc:	d928      	bls.n	800ca50 <_strtod_l+0x1a8>
 800c9fe:	494e      	ldr	r1, [pc, #312]	@ (800cb38 <_strtod_l+0x290>)
 800ca00:	2201      	movs	r2, #1
 800ca02:	f001 f9ab 	bl	800dd5c <strncmp>
 800ca06:	2800      	cmp	r0, #0
 800ca08:	d032      	beq.n	800ca70 <_strtod_l+0x1c8>
 800ca0a:	2000      	movs	r0, #0
 800ca0c:	462a      	mov	r2, r5
 800ca0e:	4681      	mov	r9, r0
 800ca10:	463d      	mov	r5, r7
 800ca12:	4603      	mov	r3, r0
 800ca14:	2a65      	cmp	r2, #101	@ 0x65
 800ca16:	d001      	beq.n	800ca1c <_strtod_l+0x174>
 800ca18:	2a45      	cmp	r2, #69	@ 0x45
 800ca1a:	d114      	bne.n	800ca46 <_strtod_l+0x19e>
 800ca1c:	b91d      	cbnz	r5, 800ca26 <_strtod_l+0x17e>
 800ca1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca20:	4302      	orrs	r2, r0
 800ca22:	d095      	beq.n	800c950 <_strtod_l+0xa8>
 800ca24:	2500      	movs	r5, #0
 800ca26:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ca28:	1c62      	adds	r2, r4, #1
 800ca2a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca2c:	7862      	ldrb	r2, [r4, #1]
 800ca2e:	2a2b      	cmp	r2, #43	@ 0x2b
 800ca30:	d077      	beq.n	800cb22 <_strtod_l+0x27a>
 800ca32:	2a2d      	cmp	r2, #45	@ 0x2d
 800ca34:	d07b      	beq.n	800cb2e <_strtod_l+0x286>
 800ca36:	f04f 0c00 	mov.w	ip, #0
 800ca3a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ca3e:	2909      	cmp	r1, #9
 800ca40:	f240 8082 	bls.w	800cb48 <_strtod_l+0x2a0>
 800ca44:	9419      	str	r4, [sp, #100]	@ 0x64
 800ca46:	f04f 0800 	mov.w	r8, #0
 800ca4a:	e0a2      	b.n	800cb92 <_strtod_l+0x2ea>
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	e7c7      	b.n	800c9e0 <_strtod_l+0x138>
 800ca50:	2f08      	cmp	r7, #8
 800ca52:	bfd5      	itete	le
 800ca54:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800ca56:	9908      	ldrgt	r1, [sp, #32]
 800ca58:	fb02 3301 	mlale	r3, r2, r1, r3
 800ca5c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800ca60:	f100 0001 	add.w	r0, r0, #1
 800ca64:	bfd4      	ite	le
 800ca66:	930a      	strle	r3, [sp, #40]	@ 0x28
 800ca68:	9308      	strgt	r3, [sp, #32]
 800ca6a:	3701      	adds	r7, #1
 800ca6c:	9019      	str	r0, [sp, #100]	@ 0x64
 800ca6e:	e7bf      	b.n	800c9f0 <_strtod_l+0x148>
 800ca70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca72:	1c5a      	adds	r2, r3, #1
 800ca74:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca76:	785a      	ldrb	r2, [r3, #1]
 800ca78:	b37f      	cbz	r7, 800cada <_strtod_l+0x232>
 800ca7a:	4681      	mov	r9, r0
 800ca7c:	463d      	mov	r5, r7
 800ca7e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ca82:	2b09      	cmp	r3, #9
 800ca84:	d912      	bls.n	800caac <_strtod_l+0x204>
 800ca86:	2301      	movs	r3, #1
 800ca88:	e7c4      	b.n	800ca14 <_strtod_l+0x16c>
 800ca8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca8c:	1c5a      	adds	r2, r3, #1
 800ca8e:	9219      	str	r2, [sp, #100]	@ 0x64
 800ca90:	785a      	ldrb	r2, [r3, #1]
 800ca92:	3001      	adds	r0, #1
 800ca94:	2a30      	cmp	r2, #48	@ 0x30
 800ca96:	d0f8      	beq.n	800ca8a <_strtod_l+0x1e2>
 800ca98:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ca9c:	2b08      	cmp	r3, #8
 800ca9e:	f200 84d3 	bhi.w	800d448 <_strtod_l+0xba0>
 800caa2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800caa4:	930c      	str	r3, [sp, #48]	@ 0x30
 800caa6:	4681      	mov	r9, r0
 800caa8:	2000      	movs	r0, #0
 800caaa:	4605      	mov	r5, r0
 800caac:	3a30      	subs	r2, #48	@ 0x30
 800caae:	f100 0301 	add.w	r3, r0, #1
 800cab2:	d02a      	beq.n	800cb0a <_strtod_l+0x262>
 800cab4:	4499      	add	r9, r3
 800cab6:	eb00 0c05 	add.w	ip, r0, r5
 800caba:	462b      	mov	r3, r5
 800cabc:	210a      	movs	r1, #10
 800cabe:	4563      	cmp	r3, ip
 800cac0:	d10d      	bne.n	800cade <_strtod_l+0x236>
 800cac2:	1c69      	adds	r1, r5, #1
 800cac4:	4401      	add	r1, r0
 800cac6:	4428      	add	r0, r5
 800cac8:	2808      	cmp	r0, #8
 800caca:	dc16      	bgt.n	800cafa <_strtod_l+0x252>
 800cacc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cace:	230a      	movs	r3, #10
 800cad0:	fb03 2300 	mla	r3, r3, r0, r2
 800cad4:	930a      	str	r3, [sp, #40]	@ 0x28
 800cad6:	2300      	movs	r3, #0
 800cad8:	e018      	b.n	800cb0c <_strtod_l+0x264>
 800cada:	4638      	mov	r0, r7
 800cadc:	e7da      	b.n	800ca94 <_strtod_l+0x1ec>
 800cade:	2b08      	cmp	r3, #8
 800cae0:	f103 0301 	add.w	r3, r3, #1
 800cae4:	dc03      	bgt.n	800caee <_strtod_l+0x246>
 800cae6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800cae8:	434e      	muls	r6, r1
 800caea:	960a      	str	r6, [sp, #40]	@ 0x28
 800caec:	e7e7      	b.n	800cabe <_strtod_l+0x216>
 800caee:	2b10      	cmp	r3, #16
 800caf0:	bfde      	ittt	le
 800caf2:	9e08      	ldrle	r6, [sp, #32]
 800caf4:	434e      	mulle	r6, r1
 800caf6:	9608      	strle	r6, [sp, #32]
 800caf8:	e7e1      	b.n	800cabe <_strtod_l+0x216>
 800cafa:	280f      	cmp	r0, #15
 800cafc:	dceb      	bgt.n	800cad6 <_strtod_l+0x22e>
 800cafe:	9808      	ldr	r0, [sp, #32]
 800cb00:	230a      	movs	r3, #10
 800cb02:	fb03 2300 	mla	r3, r3, r0, r2
 800cb06:	9308      	str	r3, [sp, #32]
 800cb08:	e7e5      	b.n	800cad6 <_strtod_l+0x22e>
 800cb0a:	4629      	mov	r1, r5
 800cb0c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb0e:	1c50      	adds	r0, r2, #1
 800cb10:	9019      	str	r0, [sp, #100]	@ 0x64
 800cb12:	7852      	ldrb	r2, [r2, #1]
 800cb14:	4618      	mov	r0, r3
 800cb16:	460d      	mov	r5, r1
 800cb18:	e7b1      	b.n	800ca7e <_strtod_l+0x1d6>
 800cb1a:	f04f 0900 	mov.w	r9, #0
 800cb1e:	2301      	movs	r3, #1
 800cb20:	e77d      	b.n	800ca1e <_strtod_l+0x176>
 800cb22:	f04f 0c00 	mov.w	ip, #0
 800cb26:	1ca2      	adds	r2, r4, #2
 800cb28:	9219      	str	r2, [sp, #100]	@ 0x64
 800cb2a:	78a2      	ldrb	r2, [r4, #2]
 800cb2c:	e785      	b.n	800ca3a <_strtod_l+0x192>
 800cb2e:	f04f 0c01 	mov.w	ip, #1
 800cb32:	e7f8      	b.n	800cb26 <_strtod_l+0x27e>
 800cb34:	0800ee40 	.word	0x0800ee40
 800cb38:	0800ee28 	.word	0x0800ee28
 800cb3c:	7ff00000 	.word	0x7ff00000
 800cb40:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb42:	1c51      	adds	r1, r2, #1
 800cb44:	9119      	str	r1, [sp, #100]	@ 0x64
 800cb46:	7852      	ldrb	r2, [r2, #1]
 800cb48:	2a30      	cmp	r2, #48	@ 0x30
 800cb4a:	d0f9      	beq.n	800cb40 <_strtod_l+0x298>
 800cb4c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cb50:	2908      	cmp	r1, #8
 800cb52:	f63f af78 	bhi.w	800ca46 <_strtod_l+0x19e>
 800cb56:	3a30      	subs	r2, #48	@ 0x30
 800cb58:	920e      	str	r2, [sp, #56]	@ 0x38
 800cb5a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb5c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800cb5e:	f04f 080a 	mov.w	r8, #10
 800cb62:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cb64:	1c56      	adds	r6, r2, #1
 800cb66:	9619      	str	r6, [sp, #100]	@ 0x64
 800cb68:	7852      	ldrb	r2, [r2, #1]
 800cb6a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cb6e:	f1be 0f09 	cmp.w	lr, #9
 800cb72:	d939      	bls.n	800cbe8 <_strtod_l+0x340>
 800cb74:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cb76:	1a76      	subs	r6, r6, r1
 800cb78:	2e08      	cmp	r6, #8
 800cb7a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800cb7e:	dc03      	bgt.n	800cb88 <_strtod_l+0x2e0>
 800cb80:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800cb82:	4588      	cmp	r8, r1
 800cb84:	bfa8      	it	ge
 800cb86:	4688      	movge	r8, r1
 800cb88:	f1bc 0f00 	cmp.w	ip, #0
 800cb8c:	d001      	beq.n	800cb92 <_strtod_l+0x2ea>
 800cb8e:	f1c8 0800 	rsb	r8, r8, #0
 800cb92:	2d00      	cmp	r5, #0
 800cb94:	d14e      	bne.n	800cc34 <_strtod_l+0x38c>
 800cb96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb98:	4308      	orrs	r0, r1
 800cb9a:	f47f aebe 	bne.w	800c91a <_strtod_l+0x72>
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	f47f aed6 	bne.w	800c950 <_strtod_l+0xa8>
 800cba4:	2a69      	cmp	r2, #105	@ 0x69
 800cba6:	d028      	beq.n	800cbfa <_strtod_l+0x352>
 800cba8:	dc25      	bgt.n	800cbf6 <_strtod_l+0x34e>
 800cbaa:	2a49      	cmp	r2, #73	@ 0x49
 800cbac:	d025      	beq.n	800cbfa <_strtod_l+0x352>
 800cbae:	2a4e      	cmp	r2, #78	@ 0x4e
 800cbb0:	f47f aece 	bne.w	800c950 <_strtod_l+0xa8>
 800cbb4:	499b      	ldr	r1, [pc, #620]	@ (800ce24 <_strtod_l+0x57c>)
 800cbb6:	a819      	add	r0, sp, #100	@ 0x64
 800cbb8:	f001 fb92 	bl	800e2e0 <__match>
 800cbbc:	2800      	cmp	r0, #0
 800cbbe:	f43f aec7 	beq.w	800c950 <_strtod_l+0xa8>
 800cbc2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbc4:	781b      	ldrb	r3, [r3, #0]
 800cbc6:	2b28      	cmp	r3, #40	@ 0x28
 800cbc8:	d12e      	bne.n	800cc28 <_strtod_l+0x380>
 800cbca:	4997      	ldr	r1, [pc, #604]	@ (800ce28 <_strtod_l+0x580>)
 800cbcc:	aa1c      	add	r2, sp, #112	@ 0x70
 800cbce:	a819      	add	r0, sp, #100	@ 0x64
 800cbd0:	f001 fb9a 	bl	800e308 <__hexnan>
 800cbd4:	2805      	cmp	r0, #5
 800cbd6:	d127      	bne.n	800cc28 <_strtod_l+0x380>
 800cbd8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cbda:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cbde:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cbe2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cbe6:	e698      	b.n	800c91a <_strtod_l+0x72>
 800cbe8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800cbea:	fb08 2101 	mla	r1, r8, r1, r2
 800cbee:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cbf2:	920e      	str	r2, [sp, #56]	@ 0x38
 800cbf4:	e7b5      	b.n	800cb62 <_strtod_l+0x2ba>
 800cbf6:	2a6e      	cmp	r2, #110	@ 0x6e
 800cbf8:	e7da      	b.n	800cbb0 <_strtod_l+0x308>
 800cbfa:	498c      	ldr	r1, [pc, #560]	@ (800ce2c <_strtod_l+0x584>)
 800cbfc:	a819      	add	r0, sp, #100	@ 0x64
 800cbfe:	f001 fb6f 	bl	800e2e0 <__match>
 800cc02:	2800      	cmp	r0, #0
 800cc04:	f43f aea4 	beq.w	800c950 <_strtod_l+0xa8>
 800cc08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc0a:	4989      	ldr	r1, [pc, #548]	@ (800ce30 <_strtod_l+0x588>)
 800cc0c:	3b01      	subs	r3, #1
 800cc0e:	a819      	add	r0, sp, #100	@ 0x64
 800cc10:	9319      	str	r3, [sp, #100]	@ 0x64
 800cc12:	f001 fb65 	bl	800e2e0 <__match>
 800cc16:	b910      	cbnz	r0, 800cc1e <_strtod_l+0x376>
 800cc18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cc1a:	3301      	adds	r3, #1
 800cc1c:	9319      	str	r3, [sp, #100]	@ 0x64
 800cc1e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ce40 <_strtod_l+0x598>
 800cc22:	f04f 0a00 	mov.w	sl, #0
 800cc26:	e678      	b.n	800c91a <_strtod_l+0x72>
 800cc28:	4882      	ldr	r0, [pc, #520]	@ (800ce34 <_strtod_l+0x58c>)
 800cc2a:	f001 f8a9 	bl	800dd80 <nan>
 800cc2e:	ec5b ab10 	vmov	sl, fp, d0
 800cc32:	e672      	b.n	800c91a <_strtod_l+0x72>
 800cc34:	eba8 0309 	sub.w	r3, r8, r9
 800cc38:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cc3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc3c:	2f00      	cmp	r7, #0
 800cc3e:	bf08      	it	eq
 800cc40:	462f      	moveq	r7, r5
 800cc42:	2d10      	cmp	r5, #16
 800cc44:	462c      	mov	r4, r5
 800cc46:	bfa8      	it	ge
 800cc48:	2410      	movge	r4, #16
 800cc4a:	f7f3 fc5b 	bl	8000504 <__aeabi_ui2d>
 800cc4e:	2d09      	cmp	r5, #9
 800cc50:	4682      	mov	sl, r0
 800cc52:	468b      	mov	fp, r1
 800cc54:	dc13      	bgt.n	800cc7e <_strtod_l+0x3d6>
 800cc56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	f43f ae5e 	beq.w	800c91a <_strtod_l+0x72>
 800cc5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc60:	dd78      	ble.n	800cd54 <_strtod_l+0x4ac>
 800cc62:	2b16      	cmp	r3, #22
 800cc64:	dc5f      	bgt.n	800cd26 <_strtod_l+0x47e>
 800cc66:	4974      	ldr	r1, [pc, #464]	@ (800ce38 <_strtod_l+0x590>)
 800cc68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cc6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc70:	4652      	mov	r2, sl
 800cc72:	465b      	mov	r3, fp
 800cc74:	f7f3 fcc0 	bl	80005f8 <__aeabi_dmul>
 800cc78:	4682      	mov	sl, r0
 800cc7a:	468b      	mov	fp, r1
 800cc7c:	e64d      	b.n	800c91a <_strtod_l+0x72>
 800cc7e:	4b6e      	ldr	r3, [pc, #440]	@ (800ce38 <_strtod_l+0x590>)
 800cc80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800cc88:	f7f3 fcb6 	bl	80005f8 <__aeabi_dmul>
 800cc8c:	4682      	mov	sl, r0
 800cc8e:	9808      	ldr	r0, [sp, #32]
 800cc90:	468b      	mov	fp, r1
 800cc92:	f7f3 fc37 	bl	8000504 <__aeabi_ui2d>
 800cc96:	4602      	mov	r2, r0
 800cc98:	460b      	mov	r3, r1
 800cc9a:	4650      	mov	r0, sl
 800cc9c:	4659      	mov	r1, fp
 800cc9e:	f7f3 faf5 	bl	800028c <__adddf3>
 800cca2:	2d0f      	cmp	r5, #15
 800cca4:	4682      	mov	sl, r0
 800cca6:	468b      	mov	fp, r1
 800cca8:	ddd5      	ble.n	800cc56 <_strtod_l+0x3ae>
 800ccaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccac:	1b2c      	subs	r4, r5, r4
 800ccae:	441c      	add	r4, r3
 800ccb0:	2c00      	cmp	r4, #0
 800ccb2:	f340 8096 	ble.w	800cde2 <_strtod_l+0x53a>
 800ccb6:	f014 030f 	ands.w	r3, r4, #15
 800ccba:	d00a      	beq.n	800ccd2 <_strtod_l+0x42a>
 800ccbc:	495e      	ldr	r1, [pc, #376]	@ (800ce38 <_strtod_l+0x590>)
 800ccbe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ccc2:	4652      	mov	r2, sl
 800ccc4:	465b      	mov	r3, fp
 800ccc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ccca:	f7f3 fc95 	bl	80005f8 <__aeabi_dmul>
 800ccce:	4682      	mov	sl, r0
 800ccd0:	468b      	mov	fp, r1
 800ccd2:	f034 040f 	bics.w	r4, r4, #15
 800ccd6:	d073      	beq.n	800cdc0 <_strtod_l+0x518>
 800ccd8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ccdc:	dd48      	ble.n	800cd70 <_strtod_l+0x4c8>
 800ccde:	2400      	movs	r4, #0
 800cce0:	46a0      	mov	r8, r4
 800cce2:	940a      	str	r4, [sp, #40]	@ 0x28
 800cce4:	46a1      	mov	r9, r4
 800cce6:	9a05      	ldr	r2, [sp, #20]
 800cce8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ce40 <_strtod_l+0x598>
 800ccec:	2322      	movs	r3, #34	@ 0x22
 800ccee:	6013      	str	r3, [r2, #0]
 800ccf0:	f04f 0a00 	mov.w	sl, #0
 800ccf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	f43f ae0f 	beq.w	800c91a <_strtod_l+0x72>
 800ccfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ccfe:	9805      	ldr	r0, [sp, #20]
 800cd00:	f7ff f940 	bl	800bf84 <_Bfree>
 800cd04:	9805      	ldr	r0, [sp, #20]
 800cd06:	4649      	mov	r1, r9
 800cd08:	f7ff f93c 	bl	800bf84 <_Bfree>
 800cd0c:	9805      	ldr	r0, [sp, #20]
 800cd0e:	4641      	mov	r1, r8
 800cd10:	f7ff f938 	bl	800bf84 <_Bfree>
 800cd14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cd16:	9805      	ldr	r0, [sp, #20]
 800cd18:	f7ff f934 	bl	800bf84 <_Bfree>
 800cd1c:	9805      	ldr	r0, [sp, #20]
 800cd1e:	4621      	mov	r1, r4
 800cd20:	f7ff f930 	bl	800bf84 <_Bfree>
 800cd24:	e5f9      	b.n	800c91a <_strtod_l+0x72>
 800cd26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd28:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	dbbc      	blt.n	800ccaa <_strtod_l+0x402>
 800cd30:	4c41      	ldr	r4, [pc, #260]	@ (800ce38 <_strtod_l+0x590>)
 800cd32:	f1c5 050f 	rsb	r5, r5, #15
 800cd36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cd3a:	4652      	mov	r2, sl
 800cd3c:	465b      	mov	r3, fp
 800cd3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd42:	f7f3 fc59 	bl	80005f8 <__aeabi_dmul>
 800cd46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd48:	1b5d      	subs	r5, r3, r5
 800cd4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800cd4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800cd52:	e78f      	b.n	800cc74 <_strtod_l+0x3cc>
 800cd54:	3316      	adds	r3, #22
 800cd56:	dba8      	blt.n	800ccaa <_strtod_l+0x402>
 800cd58:	4b37      	ldr	r3, [pc, #220]	@ (800ce38 <_strtod_l+0x590>)
 800cd5a:	eba9 0808 	sub.w	r8, r9, r8
 800cd5e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cd62:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cd66:	4650      	mov	r0, sl
 800cd68:	4659      	mov	r1, fp
 800cd6a:	f7f3 fd6f 	bl	800084c <__aeabi_ddiv>
 800cd6e:	e783      	b.n	800cc78 <_strtod_l+0x3d0>
 800cd70:	4b32      	ldr	r3, [pc, #200]	@ (800ce3c <_strtod_l+0x594>)
 800cd72:	9308      	str	r3, [sp, #32]
 800cd74:	2300      	movs	r3, #0
 800cd76:	1124      	asrs	r4, r4, #4
 800cd78:	4650      	mov	r0, sl
 800cd7a:	4659      	mov	r1, fp
 800cd7c:	461e      	mov	r6, r3
 800cd7e:	2c01      	cmp	r4, #1
 800cd80:	dc21      	bgt.n	800cdc6 <_strtod_l+0x51e>
 800cd82:	b10b      	cbz	r3, 800cd88 <_strtod_l+0x4e0>
 800cd84:	4682      	mov	sl, r0
 800cd86:	468b      	mov	fp, r1
 800cd88:	492c      	ldr	r1, [pc, #176]	@ (800ce3c <_strtod_l+0x594>)
 800cd8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cd8e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cd92:	4652      	mov	r2, sl
 800cd94:	465b      	mov	r3, fp
 800cd96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cd9a:	f7f3 fc2d 	bl	80005f8 <__aeabi_dmul>
 800cd9e:	4b28      	ldr	r3, [pc, #160]	@ (800ce40 <_strtod_l+0x598>)
 800cda0:	460a      	mov	r2, r1
 800cda2:	400b      	ands	r3, r1
 800cda4:	4927      	ldr	r1, [pc, #156]	@ (800ce44 <_strtod_l+0x59c>)
 800cda6:	428b      	cmp	r3, r1
 800cda8:	4682      	mov	sl, r0
 800cdaa:	d898      	bhi.n	800ccde <_strtod_l+0x436>
 800cdac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cdb0:	428b      	cmp	r3, r1
 800cdb2:	bf86      	itte	hi
 800cdb4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800ce48 <_strtod_l+0x5a0>
 800cdb8:	f04f 3aff 	movhi.w	sl, #4294967295
 800cdbc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	9308      	str	r3, [sp, #32]
 800cdc4:	e07a      	b.n	800cebc <_strtod_l+0x614>
 800cdc6:	07e2      	lsls	r2, r4, #31
 800cdc8:	d505      	bpl.n	800cdd6 <_strtod_l+0x52e>
 800cdca:	9b08      	ldr	r3, [sp, #32]
 800cdcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd0:	f7f3 fc12 	bl	80005f8 <__aeabi_dmul>
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	9a08      	ldr	r2, [sp, #32]
 800cdd8:	3208      	adds	r2, #8
 800cdda:	3601      	adds	r6, #1
 800cddc:	1064      	asrs	r4, r4, #1
 800cdde:	9208      	str	r2, [sp, #32]
 800cde0:	e7cd      	b.n	800cd7e <_strtod_l+0x4d6>
 800cde2:	d0ed      	beq.n	800cdc0 <_strtod_l+0x518>
 800cde4:	4264      	negs	r4, r4
 800cde6:	f014 020f 	ands.w	r2, r4, #15
 800cdea:	d00a      	beq.n	800ce02 <_strtod_l+0x55a>
 800cdec:	4b12      	ldr	r3, [pc, #72]	@ (800ce38 <_strtod_l+0x590>)
 800cdee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdf2:	4650      	mov	r0, sl
 800cdf4:	4659      	mov	r1, fp
 800cdf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdfa:	f7f3 fd27 	bl	800084c <__aeabi_ddiv>
 800cdfe:	4682      	mov	sl, r0
 800ce00:	468b      	mov	fp, r1
 800ce02:	1124      	asrs	r4, r4, #4
 800ce04:	d0dc      	beq.n	800cdc0 <_strtod_l+0x518>
 800ce06:	2c1f      	cmp	r4, #31
 800ce08:	dd20      	ble.n	800ce4c <_strtod_l+0x5a4>
 800ce0a:	2400      	movs	r4, #0
 800ce0c:	46a0      	mov	r8, r4
 800ce0e:	940a      	str	r4, [sp, #40]	@ 0x28
 800ce10:	46a1      	mov	r9, r4
 800ce12:	9a05      	ldr	r2, [sp, #20]
 800ce14:	2322      	movs	r3, #34	@ 0x22
 800ce16:	f04f 0a00 	mov.w	sl, #0
 800ce1a:	f04f 0b00 	mov.w	fp, #0
 800ce1e:	6013      	str	r3, [r2, #0]
 800ce20:	e768      	b.n	800ccf4 <_strtod_l+0x44c>
 800ce22:	bf00      	nop
 800ce24:	0800ec19 	.word	0x0800ec19
 800ce28:	0800ee2c 	.word	0x0800ee2c
 800ce2c:	0800ec11 	.word	0x0800ec11
 800ce30:	0800ec48 	.word	0x0800ec48
 800ce34:	0800efd5 	.word	0x0800efd5
 800ce38:	0800ed60 	.word	0x0800ed60
 800ce3c:	0800ed38 	.word	0x0800ed38
 800ce40:	7ff00000 	.word	0x7ff00000
 800ce44:	7ca00000 	.word	0x7ca00000
 800ce48:	7fefffff 	.word	0x7fefffff
 800ce4c:	f014 0310 	ands.w	r3, r4, #16
 800ce50:	bf18      	it	ne
 800ce52:	236a      	movne	r3, #106	@ 0x6a
 800ce54:	4ea9      	ldr	r6, [pc, #676]	@ (800d0fc <_strtod_l+0x854>)
 800ce56:	9308      	str	r3, [sp, #32]
 800ce58:	4650      	mov	r0, sl
 800ce5a:	4659      	mov	r1, fp
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	07e2      	lsls	r2, r4, #31
 800ce60:	d504      	bpl.n	800ce6c <_strtod_l+0x5c4>
 800ce62:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ce66:	f7f3 fbc7 	bl	80005f8 <__aeabi_dmul>
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	1064      	asrs	r4, r4, #1
 800ce6e:	f106 0608 	add.w	r6, r6, #8
 800ce72:	d1f4      	bne.n	800ce5e <_strtod_l+0x5b6>
 800ce74:	b10b      	cbz	r3, 800ce7a <_strtod_l+0x5d2>
 800ce76:	4682      	mov	sl, r0
 800ce78:	468b      	mov	fp, r1
 800ce7a:	9b08      	ldr	r3, [sp, #32]
 800ce7c:	b1b3      	cbz	r3, 800ceac <_strtod_l+0x604>
 800ce7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ce82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	4659      	mov	r1, fp
 800ce8a:	dd0f      	ble.n	800ceac <_strtod_l+0x604>
 800ce8c:	2b1f      	cmp	r3, #31
 800ce8e:	dd55      	ble.n	800cf3c <_strtod_l+0x694>
 800ce90:	2b34      	cmp	r3, #52	@ 0x34
 800ce92:	bfde      	ittt	le
 800ce94:	f04f 33ff 	movle.w	r3, #4294967295
 800ce98:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ce9c:	4093      	lslle	r3, r2
 800ce9e:	f04f 0a00 	mov.w	sl, #0
 800cea2:	bfcc      	ite	gt
 800cea4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cea8:	ea03 0b01 	andle.w	fp, r3, r1
 800ceac:	2200      	movs	r2, #0
 800ceae:	2300      	movs	r3, #0
 800ceb0:	4650      	mov	r0, sl
 800ceb2:	4659      	mov	r1, fp
 800ceb4:	f7f3 fe08 	bl	8000ac8 <__aeabi_dcmpeq>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	d1a6      	bne.n	800ce0a <_strtod_l+0x562>
 800cebc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cebe:	9300      	str	r3, [sp, #0]
 800cec0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cec2:	9805      	ldr	r0, [sp, #20]
 800cec4:	462b      	mov	r3, r5
 800cec6:	463a      	mov	r2, r7
 800cec8:	f7ff f8c4 	bl	800c054 <__s2b>
 800cecc:	900a      	str	r0, [sp, #40]	@ 0x28
 800cece:	2800      	cmp	r0, #0
 800ced0:	f43f af05 	beq.w	800ccde <_strtod_l+0x436>
 800ced4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ced6:	2a00      	cmp	r2, #0
 800ced8:	eba9 0308 	sub.w	r3, r9, r8
 800cedc:	bfa8      	it	ge
 800cede:	2300      	movge	r3, #0
 800cee0:	9312      	str	r3, [sp, #72]	@ 0x48
 800cee2:	2400      	movs	r4, #0
 800cee4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cee8:	9316      	str	r3, [sp, #88]	@ 0x58
 800ceea:	46a0      	mov	r8, r4
 800ceec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ceee:	9805      	ldr	r0, [sp, #20]
 800cef0:	6859      	ldr	r1, [r3, #4]
 800cef2:	f7ff f807 	bl	800bf04 <_Balloc>
 800cef6:	4681      	mov	r9, r0
 800cef8:	2800      	cmp	r0, #0
 800cefa:	f43f aef4 	beq.w	800cce6 <_strtod_l+0x43e>
 800cefe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf00:	691a      	ldr	r2, [r3, #16]
 800cf02:	3202      	adds	r2, #2
 800cf04:	f103 010c 	add.w	r1, r3, #12
 800cf08:	0092      	lsls	r2, r2, #2
 800cf0a:	300c      	adds	r0, #12
 800cf0c:	f7fe f94f 	bl	800b1ae <memcpy>
 800cf10:	ec4b ab10 	vmov	d0, sl, fp
 800cf14:	9805      	ldr	r0, [sp, #20]
 800cf16:	aa1c      	add	r2, sp, #112	@ 0x70
 800cf18:	a91b      	add	r1, sp, #108	@ 0x6c
 800cf1a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cf1e:	f7ff fbd5 	bl	800c6cc <__d2b>
 800cf22:	901a      	str	r0, [sp, #104]	@ 0x68
 800cf24:	2800      	cmp	r0, #0
 800cf26:	f43f aede 	beq.w	800cce6 <_strtod_l+0x43e>
 800cf2a:	9805      	ldr	r0, [sp, #20]
 800cf2c:	2101      	movs	r1, #1
 800cf2e:	f7ff f927 	bl	800c180 <__i2b>
 800cf32:	4680      	mov	r8, r0
 800cf34:	b948      	cbnz	r0, 800cf4a <_strtod_l+0x6a2>
 800cf36:	f04f 0800 	mov.w	r8, #0
 800cf3a:	e6d4      	b.n	800cce6 <_strtod_l+0x43e>
 800cf3c:	f04f 32ff 	mov.w	r2, #4294967295
 800cf40:	fa02 f303 	lsl.w	r3, r2, r3
 800cf44:	ea03 0a0a 	and.w	sl, r3, sl
 800cf48:	e7b0      	b.n	800ceac <_strtod_l+0x604>
 800cf4a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cf4c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cf4e:	2d00      	cmp	r5, #0
 800cf50:	bfab      	itete	ge
 800cf52:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cf54:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cf56:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cf58:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800cf5a:	bfac      	ite	ge
 800cf5c:	18ef      	addge	r7, r5, r3
 800cf5e:	1b5e      	sublt	r6, r3, r5
 800cf60:	9b08      	ldr	r3, [sp, #32]
 800cf62:	1aed      	subs	r5, r5, r3
 800cf64:	4415      	add	r5, r2
 800cf66:	4b66      	ldr	r3, [pc, #408]	@ (800d100 <_strtod_l+0x858>)
 800cf68:	3d01      	subs	r5, #1
 800cf6a:	429d      	cmp	r5, r3
 800cf6c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800cf70:	da50      	bge.n	800d014 <_strtod_l+0x76c>
 800cf72:	1b5b      	subs	r3, r3, r5
 800cf74:	2b1f      	cmp	r3, #31
 800cf76:	eba2 0203 	sub.w	r2, r2, r3
 800cf7a:	f04f 0101 	mov.w	r1, #1
 800cf7e:	dc3d      	bgt.n	800cffc <_strtod_l+0x754>
 800cf80:	fa01 f303 	lsl.w	r3, r1, r3
 800cf84:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cf86:	2300      	movs	r3, #0
 800cf88:	9310      	str	r3, [sp, #64]	@ 0x40
 800cf8a:	18bd      	adds	r5, r7, r2
 800cf8c:	9b08      	ldr	r3, [sp, #32]
 800cf8e:	42af      	cmp	r7, r5
 800cf90:	4416      	add	r6, r2
 800cf92:	441e      	add	r6, r3
 800cf94:	463b      	mov	r3, r7
 800cf96:	bfa8      	it	ge
 800cf98:	462b      	movge	r3, r5
 800cf9a:	42b3      	cmp	r3, r6
 800cf9c:	bfa8      	it	ge
 800cf9e:	4633      	movge	r3, r6
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	bfc2      	ittt	gt
 800cfa4:	1aed      	subgt	r5, r5, r3
 800cfa6:	1af6      	subgt	r6, r6, r3
 800cfa8:	1aff      	subgt	r7, r7, r3
 800cfaa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	dd16      	ble.n	800cfde <_strtod_l+0x736>
 800cfb0:	4641      	mov	r1, r8
 800cfb2:	9805      	ldr	r0, [sp, #20]
 800cfb4:	461a      	mov	r2, r3
 800cfb6:	f7ff f9a3 	bl	800c300 <__pow5mult>
 800cfba:	4680      	mov	r8, r0
 800cfbc:	2800      	cmp	r0, #0
 800cfbe:	d0ba      	beq.n	800cf36 <_strtod_l+0x68e>
 800cfc0:	4601      	mov	r1, r0
 800cfc2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cfc4:	9805      	ldr	r0, [sp, #20]
 800cfc6:	f7ff f8f1 	bl	800c1ac <__multiply>
 800cfca:	900e      	str	r0, [sp, #56]	@ 0x38
 800cfcc:	2800      	cmp	r0, #0
 800cfce:	f43f ae8a 	beq.w	800cce6 <_strtod_l+0x43e>
 800cfd2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cfd4:	9805      	ldr	r0, [sp, #20]
 800cfd6:	f7fe ffd5 	bl	800bf84 <_Bfree>
 800cfda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfdc:	931a      	str	r3, [sp, #104]	@ 0x68
 800cfde:	2d00      	cmp	r5, #0
 800cfe0:	dc1d      	bgt.n	800d01e <_strtod_l+0x776>
 800cfe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfe4:	2b00      	cmp	r3, #0
 800cfe6:	dd23      	ble.n	800d030 <_strtod_l+0x788>
 800cfe8:	4649      	mov	r1, r9
 800cfea:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cfec:	9805      	ldr	r0, [sp, #20]
 800cfee:	f7ff f987 	bl	800c300 <__pow5mult>
 800cff2:	4681      	mov	r9, r0
 800cff4:	b9e0      	cbnz	r0, 800d030 <_strtod_l+0x788>
 800cff6:	f04f 0900 	mov.w	r9, #0
 800cffa:	e674      	b.n	800cce6 <_strtod_l+0x43e>
 800cffc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d000:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d004:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d008:	35e2      	adds	r5, #226	@ 0xe2
 800d00a:	fa01 f305 	lsl.w	r3, r1, r5
 800d00e:	9310      	str	r3, [sp, #64]	@ 0x40
 800d010:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d012:	e7ba      	b.n	800cf8a <_strtod_l+0x6e2>
 800d014:	2300      	movs	r3, #0
 800d016:	9310      	str	r3, [sp, #64]	@ 0x40
 800d018:	2301      	movs	r3, #1
 800d01a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d01c:	e7b5      	b.n	800cf8a <_strtod_l+0x6e2>
 800d01e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d020:	9805      	ldr	r0, [sp, #20]
 800d022:	462a      	mov	r2, r5
 800d024:	f7ff f9c6 	bl	800c3b4 <__lshift>
 800d028:	901a      	str	r0, [sp, #104]	@ 0x68
 800d02a:	2800      	cmp	r0, #0
 800d02c:	d1d9      	bne.n	800cfe2 <_strtod_l+0x73a>
 800d02e:	e65a      	b.n	800cce6 <_strtod_l+0x43e>
 800d030:	2e00      	cmp	r6, #0
 800d032:	dd07      	ble.n	800d044 <_strtod_l+0x79c>
 800d034:	4649      	mov	r1, r9
 800d036:	9805      	ldr	r0, [sp, #20]
 800d038:	4632      	mov	r2, r6
 800d03a:	f7ff f9bb 	bl	800c3b4 <__lshift>
 800d03e:	4681      	mov	r9, r0
 800d040:	2800      	cmp	r0, #0
 800d042:	d0d8      	beq.n	800cff6 <_strtod_l+0x74e>
 800d044:	2f00      	cmp	r7, #0
 800d046:	dd08      	ble.n	800d05a <_strtod_l+0x7b2>
 800d048:	4641      	mov	r1, r8
 800d04a:	9805      	ldr	r0, [sp, #20]
 800d04c:	463a      	mov	r2, r7
 800d04e:	f7ff f9b1 	bl	800c3b4 <__lshift>
 800d052:	4680      	mov	r8, r0
 800d054:	2800      	cmp	r0, #0
 800d056:	f43f ae46 	beq.w	800cce6 <_strtod_l+0x43e>
 800d05a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d05c:	9805      	ldr	r0, [sp, #20]
 800d05e:	464a      	mov	r2, r9
 800d060:	f7ff fa30 	bl	800c4c4 <__mdiff>
 800d064:	4604      	mov	r4, r0
 800d066:	2800      	cmp	r0, #0
 800d068:	f43f ae3d 	beq.w	800cce6 <_strtod_l+0x43e>
 800d06c:	68c3      	ldr	r3, [r0, #12]
 800d06e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d070:	2300      	movs	r3, #0
 800d072:	60c3      	str	r3, [r0, #12]
 800d074:	4641      	mov	r1, r8
 800d076:	f7ff fa09 	bl	800c48c <__mcmp>
 800d07a:	2800      	cmp	r0, #0
 800d07c:	da46      	bge.n	800d10c <_strtod_l+0x864>
 800d07e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d080:	ea53 030a 	orrs.w	r3, r3, sl
 800d084:	d16c      	bne.n	800d160 <_strtod_l+0x8b8>
 800d086:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d168      	bne.n	800d160 <_strtod_l+0x8b8>
 800d08e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d092:	0d1b      	lsrs	r3, r3, #20
 800d094:	051b      	lsls	r3, r3, #20
 800d096:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d09a:	d961      	bls.n	800d160 <_strtod_l+0x8b8>
 800d09c:	6963      	ldr	r3, [r4, #20]
 800d09e:	b913      	cbnz	r3, 800d0a6 <_strtod_l+0x7fe>
 800d0a0:	6923      	ldr	r3, [r4, #16]
 800d0a2:	2b01      	cmp	r3, #1
 800d0a4:	dd5c      	ble.n	800d160 <_strtod_l+0x8b8>
 800d0a6:	4621      	mov	r1, r4
 800d0a8:	2201      	movs	r2, #1
 800d0aa:	9805      	ldr	r0, [sp, #20]
 800d0ac:	f7ff f982 	bl	800c3b4 <__lshift>
 800d0b0:	4641      	mov	r1, r8
 800d0b2:	4604      	mov	r4, r0
 800d0b4:	f7ff f9ea 	bl	800c48c <__mcmp>
 800d0b8:	2800      	cmp	r0, #0
 800d0ba:	dd51      	ble.n	800d160 <_strtod_l+0x8b8>
 800d0bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d0c0:	9a08      	ldr	r2, [sp, #32]
 800d0c2:	0d1b      	lsrs	r3, r3, #20
 800d0c4:	051b      	lsls	r3, r3, #20
 800d0c6:	2a00      	cmp	r2, #0
 800d0c8:	d06b      	beq.n	800d1a2 <_strtod_l+0x8fa>
 800d0ca:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d0ce:	d868      	bhi.n	800d1a2 <_strtod_l+0x8fa>
 800d0d0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d0d4:	f67f ae9d 	bls.w	800ce12 <_strtod_l+0x56a>
 800d0d8:	4b0a      	ldr	r3, [pc, #40]	@ (800d104 <_strtod_l+0x85c>)
 800d0da:	4650      	mov	r0, sl
 800d0dc:	4659      	mov	r1, fp
 800d0de:	2200      	movs	r2, #0
 800d0e0:	f7f3 fa8a 	bl	80005f8 <__aeabi_dmul>
 800d0e4:	4b08      	ldr	r3, [pc, #32]	@ (800d108 <_strtod_l+0x860>)
 800d0e6:	400b      	ands	r3, r1
 800d0e8:	4682      	mov	sl, r0
 800d0ea:	468b      	mov	fp, r1
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	f47f ae05 	bne.w	800ccfc <_strtod_l+0x454>
 800d0f2:	9a05      	ldr	r2, [sp, #20]
 800d0f4:	2322      	movs	r3, #34	@ 0x22
 800d0f6:	6013      	str	r3, [r2, #0]
 800d0f8:	e600      	b.n	800ccfc <_strtod_l+0x454>
 800d0fa:	bf00      	nop
 800d0fc:	0800ee58 	.word	0x0800ee58
 800d100:	fffffc02 	.word	0xfffffc02
 800d104:	39500000 	.word	0x39500000
 800d108:	7ff00000 	.word	0x7ff00000
 800d10c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d110:	d165      	bne.n	800d1de <_strtod_l+0x936>
 800d112:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d114:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d118:	b35a      	cbz	r2, 800d172 <_strtod_l+0x8ca>
 800d11a:	4a9f      	ldr	r2, [pc, #636]	@ (800d398 <_strtod_l+0xaf0>)
 800d11c:	4293      	cmp	r3, r2
 800d11e:	d12b      	bne.n	800d178 <_strtod_l+0x8d0>
 800d120:	9b08      	ldr	r3, [sp, #32]
 800d122:	4651      	mov	r1, sl
 800d124:	b303      	cbz	r3, 800d168 <_strtod_l+0x8c0>
 800d126:	4b9d      	ldr	r3, [pc, #628]	@ (800d39c <_strtod_l+0xaf4>)
 800d128:	465a      	mov	r2, fp
 800d12a:	4013      	ands	r3, r2
 800d12c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d130:	f04f 32ff 	mov.w	r2, #4294967295
 800d134:	d81b      	bhi.n	800d16e <_strtod_l+0x8c6>
 800d136:	0d1b      	lsrs	r3, r3, #20
 800d138:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d13c:	fa02 f303 	lsl.w	r3, r2, r3
 800d140:	4299      	cmp	r1, r3
 800d142:	d119      	bne.n	800d178 <_strtod_l+0x8d0>
 800d144:	4b96      	ldr	r3, [pc, #600]	@ (800d3a0 <_strtod_l+0xaf8>)
 800d146:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d148:	429a      	cmp	r2, r3
 800d14a:	d102      	bne.n	800d152 <_strtod_l+0x8aa>
 800d14c:	3101      	adds	r1, #1
 800d14e:	f43f adca 	beq.w	800cce6 <_strtod_l+0x43e>
 800d152:	4b92      	ldr	r3, [pc, #584]	@ (800d39c <_strtod_l+0xaf4>)
 800d154:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d156:	401a      	ands	r2, r3
 800d158:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d15c:	f04f 0a00 	mov.w	sl, #0
 800d160:	9b08      	ldr	r3, [sp, #32]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d1b8      	bne.n	800d0d8 <_strtod_l+0x830>
 800d166:	e5c9      	b.n	800ccfc <_strtod_l+0x454>
 800d168:	f04f 33ff 	mov.w	r3, #4294967295
 800d16c:	e7e8      	b.n	800d140 <_strtod_l+0x898>
 800d16e:	4613      	mov	r3, r2
 800d170:	e7e6      	b.n	800d140 <_strtod_l+0x898>
 800d172:	ea53 030a 	orrs.w	r3, r3, sl
 800d176:	d0a1      	beq.n	800d0bc <_strtod_l+0x814>
 800d178:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d17a:	b1db      	cbz	r3, 800d1b4 <_strtod_l+0x90c>
 800d17c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d17e:	4213      	tst	r3, r2
 800d180:	d0ee      	beq.n	800d160 <_strtod_l+0x8b8>
 800d182:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d184:	9a08      	ldr	r2, [sp, #32]
 800d186:	4650      	mov	r0, sl
 800d188:	4659      	mov	r1, fp
 800d18a:	b1bb      	cbz	r3, 800d1bc <_strtod_l+0x914>
 800d18c:	f7ff fb6c 	bl	800c868 <sulp>
 800d190:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d194:	ec53 2b10 	vmov	r2, r3, d0
 800d198:	f7f3 f878 	bl	800028c <__adddf3>
 800d19c:	4682      	mov	sl, r0
 800d19e:	468b      	mov	fp, r1
 800d1a0:	e7de      	b.n	800d160 <_strtod_l+0x8b8>
 800d1a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d1a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d1aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d1ae:	f04f 3aff 	mov.w	sl, #4294967295
 800d1b2:	e7d5      	b.n	800d160 <_strtod_l+0x8b8>
 800d1b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d1b6:	ea13 0f0a 	tst.w	r3, sl
 800d1ba:	e7e1      	b.n	800d180 <_strtod_l+0x8d8>
 800d1bc:	f7ff fb54 	bl	800c868 <sulp>
 800d1c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d1c4:	ec53 2b10 	vmov	r2, r3, d0
 800d1c8:	f7f3 f85e 	bl	8000288 <__aeabi_dsub>
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	4682      	mov	sl, r0
 800d1d2:	468b      	mov	fp, r1
 800d1d4:	f7f3 fc78 	bl	8000ac8 <__aeabi_dcmpeq>
 800d1d8:	2800      	cmp	r0, #0
 800d1da:	d0c1      	beq.n	800d160 <_strtod_l+0x8b8>
 800d1dc:	e619      	b.n	800ce12 <_strtod_l+0x56a>
 800d1de:	4641      	mov	r1, r8
 800d1e0:	4620      	mov	r0, r4
 800d1e2:	f7ff facb 	bl	800c77c <__ratio>
 800d1e6:	ec57 6b10 	vmov	r6, r7, d0
 800d1ea:	2200      	movs	r2, #0
 800d1ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d1f0:	4630      	mov	r0, r6
 800d1f2:	4639      	mov	r1, r7
 800d1f4:	f7f3 fc7c 	bl	8000af0 <__aeabi_dcmple>
 800d1f8:	2800      	cmp	r0, #0
 800d1fa:	d06f      	beq.n	800d2dc <_strtod_l+0xa34>
 800d1fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d17a      	bne.n	800d2f8 <_strtod_l+0xa50>
 800d202:	f1ba 0f00 	cmp.w	sl, #0
 800d206:	d158      	bne.n	800d2ba <_strtod_l+0xa12>
 800d208:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d20a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d15a      	bne.n	800d2c8 <_strtod_l+0xa20>
 800d212:	4b64      	ldr	r3, [pc, #400]	@ (800d3a4 <_strtod_l+0xafc>)
 800d214:	2200      	movs	r2, #0
 800d216:	4630      	mov	r0, r6
 800d218:	4639      	mov	r1, r7
 800d21a:	f7f3 fc5f 	bl	8000adc <__aeabi_dcmplt>
 800d21e:	2800      	cmp	r0, #0
 800d220:	d159      	bne.n	800d2d6 <_strtod_l+0xa2e>
 800d222:	4630      	mov	r0, r6
 800d224:	4639      	mov	r1, r7
 800d226:	4b60      	ldr	r3, [pc, #384]	@ (800d3a8 <_strtod_l+0xb00>)
 800d228:	2200      	movs	r2, #0
 800d22a:	f7f3 f9e5 	bl	80005f8 <__aeabi_dmul>
 800d22e:	4606      	mov	r6, r0
 800d230:	460f      	mov	r7, r1
 800d232:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d236:	9606      	str	r6, [sp, #24]
 800d238:	9307      	str	r3, [sp, #28]
 800d23a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d23e:	4d57      	ldr	r5, [pc, #348]	@ (800d39c <_strtod_l+0xaf4>)
 800d240:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d246:	401d      	ands	r5, r3
 800d248:	4b58      	ldr	r3, [pc, #352]	@ (800d3ac <_strtod_l+0xb04>)
 800d24a:	429d      	cmp	r5, r3
 800d24c:	f040 80b2 	bne.w	800d3b4 <_strtod_l+0xb0c>
 800d250:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d252:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d256:	ec4b ab10 	vmov	d0, sl, fp
 800d25a:	f7ff f9c7 	bl	800c5ec <__ulp>
 800d25e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d262:	ec51 0b10 	vmov	r0, r1, d0
 800d266:	f7f3 f9c7 	bl	80005f8 <__aeabi_dmul>
 800d26a:	4652      	mov	r2, sl
 800d26c:	465b      	mov	r3, fp
 800d26e:	f7f3 f80d 	bl	800028c <__adddf3>
 800d272:	460b      	mov	r3, r1
 800d274:	4949      	ldr	r1, [pc, #292]	@ (800d39c <_strtod_l+0xaf4>)
 800d276:	4a4e      	ldr	r2, [pc, #312]	@ (800d3b0 <_strtod_l+0xb08>)
 800d278:	4019      	ands	r1, r3
 800d27a:	4291      	cmp	r1, r2
 800d27c:	4682      	mov	sl, r0
 800d27e:	d942      	bls.n	800d306 <_strtod_l+0xa5e>
 800d280:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d282:	4b47      	ldr	r3, [pc, #284]	@ (800d3a0 <_strtod_l+0xaf8>)
 800d284:	429a      	cmp	r2, r3
 800d286:	d103      	bne.n	800d290 <_strtod_l+0x9e8>
 800d288:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d28a:	3301      	adds	r3, #1
 800d28c:	f43f ad2b 	beq.w	800cce6 <_strtod_l+0x43e>
 800d290:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d3a0 <_strtod_l+0xaf8>
 800d294:	f04f 3aff 	mov.w	sl, #4294967295
 800d298:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d29a:	9805      	ldr	r0, [sp, #20]
 800d29c:	f7fe fe72 	bl	800bf84 <_Bfree>
 800d2a0:	9805      	ldr	r0, [sp, #20]
 800d2a2:	4649      	mov	r1, r9
 800d2a4:	f7fe fe6e 	bl	800bf84 <_Bfree>
 800d2a8:	9805      	ldr	r0, [sp, #20]
 800d2aa:	4641      	mov	r1, r8
 800d2ac:	f7fe fe6a 	bl	800bf84 <_Bfree>
 800d2b0:	9805      	ldr	r0, [sp, #20]
 800d2b2:	4621      	mov	r1, r4
 800d2b4:	f7fe fe66 	bl	800bf84 <_Bfree>
 800d2b8:	e618      	b.n	800ceec <_strtod_l+0x644>
 800d2ba:	f1ba 0f01 	cmp.w	sl, #1
 800d2be:	d103      	bne.n	800d2c8 <_strtod_l+0xa20>
 800d2c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	f43f ada5 	beq.w	800ce12 <_strtod_l+0x56a>
 800d2c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d378 <_strtod_l+0xad0>
 800d2cc:	4f35      	ldr	r7, [pc, #212]	@ (800d3a4 <_strtod_l+0xafc>)
 800d2ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d2d2:	2600      	movs	r6, #0
 800d2d4:	e7b1      	b.n	800d23a <_strtod_l+0x992>
 800d2d6:	4f34      	ldr	r7, [pc, #208]	@ (800d3a8 <_strtod_l+0xb00>)
 800d2d8:	2600      	movs	r6, #0
 800d2da:	e7aa      	b.n	800d232 <_strtod_l+0x98a>
 800d2dc:	4b32      	ldr	r3, [pc, #200]	@ (800d3a8 <_strtod_l+0xb00>)
 800d2de:	4630      	mov	r0, r6
 800d2e0:	4639      	mov	r1, r7
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	f7f3 f988 	bl	80005f8 <__aeabi_dmul>
 800d2e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2ea:	4606      	mov	r6, r0
 800d2ec:	460f      	mov	r7, r1
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d09f      	beq.n	800d232 <_strtod_l+0x98a>
 800d2f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d2f6:	e7a0      	b.n	800d23a <_strtod_l+0x992>
 800d2f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d380 <_strtod_l+0xad8>
 800d2fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d300:	ec57 6b17 	vmov	r6, r7, d7
 800d304:	e799      	b.n	800d23a <_strtod_l+0x992>
 800d306:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d30a:	9b08      	ldr	r3, [sp, #32]
 800d30c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d310:	2b00      	cmp	r3, #0
 800d312:	d1c1      	bne.n	800d298 <_strtod_l+0x9f0>
 800d314:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d318:	0d1b      	lsrs	r3, r3, #20
 800d31a:	051b      	lsls	r3, r3, #20
 800d31c:	429d      	cmp	r5, r3
 800d31e:	d1bb      	bne.n	800d298 <_strtod_l+0x9f0>
 800d320:	4630      	mov	r0, r6
 800d322:	4639      	mov	r1, r7
 800d324:	f7f3 fcc8 	bl	8000cb8 <__aeabi_d2lz>
 800d328:	f7f3 f938 	bl	800059c <__aeabi_l2d>
 800d32c:	4602      	mov	r2, r0
 800d32e:	460b      	mov	r3, r1
 800d330:	4630      	mov	r0, r6
 800d332:	4639      	mov	r1, r7
 800d334:	f7f2 ffa8 	bl	8000288 <__aeabi_dsub>
 800d338:	460b      	mov	r3, r1
 800d33a:	4602      	mov	r2, r0
 800d33c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d340:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d344:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d346:	ea46 060a 	orr.w	r6, r6, sl
 800d34a:	431e      	orrs	r6, r3
 800d34c:	d06f      	beq.n	800d42e <_strtod_l+0xb86>
 800d34e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d388 <_strtod_l+0xae0>)
 800d350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d354:	f7f3 fbc2 	bl	8000adc <__aeabi_dcmplt>
 800d358:	2800      	cmp	r0, #0
 800d35a:	f47f accf 	bne.w	800ccfc <_strtod_l+0x454>
 800d35e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d390 <_strtod_l+0xae8>)
 800d360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d364:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d368:	f7f3 fbd6 	bl	8000b18 <__aeabi_dcmpgt>
 800d36c:	2800      	cmp	r0, #0
 800d36e:	d093      	beq.n	800d298 <_strtod_l+0x9f0>
 800d370:	e4c4      	b.n	800ccfc <_strtod_l+0x454>
 800d372:	bf00      	nop
 800d374:	f3af 8000 	nop.w
 800d378:	00000000 	.word	0x00000000
 800d37c:	bff00000 	.word	0xbff00000
 800d380:	00000000 	.word	0x00000000
 800d384:	3ff00000 	.word	0x3ff00000
 800d388:	94a03595 	.word	0x94a03595
 800d38c:	3fdfffff 	.word	0x3fdfffff
 800d390:	35afe535 	.word	0x35afe535
 800d394:	3fe00000 	.word	0x3fe00000
 800d398:	000fffff 	.word	0x000fffff
 800d39c:	7ff00000 	.word	0x7ff00000
 800d3a0:	7fefffff 	.word	0x7fefffff
 800d3a4:	3ff00000 	.word	0x3ff00000
 800d3a8:	3fe00000 	.word	0x3fe00000
 800d3ac:	7fe00000 	.word	0x7fe00000
 800d3b0:	7c9fffff 	.word	0x7c9fffff
 800d3b4:	9b08      	ldr	r3, [sp, #32]
 800d3b6:	b323      	cbz	r3, 800d402 <_strtod_l+0xb5a>
 800d3b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d3bc:	d821      	bhi.n	800d402 <_strtod_l+0xb5a>
 800d3be:	a328      	add	r3, pc, #160	@ (adr r3, 800d460 <_strtod_l+0xbb8>)
 800d3c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3c4:	4630      	mov	r0, r6
 800d3c6:	4639      	mov	r1, r7
 800d3c8:	f7f3 fb92 	bl	8000af0 <__aeabi_dcmple>
 800d3cc:	b1a0      	cbz	r0, 800d3f8 <_strtod_l+0xb50>
 800d3ce:	4639      	mov	r1, r7
 800d3d0:	4630      	mov	r0, r6
 800d3d2:	f7f3 fbe9 	bl	8000ba8 <__aeabi_d2uiz>
 800d3d6:	2801      	cmp	r0, #1
 800d3d8:	bf38      	it	cc
 800d3da:	2001      	movcc	r0, #1
 800d3dc:	f7f3 f892 	bl	8000504 <__aeabi_ui2d>
 800d3e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3e2:	4606      	mov	r6, r0
 800d3e4:	460f      	mov	r7, r1
 800d3e6:	b9fb      	cbnz	r3, 800d428 <_strtod_l+0xb80>
 800d3e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d3ec:	9014      	str	r0, [sp, #80]	@ 0x50
 800d3ee:	9315      	str	r3, [sp, #84]	@ 0x54
 800d3f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d3f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d3f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d3fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d3fe:	1b5b      	subs	r3, r3, r5
 800d400:	9311      	str	r3, [sp, #68]	@ 0x44
 800d402:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d406:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d40a:	f7ff f8ef 	bl	800c5ec <__ulp>
 800d40e:	4650      	mov	r0, sl
 800d410:	ec53 2b10 	vmov	r2, r3, d0
 800d414:	4659      	mov	r1, fp
 800d416:	f7f3 f8ef 	bl	80005f8 <__aeabi_dmul>
 800d41a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d41e:	f7f2 ff35 	bl	800028c <__adddf3>
 800d422:	4682      	mov	sl, r0
 800d424:	468b      	mov	fp, r1
 800d426:	e770      	b.n	800d30a <_strtod_l+0xa62>
 800d428:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d42c:	e7e0      	b.n	800d3f0 <_strtod_l+0xb48>
 800d42e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d468 <_strtod_l+0xbc0>)
 800d430:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d434:	f7f3 fb52 	bl	8000adc <__aeabi_dcmplt>
 800d438:	e798      	b.n	800d36c <_strtod_l+0xac4>
 800d43a:	2300      	movs	r3, #0
 800d43c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d43e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d440:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d442:	6013      	str	r3, [r2, #0]
 800d444:	f7ff ba6d 	b.w	800c922 <_strtod_l+0x7a>
 800d448:	2a65      	cmp	r2, #101	@ 0x65
 800d44a:	f43f ab66 	beq.w	800cb1a <_strtod_l+0x272>
 800d44e:	2a45      	cmp	r2, #69	@ 0x45
 800d450:	f43f ab63 	beq.w	800cb1a <_strtod_l+0x272>
 800d454:	2301      	movs	r3, #1
 800d456:	f7ff bb9e 	b.w	800cb96 <_strtod_l+0x2ee>
 800d45a:	bf00      	nop
 800d45c:	f3af 8000 	nop.w
 800d460:	ffc00000 	.word	0xffc00000
 800d464:	41dfffff 	.word	0x41dfffff
 800d468:	94a03595 	.word	0x94a03595
 800d46c:	3fcfffff 	.word	0x3fcfffff

0800d470 <_strtod_r>:
 800d470:	4b01      	ldr	r3, [pc, #4]	@ (800d478 <_strtod_r+0x8>)
 800d472:	f7ff ba19 	b.w	800c8a8 <_strtod_l>
 800d476:	bf00      	nop
 800d478:	200000dc 	.word	0x200000dc

0800d47c <_strtol_l.constprop.0>:
 800d47c:	2b24      	cmp	r3, #36	@ 0x24
 800d47e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d482:	4686      	mov	lr, r0
 800d484:	4690      	mov	r8, r2
 800d486:	d801      	bhi.n	800d48c <_strtol_l.constprop.0+0x10>
 800d488:	2b01      	cmp	r3, #1
 800d48a:	d106      	bne.n	800d49a <_strtol_l.constprop.0+0x1e>
 800d48c:	f7fd fe62 	bl	800b154 <__errno>
 800d490:	2316      	movs	r3, #22
 800d492:	6003      	str	r3, [r0, #0]
 800d494:	2000      	movs	r0, #0
 800d496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d49a:	4834      	ldr	r0, [pc, #208]	@ (800d56c <_strtol_l.constprop.0+0xf0>)
 800d49c:	460d      	mov	r5, r1
 800d49e:	462a      	mov	r2, r5
 800d4a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d4a4:	5d06      	ldrb	r6, [r0, r4]
 800d4a6:	f016 0608 	ands.w	r6, r6, #8
 800d4aa:	d1f8      	bne.n	800d49e <_strtol_l.constprop.0+0x22>
 800d4ac:	2c2d      	cmp	r4, #45	@ 0x2d
 800d4ae:	d12d      	bne.n	800d50c <_strtol_l.constprop.0+0x90>
 800d4b0:	782c      	ldrb	r4, [r5, #0]
 800d4b2:	2601      	movs	r6, #1
 800d4b4:	1c95      	adds	r5, r2, #2
 800d4b6:	f033 0210 	bics.w	r2, r3, #16
 800d4ba:	d109      	bne.n	800d4d0 <_strtol_l.constprop.0+0x54>
 800d4bc:	2c30      	cmp	r4, #48	@ 0x30
 800d4be:	d12a      	bne.n	800d516 <_strtol_l.constprop.0+0x9a>
 800d4c0:	782a      	ldrb	r2, [r5, #0]
 800d4c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d4c6:	2a58      	cmp	r2, #88	@ 0x58
 800d4c8:	d125      	bne.n	800d516 <_strtol_l.constprop.0+0x9a>
 800d4ca:	786c      	ldrb	r4, [r5, #1]
 800d4cc:	2310      	movs	r3, #16
 800d4ce:	3502      	adds	r5, #2
 800d4d0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d4d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d4d8:	2200      	movs	r2, #0
 800d4da:	fbbc f9f3 	udiv	r9, ip, r3
 800d4de:	4610      	mov	r0, r2
 800d4e0:	fb03 ca19 	mls	sl, r3, r9, ip
 800d4e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d4e8:	2f09      	cmp	r7, #9
 800d4ea:	d81b      	bhi.n	800d524 <_strtol_l.constprop.0+0xa8>
 800d4ec:	463c      	mov	r4, r7
 800d4ee:	42a3      	cmp	r3, r4
 800d4f0:	dd27      	ble.n	800d542 <_strtol_l.constprop.0+0xc6>
 800d4f2:	1c57      	adds	r7, r2, #1
 800d4f4:	d007      	beq.n	800d506 <_strtol_l.constprop.0+0x8a>
 800d4f6:	4581      	cmp	r9, r0
 800d4f8:	d320      	bcc.n	800d53c <_strtol_l.constprop.0+0xc0>
 800d4fa:	d101      	bne.n	800d500 <_strtol_l.constprop.0+0x84>
 800d4fc:	45a2      	cmp	sl, r4
 800d4fe:	db1d      	blt.n	800d53c <_strtol_l.constprop.0+0xc0>
 800d500:	fb00 4003 	mla	r0, r0, r3, r4
 800d504:	2201      	movs	r2, #1
 800d506:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d50a:	e7eb      	b.n	800d4e4 <_strtol_l.constprop.0+0x68>
 800d50c:	2c2b      	cmp	r4, #43	@ 0x2b
 800d50e:	bf04      	itt	eq
 800d510:	782c      	ldrbeq	r4, [r5, #0]
 800d512:	1c95      	addeq	r5, r2, #2
 800d514:	e7cf      	b.n	800d4b6 <_strtol_l.constprop.0+0x3a>
 800d516:	2b00      	cmp	r3, #0
 800d518:	d1da      	bne.n	800d4d0 <_strtol_l.constprop.0+0x54>
 800d51a:	2c30      	cmp	r4, #48	@ 0x30
 800d51c:	bf0c      	ite	eq
 800d51e:	2308      	moveq	r3, #8
 800d520:	230a      	movne	r3, #10
 800d522:	e7d5      	b.n	800d4d0 <_strtol_l.constprop.0+0x54>
 800d524:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d528:	2f19      	cmp	r7, #25
 800d52a:	d801      	bhi.n	800d530 <_strtol_l.constprop.0+0xb4>
 800d52c:	3c37      	subs	r4, #55	@ 0x37
 800d52e:	e7de      	b.n	800d4ee <_strtol_l.constprop.0+0x72>
 800d530:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d534:	2f19      	cmp	r7, #25
 800d536:	d804      	bhi.n	800d542 <_strtol_l.constprop.0+0xc6>
 800d538:	3c57      	subs	r4, #87	@ 0x57
 800d53a:	e7d8      	b.n	800d4ee <_strtol_l.constprop.0+0x72>
 800d53c:	f04f 32ff 	mov.w	r2, #4294967295
 800d540:	e7e1      	b.n	800d506 <_strtol_l.constprop.0+0x8a>
 800d542:	1c53      	adds	r3, r2, #1
 800d544:	d108      	bne.n	800d558 <_strtol_l.constprop.0+0xdc>
 800d546:	2322      	movs	r3, #34	@ 0x22
 800d548:	f8ce 3000 	str.w	r3, [lr]
 800d54c:	4660      	mov	r0, ip
 800d54e:	f1b8 0f00 	cmp.w	r8, #0
 800d552:	d0a0      	beq.n	800d496 <_strtol_l.constprop.0+0x1a>
 800d554:	1e69      	subs	r1, r5, #1
 800d556:	e006      	b.n	800d566 <_strtol_l.constprop.0+0xea>
 800d558:	b106      	cbz	r6, 800d55c <_strtol_l.constprop.0+0xe0>
 800d55a:	4240      	negs	r0, r0
 800d55c:	f1b8 0f00 	cmp.w	r8, #0
 800d560:	d099      	beq.n	800d496 <_strtol_l.constprop.0+0x1a>
 800d562:	2a00      	cmp	r2, #0
 800d564:	d1f6      	bne.n	800d554 <_strtol_l.constprop.0+0xd8>
 800d566:	f8c8 1000 	str.w	r1, [r8]
 800d56a:	e794      	b.n	800d496 <_strtol_l.constprop.0+0x1a>
 800d56c:	0800ee81 	.word	0x0800ee81

0800d570 <_strtol_r>:
 800d570:	f7ff bf84 	b.w	800d47c <_strtol_l.constprop.0>

0800d574 <__ssputs_r>:
 800d574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d578:	688e      	ldr	r6, [r1, #8]
 800d57a:	461f      	mov	r7, r3
 800d57c:	42be      	cmp	r6, r7
 800d57e:	680b      	ldr	r3, [r1, #0]
 800d580:	4682      	mov	sl, r0
 800d582:	460c      	mov	r4, r1
 800d584:	4690      	mov	r8, r2
 800d586:	d82d      	bhi.n	800d5e4 <__ssputs_r+0x70>
 800d588:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d58c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d590:	d026      	beq.n	800d5e0 <__ssputs_r+0x6c>
 800d592:	6965      	ldr	r5, [r4, #20]
 800d594:	6909      	ldr	r1, [r1, #16]
 800d596:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d59a:	eba3 0901 	sub.w	r9, r3, r1
 800d59e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5a2:	1c7b      	adds	r3, r7, #1
 800d5a4:	444b      	add	r3, r9
 800d5a6:	106d      	asrs	r5, r5, #1
 800d5a8:	429d      	cmp	r5, r3
 800d5aa:	bf38      	it	cc
 800d5ac:	461d      	movcc	r5, r3
 800d5ae:	0553      	lsls	r3, r2, #21
 800d5b0:	d527      	bpl.n	800d602 <__ssputs_r+0x8e>
 800d5b2:	4629      	mov	r1, r5
 800d5b4:	f7fc fd16 	bl	8009fe4 <_malloc_r>
 800d5b8:	4606      	mov	r6, r0
 800d5ba:	b360      	cbz	r0, 800d616 <__ssputs_r+0xa2>
 800d5bc:	6921      	ldr	r1, [r4, #16]
 800d5be:	464a      	mov	r2, r9
 800d5c0:	f7fd fdf5 	bl	800b1ae <memcpy>
 800d5c4:	89a3      	ldrh	r3, [r4, #12]
 800d5c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d5ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5ce:	81a3      	strh	r3, [r4, #12]
 800d5d0:	6126      	str	r6, [r4, #16]
 800d5d2:	6165      	str	r5, [r4, #20]
 800d5d4:	444e      	add	r6, r9
 800d5d6:	eba5 0509 	sub.w	r5, r5, r9
 800d5da:	6026      	str	r6, [r4, #0]
 800d5dc:	60a5      	str	r5, [r4, #8]
 800d5de:	463e      	mov	r6, r7
 800d5e0:	42be      	cmp	r6, r7
 800d5e2:	d900      	bls.n	800d5e6 <__ssputs_r+0x72>
 800d5e4:	463e      	mov	r6, r7
 800d5e6:	6820      	ldr	r0, [r4, #0]
 800d5e8:	4632      	mov	r2, r6
 800d5ea:	4641      	mov	r1, r8
 800d5ec:	f000 fb9c 	bl	800dd28 <memmove>
 800d5f0:	68a3      	ldr	r3, [r4, #8]
 800d5f2:	1b9b      	subs	r3, r3, r6
 800d5f4:	60a3      	str	r3, [r4, #8]
 800d5f6:	6823      	ldr	r3, [r4, #0]
 800d5f8:	4433      	add	r3, r6
 800d5fa:	6023      	str	r3, [r4, #0]
 800d5fc:	2000      	movs	r0, #0
 800d5fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d602:	462a      	mov	r2, r5
 800d604:	f000 ff2d 	bl	800e462 <_realloc_r>
 800d608:	4606      	mov	r6, r0
 800d60a:	2800      	cmp	r0, #0
 800d60c:	d1e0      	bne.n	800d5d0 <__ssputs_r+0x5c>
 800d60e:	6921      	ldr	r1, [r4, #16]
 800d610:	4650      	mov	r0, sl
 800d612:	f7fe fc2d 	bl	800be70 <_free_r>
 800d616:	230c      	movs	r3, #12
 800d618:	f8ca 3000 	str.w	r3, [sl]
 800d61c:	89a3      	ldrh	r3, [r4, #12]
 800d61e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d622:	81a3      	strh	r3, [r4, #12]
 800d624:	f04f 30ff 	mov.w	r0, #4294967295
 800d628:	e7e9      	b.n	800d5fe <__ssputs_r+0x8a>
	...

0800d62c <_svfiprintf_r>:
 800d62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d630:	4698      	mov	r8, r3
 800d632:	898b      	ldrh	r3, [r1, #12]
 800d634:	061b      	lsls	r3, r3, #24
 800d636:	b09d      	sub	sp, #116	@ 0x74
 800d638:	4607      	mov	r7, r0
 800d63a:	460d      	mov	r5, r1
 800d63c:	4614      	mov	r4, r2
 800d63e:	d510      	bpl.n	800d662 <_svfiprintf_r+0x36>
 800d640:	690b      	ldr	r3, [r1, #16]
 800d642:	b973      	cbnz	r3, 800d662 <_svfiprintf_r+0x36>
 800d644:	2140      	movs	r1, #64	@ 0x40
 800d646:	f7fc fccd 	bl	8009fe4 <_malloc_r>
 800d64a:	6028      	str	r0, [r5, #0]
 800d64c:	6128      	str	r0, [r5, #16]
 800d64e:	b930      	cbnz	r0, 800d65e <_svfiprintf_r+0x32>
 800d650:	230c      	movs	r3, #12
 800d652:	603b      	str	r3, [r7, #0]
 800d654:	f04f 30ff 	mov.w	r0, #4294967295
 800d658:	b01d      	add	sp, #116	@ 0x74
 800d65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d65e:	2340      	movs	r3, #64	@ 0x40
 800d660:	616b      	str	r3, [r5, #20]
 800d662:	2300      	movs	r3, #0
 800d664:	9309      	str	r3, [sp, #36]	@ 0x24
 800d666:	2320      	movs	r3, #32
 800d668:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d66c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d670:	2330      	movs	r3, #48	@ 0x30
 800d672:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d810 <_svfiprintf_r+0x1e4>
 800d676:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d67a:	f04f 0901 	mov.w	r9, #1
 800d67e:	4623      	mov	r3, r4
 800d680:	469a      	mov	sl, r3
 800d682:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d686:	b10a      	cbz	r2, 800d68c <_svfiprintf_r+0x60>
 800d688:	2a25      	cmp	r2, #37	@ 0x25
 800d68a:	d1f9      	bne.n	800d680 <_svfiprintf_r+0x54>
 800d68c:	ebba 0b04 	subs.w	fp, sl, r4
 800d690:	d00b      	beq.n	800d6aa <_svfiprintf_r+0x7e>
 800d692:	465b      	mov	r3, fp
 800d694:	4622      	mov	r2, r4
 800d696:	4629      	mov	r1, r5
 800d698:	4638      	mov	r0, r7
 800d69a:	f7ff ff6b 	bl	800d574 <__ssputs_r>
 800d69e:	3001      	adds	r0, #1
 800d6a0:	f000 80a7 	beq.w	800d7f2 <_svfiprintf_r+0x1c6>
 800d6a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6a6:	445a      	add	r2, fp
 800d6a8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6aa:	f89a 3000 	ldrb.w	r3, [sl]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	f000 809f 	beq.w	800d7f2 <_svfiprintf_r+0x1c6>
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	f04f 32ff 	mov.w	r2, #4294967295
 800d6ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6be:	f10a 0a01 	add.w	sl, sl, #1
 800d6c2:	9304      	str	r3, [sp, #16]
 800d6c4:	9307      	str	r3, [sp, #28]
 800d6c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d6ca:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6cc:	4654      	mov	r4, sl
 800d6ce:	2205      	movs	r2, #5
 800d6d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6d4:	484e      	ldr	r0, [pc, #312]	@ (800d810 <_svfiprintf_r+0x1e4>)
 800d6d6:	f7f2 fd7b 	bl	80001d0 <memchr>
 800d6da:	9a04      	ldr	r2, [sp, #16]
 800d6dc:	b9d8      	cbnz	r0, 800d716 <_svfiprintf_r+0xea>
 800d6de:	06d0      	lsls	r0, r2, #27
 800d6e0:	bf44      	itt	mi
 800d6e2:	2320      	movmi	r3, #32
 800d6e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6e8:	0711      	lsls	r1, r2, #28
 800d6ea:	bf44      	itt	mi
 800d6ec:	232b      	movmi	r3, #43	@ 0x2b
 800d6ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6f2:	f89a 3000 	ldrb.w	r3, [sl]
 800d6f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6f8:	d015      	beq.n	800d726 <_svfiprintf_r+0xfa>
 800d6fa:	9a07      	ldr	r2, [sp, #28]
 800d6fc:	4654      	mov	r4, sl
 800d6fe:	2000      	movs	r0, #0
 800d700:	f04f 0c0a 	mov.w	ip, #10
 800d704:	4621      	mov	r1, r4
 800d706:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d70a:	3b30      	subs	r3, #48	@ 0x30
 800d70c:	2b09      	cmp	r3, #9
 800d70e:	d94b      	bls.n	800d7a8 <_svfiprintf_r+0x17c>
 800d710:	b1b0      	cbz	r0, 800d740 <_svfiprintf_r+0x114>
 800d712:	9207      	str	r2, [sp, #28]
 800d714:	e014      	b.n	800d740 <_svfiprintf_r+0x114>
 800d716:	eba0 0308 	sub.w	r3, r0, r8
 800d71a:	fa09 f303 	lsl.w	r3, r9, r3
 800d71e:	4313      	orrs	r3, r2
 800d720:	9304      	str	r3, [sp, #16]
 800d722:	46a2      	mov	sl, r4
 800d724:	e7d2      	b.n	800d6cc <_svfiprintf_r+0xa0>
 800d726:	9b03      	ldr	r3, [sp, #12]
 800d728:	1d19      	adds	r1, r3, #4
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	9103      	str	r1, [sp, #12]
 800d72e:	2b00      	cmp	r3, #0
 800d730:	bfbb      	ittet	lt
 800d732:	425b      	neglt	r3, r3
 800d734:	f042 0202 	orrlt.w	r2, r2, #2
 800d738:	9307      	strge	r3, [sp, #28]
 800d73a:	9307      	strlt	r3, [sp, #28]
 800d73c:	bfb8      	it	lt
 800d73e:	9204      	strlt	r2, [sp, #16]
 800d740:	7823      	ldrb	r3, [r4, #0]
 800d742:	2b2e      	cmp	r3, #46	@ 0x2e
 800d744:	d10a      	bne.n	800d75c <_svfiprintf_r+0x130>
 800d746:	7863      	ldrb	r3, [r4, #1]
 800d748:	2b2a      	cmp	r3, #42	@ 0x2a
 800d74a:	d132      	bne.n	800d7b2 <_svfiprintf_r+0x186>
 800d74c:	9b03      	ldr	r3, [sp, #12]
 800d74e:	1d1a      	adds	r2, r3, #4
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	9203      	str	r2, [sp, #12]
 800d754:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d758:	3402      	adds	r4, #2
 800d75a:	9305      	str	r3, [sp, #20]
 800d75c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d820 <_svfiprintf_r+0x1f4>
 800d760:	7821      	ldrb	r1, [r4, #0]
 800d762:	2203      	movs	r2, #3
 800d764:	4650      	mov	r0, sl
 800d766:	f7f2 fd33 	bl	80001d0 <memchr>
 800d76a:	b138      	cbz	r0, 800d77c <_svfiprintf_r+0x150>
 800d76c:	9b04      	ldr	r3, [sp, #16]
 800d76e:	eba0 000a 	sub.w	r0, r0, sl
 800d772:	2240      	movs	r2, #64	@ 0x40
 800d774:	4082      	lsls	r2, r0
 800d776:	4313      	orrs	r3, r2
 800d778:	3401      	adds	r4, #1
 800d77a:	9304      	str	r3, [sp, #16]
 800d77c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d780:	4824      	ldr	r0, [pc, #144]	@ (800d814 <_svfiprintf_r+0x1e8>)
 800d782:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d786:	2206      	movs	r2, #6
 800d788:	f7f2 fd22 	bl	80001d0 <memchr>
 800d78c:	2800      	cmp	r0, #0
 800d78e:	d036      	beq.n	800d7fe <_svfiprintf_r+0x1d2>
 800d790:	4b21      	ldr	r3, [pc, #132]	@ (800d818 <_svfiprintf_r+0x1ec>)
 800d792:	bb1b      	cbnz	r3, 800d7dc <_svfiprintf_r+0x1b0>
 800d794:	9b03      	ldr	r3, [sp, #12]
 800d796:	3307      	adds	r3, #7
 800d798:	f023 0307 	bic.w	r3, r3, #7
 800d79c:	3308      	adds	r3, #8
 800d79e:	9303      	str	r3, [sp, #12]
 800d7a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7a2:	4433      	add	r3, r6
 800d7a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7a6:	e76a      	b.n	800d67e <_svfiprintf_r+0x52>
 800d7a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7ac:	460c      	mov	r4, r1
 800d7ae:	2001      	movs	r0, #1
 800d7b0:	e7a8      	b.n	800d704 <_svfiprintf_r+0xd8>
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	3401      	adds	r4, #1
 800d7b6:	9305      	str	r3, [sp, #20]
 800d7b8:	4619      	mov	r1, r3
 800d7ba:	f04f 0c0a 	mov.w	ip, #10
 800d7be:	4620      	mov	r0, r4
 800d7c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7c4:	3a30      	subs	r2, #48	@ 0x30
 800d7c6:	2a09      	cmp	r2, #9
 800d7c8:	d903      	bls.n	800d7d2 <_svfiprintf_r+0x1a6>
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d0c6      	beq.n	800d75c <_svfiprintf_r+0x130>
 800d7ce:	9105      	str	r1, [sp, #20]
 800d7d0:	e7c4      	b.n	800d75c <_svfiprintf_r+0x130>
 800d7d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7d6:	4604      	mov	r4, r0
 800d7d8:	2301      	movs	r3, #1
 800d7da:	e7f0      	b.n	800d7be <_svfiprintf_r+0x192>
 800d7dc:	ab03      	add	r3, sp, #12
 800d7de:	9300      	str	r3, [sp, #0]
 800d7e0:	462a      	mov	r2, r5
 800d7e2:	4b0e      	ldr	r3, [pc, #56]	@ (800d81c <_svfiprintf_r+0x1f0>)
 800d7e4:	a904      	add	r1, sp, #16
 800d7e6:	4638      	mov	r0, r7
 800d7e8:	f7fc fd28 	bl	800a23c <_printf_float>
 800d7ec:	1c42      	adds	r2, r0, #1
 800d7ee:	4606      	mov	r6, r0
 800d7f0:	d1d6      	bne.n	800d7a0 <_svfiprintf_r+0x174>
 800d7f2:	89ab      	ldrh	r3, [r5, #12]
 800d7f4:	065b      	lsls	r3, r3, #25
 800d7f6:	f53f af2d 	bmi.w	800d654 <_svfiprintf_r+0x28>
 800d7fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7fc:	e72c      	b.n	800d658 <_svfiprintf_r+0x2c>
 800d7fe:	ab03      	add	r3, sp, #12
 800d800:	9300      	str	r3, [sp, #0]
 800d802:	462a      	mov	r2, r5
 800d804:	4b05      	ldr	r3, [pc, #20]	@ (800d81c <_svfiprintf_r+0x1f0>)
 800d806:	a904      	add	r1, sp, #16
 800d808:	4638      	mov	r0, r7
 800d80a:	f7fc ffaf 	bl	800a76c <_printf_i>
 800d80e:	e7ed      	b.n	800d7ec <_svfiprintf_r+0x1c0>
 800d810:	0800ef81 	.word	0x0800ef81
 800d814:	0800ef8b 	.word	0x0800ef8b
 800d818:	0800a23d 	.word	0x0800a23d
 800d81c:	0800d575 	.word	0x0800d575
 800d820:	0800ef87 	.word	0x0800ef87

0800d824 <__sfputc_r>:
 800d824:	6893      	ldr	r3, [r2, #8]
 800d826:	3b01      	subs	r3, #1
 800d828:	2b00      	cmp	r3, #0
 800d82a:	b410      	push	{r4}
 800d82c:	6093      	str	r3, [r2, #8]
 800d82e:	da08      	bge.n	800d842 <__sfputc_r+0x1e>
 800d830:	6994      	ldr	r4, [r2, #24]
 800d832:	42a3      	cmp	r3, r4
 800d834:	db01      	blt.n	800d83a <__sfputc_r+0x16>
 800d836:	290a      	cmp	r1, #10
 800d838:	d103      	bne.n	800d842 <__sfputc_r+0x1e>
 800d83a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d83e:	f000 b9df 	b.w	800dc00 <__swbuf_r>
 800d842:	6813      	ldr	r3, [r2, #0]
 800d844:	1c58      	adds	r0, r3, #1
 800d846:	6010      	str	r0, [r2, #0]
 800d848:	7019      	strb	r1, [r3, #0]
 800d84a:	4608      	mov	r0, r1
 800d84c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d850:	4770      	bx	lr

0800d852 <__sfputs_r>:
 800d852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d854:	4606      	mov	r6, r0
 800d856:	460f      	mov	r7, r1
 800d858:	4614      	mov	r4, r2
 800d85a:	18d5      	adds	r5, r2, r3
 800d85c:	42ac      	cmp	r4, r5
 800d85e:	d101      	bne.n	800d864 <__sfputs_r+0x12>
 800d860:	2000      	movs	r0, #0
 800d862:	e007      	b.n	800d874 <__sfputs_r+0x22>
 800d864:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d868:	463a      	mov	r2, r7
 800d86a:	4630      	mov	r0, r6
 800d86c:	f7ff ffda 	bl	800d824 <__sfputc_r>
 800d870:	1c43      	adds	r3, r0, #1
 800d872:	d1f3      	bne.n	800d85c <__sfputs_r+0xa>
 800d874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d878 <_vfiprintf_r>:
 800d878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d87c:	460d      	mov	r5, r1
 800d87e:	b09d      	sub	sp, #116	@ 0x74
 800d880:	4614      	mov	r4, r2
 800d882:	4698      	mov	r8, r3
 800d884:	4606      	mov	r6, r0
 800d886:	b118      	cbz	r0, 800d890 <_vfiprintf_r+0x18>
 800d888:	6a03      	ldr	r3, [r0, #32]
 800d88a:	b90b      	cbnz	r3, 800d890 <_vfiprintf_r+0x18>
 800d88c:	f7fd fb2e 	bl	800aeec <__sinit>
 800d890:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d892:	07d9      	lsls	r1, r3, #31
 800d894:	d405      	bmi.n	800d8a2 <_vfiprintf_r+0x2a>
 800d896:	89ab      	ldrh	r3, [r5, #12]
 800d898:	059a      	lsls	r2, r3, #22
 800d89a:	d402      	bmi.n	800d8a2 <_vfiprintf_r+0x2a>
 800d89c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d89e:	f7fd fc84 	bl	800b1aa <__retarget_lock_acquire_recursive>
 800d8a2:	89ab      	ldrh	r3, [r5, #12]
 800d8a4:	071b      	lsls	r3, r3, #28
 800d8a6:	d501      	bpl.n	800d8ac <_vfiprintf_r+0x34>
 800d8a8:	692b      	ldr	r3, [r5, #16]
 800d8aa:	b99b      	cbnz	r3, 800d8d4 <_vfiprintf_r+0x5c>
 800d8ac:	4629      	mov	r1, r5
 800d8ae:	4630      	mov	r0, r6
 800d8b0:	f000 f9e4 	bl	800dc7c <__swsetup_r>
 800d8b4:	b170      	cbz	r0, 800d8d4 <_vfiprintf_r+0x5c>
 800d8b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8b8:	07dc      	lsls	r4, r3, #31
 800d8ba:	d504      	bpl.n	800d8c6 <_vfiprintf_r+0x4e>
 800d8bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d8c0:	b01d      	add	sp, #116	@ 0x74
 800d8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8c6:	89ab      	ldrh	r3, [r5, #12]
 800d8c8:	0598      	lsls	r0, r3, #22
 800d8ca:	d4f7      	bmi.n	800d8bc <_vfiprintf_r+0x44>
 800d8cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8ce:	f7fd fc6d 	bl	800b1ac <__retarget_lock_release_recursive>
 800d8d2:	e7f3      	b.n	800d8bc <_vfiprintf_r+0x44>
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8d8:	2320      	movs	r3, #32
 800d8da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d8de:	f8cd 800c 	str.w	r8, [sp, #12]
 800d8e2:	2330      	movs	r3, #48	@ 0x30
 800d8e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800da94 <_vfiprintf_r+0x21c>
 800d8e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d8ec:	f04f 0901 	mov.w	r9, #1
 800d8f0:	4623      	mov	r3, r4
 800d8f2:	469a      	mov	sl, r3
 800d8f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8f8:	b10a      	cbz	r2, 800d8fe <_vfiprintf_r+0x86>
 800d8fa:	2a25      	cmp	r2, #37	@ 0x25
 800d8fc:	d1f9      	bne.n	800d8f2 <_vfiprintf_r+0x7a>
 800d8fe:	ebba 0b04 	subs.w	fp, sl, r4
 800d902:	d00b      	beq.n	800d91c <_vfiprintf_r+0xa4>
 800d904:	465b      	mov	r3, fp
 800d906:	4622      	mov	r2, r4
 800d908:	4629      	mov	r1, r5
 800d90a:	4630      	mov	r0, r6
 800d90c:	f7ff ffa1 	bl	800d852 <__sfputs_r>
 800d910:	3001      	adds	r0, #1
 800d912:	f000 80a7 	beq.w	800da64 <_vfiprintf_r+0x1ec>
 800d916:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d918:	445a      	add	r2, fp
 800d91a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d91c:	f89a 3000 	ldrb.w	r3, [sl]
 800d920:	2b00      	cmp	r3, #0
 800d922:	f000 809f 	beq.w	800da64 <_vfiprintf_r+0x1ec>
 800d926:	2300      	movs	r3, #0
 800d928:	f04f 32ff 	mov.w	r2, #4294967295
 800d92c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d930:	f10a 0a01 	add.w	sl, sl, #1
 800d934:	9304      	str	r3, [sp, #16]
 800d936:	9307      	str	r3, [sp, #28]
 800d938:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d93c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d93e:	4654      	mov	r4, sl
 800d940:	2205      	movs	r2, #5
 800d942:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d946:	4853      	ldr	r0, [pc, #332]	@ (800da94 <_vfiprintf_r+0x21c>)
 800d948:	f7f2 fc42 	bl	80001d0 <memchr>
 800d94c:	9a04      	ldr	r2, [sp, #16]
 800d94e:	b9d8      	cbnz	r0, 800d988 <_vfiprintf_r+0x110>
 800d950:	06d1      	lsls	r1, r2, #27
 800d952:	bf44      	itt	mi
 800d954:	2320      	movmi	r3, #32
 800d956:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d95a:	0713      	lsls	r3, r2, #28
 800d95c:	bf44      	itt	mi
 800d95e:	232b      	movmi	r3, #43	@ 0x2b
 800d960:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d964:	f89a 3000 	ldrb.w	r3, [sl]
 800d968:	2b2a      	cmp	r3, #42	@ 0x2a
 800d96a:	d015      	beq.n	800d998 <_vfiprintf_r+0x120>
 800d96c:	9a07      	ldr	r2, [sp, #28]
 800d96e:	4654      	mov	r4, sl
 800d970:	2000      	movs	r0, #0
 800d972:	f04f 0c0a 	mov.w	ip, #10
 800d976:	4621      	mov	r1, r4
 800d978:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d97c:	3b30      	subs	r3, #48	@ 0x30
 800d97e:	2b09      	cmp	r3, #9
 800d980:	d94b      	bls.n	800da1a <_vfiprintf_r+0x1a2>
 800d982:	b1b0      	cbz	r0, 800d9b2 <_vfiprintf_r+0x13a>
 800d984:	9207      	str	r2, [sp, #28]
 800d986:	e014      	b.n	800d9b2 <_vfiprintf_r+0x13a>
 800d988:	eba0 0308 	sub.w	r3, r0, r8
 800d98c:	fa09 f303 	lsl.w	r3, r9, r3
 800d990:	4313      	orrs	r3, r2
 800d992:	9304      	str	r3, [sp, #16]
 800d994:	46a2      	mov	sl, r4
 800d996:	e7d2      	b.n	800d93e <_vfiprintf_r+0xc6>
 800d998:	9b03      	ldr	r3, [sp, #12]
 800d99a:	1d19      	adds	r1, r3, #4
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	9103      	str	r1, [sp, #12]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	bfbb      	ittet	lt
 800d9a4:	425b      	neglt	r3, r3
 800d9a6:	f042 0202 	orrlt.w	r2, r2, #2
 800d9aa:	9307      	strge	r3, [sp, #28]
 800d9ac:	9307      	strlt	r3, [sp, #28]
 800d9ae:	bfb8      	it	lt
 800d9b0:	9204      	strlt	r2, [sp, #16]
 800d9b2:	7823      	ldrb	r3, [r4, #0]
 800d9b4:	2b2e      	cmp	r3, #46	@ 0x2e
 800d9b6:	d10a      	bne.n	800d9ce <_vfiprintf_r+0x156>
 800d9b8:	7863      	ldrb	r3, [r4, #1]
 800d9ba:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9bc:	d132      	bne.n	800da24 <_vfiprintf_r+0x1ac>
 800d9be:	9b03      	ldr	r3, [sp, #12]
 800d9c0:	1d1a      	adds	r2, r3, #4
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	9203      	str	r2, [sp, #12]
 800d9c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d9ca:	3402      	adds	r4, #2
 800d9cc:	9305      	str	r3, [sp, #20]
 800d9ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800daa4 <_vfiprintf_r+0x22c>
 800d9d2:	7821      	ldrb	r1, [r4, #0]
 800d9d4:	2203      	movs	r2, #3
 800d9d6:	4650      	mov	r0, sl
 800d9d8:	f7f2 fbfa 	bl	80001d0 <memchr>
 800d9dc:	b138      	cbz	r0, 800d9ee <_vfiprintf_r+0x176>
 800d9de:	9b04      	ldr	r3, [sp, #16]
 800d9e0:	eba0 000a 	sub.w	r0, r0, sl
 800d9e4:	2240      	movs	r2, #64	@ 0x40
 800d9e6:	4082      	lsls	r2, r0
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	3401      	adds	r4, #1
 800d9ec:	9304      	str	r3, [sp, #16]
 800d9ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9f2:	4829      	ldr	r0, [pc, #164]	@ (800da98 <_vfiprintf_r+0x220>)
 800d9f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d9f8:	2206      	movs	r2, #6
 800d9fa:	f7f2 fbe9 	bl	80001d0 <memchr>
 800d9fe:	2800      	cmp	r0, #0
 800da00:	d03f      	beq.n	800da82 <_vfiprintf_r+0x20a>
 800da02:	4b26      	ldr	r3, [pc, #152]	@ (800da9c <_vfiprintf_r+0x224>)
 800da04:	bb1b      	cbnz	r3, 800da4e <_vfiprintf_r+0x1d6>
 800da06:	9b03      	ldr	r3, [sp, #12]
 800da08:	3307      	adds	r3, #7
 800da0a:	f023 0307 	bic.w	r3, r3, #7
 800da0e:	3308      	adds	r3, #8
 800da10:	9303      	str	r3, [sp, #12]
 800da12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da14:	443b      	add	r3, r7
 800da16:	9309      	str	r3, [sp, #36]	@ 0x24
 800da18:	e76a      	b.n	800d8f0 <_vfiprintf_r+0x78>
 800da1a:	fb0c 3202 	mla	r2, ip, r2, r3
 800da1e:	460c      	mov	r4, r1
 800da20:	2001      	movs	r0, #1
 800da22:	e7a8      	b.n	800d976 <_vfiprintf_r+0xfe>
 800da24:	2300      	movs	r3, #0
 800da26:	3401      	adds	r4, #1
 800da28:	9305      	str	r3, [sp, #20]
 800da2a:	4619      	mov	r1, r3
 800da2c:	f04f 0c0a 	mov.w	ip, #10
 800da30:	4620      	mov	r0, r4
 800da32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da36:	3a30      	subs	r2, #48	@ 0x30
 800da38:	2a09      	cmp	r2, #9
 800da3a:	d903      	bls.n	800da44 <_vfiprintf_r+0x1cc>
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d0c6      	beq.n	800d9ce <_vfiprintf_r+0x156>
 800da40:	9105      	str	r1, [sp, #20]
 800da42:	e7c4      	b.n	800d9ce <_vfiprintf_r+0x156>
 800da44:	fb0c 2101 	mla	r1, ip, r1, r2
 800da48:	4604      	mov	r4, r0
 800da4a:	2301      	movs	r3, #1
 800da4c:	e7f0      	b.n	800da30 <_vfiprintf_r+0x1b8>
 800da4e:	ab03      	add	r3, sp, #12
 800da50:	9300      	str	r3, [sp, #0]
 800da52:	462a      	mov	r2, r5
 800da54:	4b12      	ldr	r3, [pc, #72]	@ (800daa0 <_vfiprintf_r+0x228>)
 800da56:	a904      	add	r1, sp, #16
 800da58:	4630      	mov	r0, r6
 800da5a:	f7fc fbef 	bl	800a23c <_printf_float>
 800da5e:	4607      	mov	r7, r0
 800da60:	1c78      	adds	r0, r7, #1
 800da62:	d1d6      	bne.n	800da12 <_vfiprintf_r+0x19a>
 800da64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da66:	07d9      	lsls	r1, r3, #31
 800da68:	d405      	bmi.n	800da76 <_vfiprintf_r+0x1fe>
 800da6a:	89ab      	ldrh	r3, [r5, #12]
 800da6c:	059a      	lsls	r2, r3, #22
 800da6e:	d402      	bmi.n	800da76 <_vfiprintf_r+0x1fe>
 800da70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da72:	f7fd fb9b 	bl	800b1ac <__retarget_lock_release_recursive>
 800da76:	89ab      	ldrh	r3, [r5, #12]
 800da78:	065b      	lsls	r3, r3, #25
 800da7a:	f53f af1f 	bmi.w	800d8bc <_vfiprintf_r+0x44>
 800da7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800da80:	e71e      	b.n	800d8c0 <_vfiprintf_r+0x48>
 800da82:	ab03      	add	r3, sp, #12
 800da84:	9300      	str	r3, [sp, #0]
 800da86:	462a      	mov	r2, r5
 800da88:	4b05      	ldr	r3, [pc, #20]	@ (800daa0 <_vfiprintf_r+0x228>)
 800da8a:	a904      	add	r1, sp, #16
 800da8c:	4630      	mov	r0, r6
 800da8e:	f7fc fe6d 	bl	800a76c <_printf_i>
 800da92:	e7e4      	b.n	800da5e <_vfiprintf_r+0x1e6>
 800da94:	0800ef81 	.word	0x0800ef81
 800da98:	0800ef8b 	.word	0x0800ef8b
 800da9c:	0800a23d 	.word	0x0800a23d
 800daa0:	0800d853 	.word	0x0800d853
 800daa4:	0800ef87 	.word	0x0800ef87

0800daa8 <__sflush_r>:
 800daa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800daac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dab0:	0716      	lsls	r6, r2, #28
 800dab2:	4605      	mov	r5, r0
 800dab4:	460c      	mov	r4, r1
 800dab6:	d454      	bmi.n	800db62 <__sflush_r+0xba>
 800dab8:	684b      	ldr	r3, [r1, #4]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	dc02      	bgt.n	800dac4 <__sflush_r+0x1c>
 800dabe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	dd48      	ble.n	800db56 <__sflush_r+0xae>
 800dac4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dac6:	2e00      	cmp	r6, #0
 800dac8:	d045      	beq.n	800db56 <__sflush_r+0xae>
 800daca:	2300      	movs	r3, #0
 800dacc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dad0:	682f      	ldr	r7, [r5, #0]
 800dad2:	6a21      	ldr	r1, [r4, #32]
 800dad4:	602b      	str	r3, [r5, #0]
 800dad6:	d030      	beq.n	800db3a <__sflush_r+0x92>
 800dad8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dada:	89a3      	ldrh	r3, [r4, #12]
 800dadc:	0759      	lsls	r1, r3, #29
 800dade:	d505      	bpl.n	800daec <__sflush_r+0x44>
 800dae0:	6863      	ldr	r3, [r4, #4]
 800dae2:	1ad2      	subs	r2, r2, r3
 800dae4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dae6:	b10b      	cbz	r3, 800daec <__sflush_r+0x44>
 800dae8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800daea:	1ad2      	subs	r2, r2, r3
 800daec:	2300      	movs	r3, #0
 800daee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800daf0:	6a21      	ldr	r1, [r4, #32]
 800daf2:	4628      	mov	r0, r5
 800daf4:	47b0      	blx	r6
 800daf6:	1c43      	adds	r3, r0, #1
 800daf8:	89a3      	ldrh	r3, [r4, #12]
 800dafa:	d106      	bne.n	800db0a <__sflush_r+0x62>
 800dafc:	6829      	ldr	r1, [r5, #0]
 800dafe:	291d      	cmp	r1, #29
 800db00:	d82b      	bhi.n	800db5a <__sflush_r+0xb2>
 800db02:	4a2a      	ldr	r2, [pc, #168]	@ (800dbac <__sflush_r+0x104>)
 800db04:	410a      	asrs	r2, r1
 800db06:	07d6      	lsls	r6, r2, #31
 800db08:	d427      	bmi.n	800db5a <__sflush_r+0xb2>
 800db0a:	2200      	movs	r2, #0
 800db0c:	6062      	str	r2, [r4, #4]
 800db0e:	04d9      	lsls	r1, r3, #19
 800db10:	6922      	ldr	r2, [r4, #16]
 800db12:	6022      	str	r2, [r4, #0]
 800db14:	d504      	bpl.n	800db20 <__sflush_r+0x78>
 800db16:	1c42      	adds	r2, r0, #1
 800db18:	d101      	bne.n	800db1e <__sflush_r+0x76>
 800db1a:	682b      	ldr	r3, [r5, #0]
 800db1c:	b903      	cbnz	r3, 800db20 <__sflush_r+0x78>
 800db1e:	6560      	str	r0, [r4, #84]	@ 0x54
 800db20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db22:	602f      	str	r7, [r5, #0]
 800db24:	b1b9      	cbz	r1, 800db56 <__sflush_r+0xae>
 800db26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db2a:	4299      	cmp	r1, r3
 800db2c:	d002      	beq.n	800db34 <__sflush_r+0x8c>
 800db2e:	4628      	mov	r0, r5
 800db30:	f7fe f99e 	bl	800be70 <_free_r>
 800db34:	2300      	movs	r3, #0
 800db36:	6363      	str	r3, [r4, #52]	@ 0x34
 800db38:	e00d      	b.n	800db56 <__sflush_r+0xae>
 800db3a:	2301      	movs	r3, #1
 800db3c:	4628      	mov	r0, r5
 800db3e:	47b0      	blx	r6
 800db40:	4602      	mov	r2, r0
 800db42:	1c50      	adds	r0, r2, #1
 800db44:	d1c9      	bne.n	800dada <__sflush_r+0x32>
 800db46:	682b      	ldr	r3, [r5, #0]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d0c6      	beq.n	800dada <__sflush_r+0x32>
 800db4c:	2b1d      	cmp	r3, #29
 800db4e:	d001      	beq.n	800db54 <__sflush_r+0xac>
 800db50:	2b16      	cmp	r3, #22
 800db52:	d11e      	bne.n	800db92 <__sflush_r+0xea>
 800db54:	602f      	str	r7, [r5, #0]
 800db56:	2000      	movs	r0, #0
 800db58:	e022      	b.n	800dba0 <__sflush_r+0xf8>
 800db5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db5e:	b21b      	sxth	r3, r3
 800db60:	e01b      	b.n	800db9a <__sflush_r+0xf2>
 800db62:	690f      	ldr	r7, [r1, #16]
 800db64:	2f00      	cmp	r7, #0
 800db66:	d0f6      	beq.n	800db56 <__sflush_r+0xae>
 800db68:	0793      	lsls	r3, r2, #30
 800db6a:	680e      	ldr	r6, [r1, #0]
 800db6c:	bf08      	it	eq
 800db6e:	694b      	ldreq	r3, [r1, #20]
 800db70:	600f      	str	r7, [r1, #0]
 800db72:	bf18      	it	ne
 800db74:	2300      	movne	r3, #0
 800db76:	eba6 0807 	sub.w	r8, r6, r7
 800db7a:	608b      	str	r3, [r1, #8]
 800db7c:	f1b8 0f00 	cmp.w	r8, #0
 800db80:	dde9      	ble.n	800db56 <__sflush_r+0xae>
 800db82:	6a21      	ldr	r1, [r4, #32]
 800db84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800db86:	4643      	mov	r3, r8
 800db88:	463a      	mov	r2, r7
 800db8a:	4628      	mov	r0, r5
 800db8c:	47b0      	blx	r6
 800db8e:	2800      	cmp	r0, #0
 800db90:	dc08      	bgt.n	800dba4 <__sflush_r+0xfc>
 800db92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db9a:	81a3      	strh	r3, [r4, #12]
 800db9c:	f04f 30ff 	mov.w	r0, #4294967295
 800dba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dba4:	4407      	add	r7, r0
 800dba6:	eba8 0800 	sub.w	r8, r8, r0
 800dbaa:	e7e7      	b.n	800db7c <__sflush_r+0xd4>
 800dbac:	dfbffffe 	.word	0xdfbffffe

0800dbb0 <_fflush_r>:
 800dbb0:	b538      	push	{r3, r4, r5, lr}
 800dbb2:	690b      	ldr	r3, [r1, #16]
 800dbb4:	4605      	mov	r5, r0
 800dbb6:	460c      	mov	r4, r1
 800dbb8:	b913      	cbnz	r3, 800dbc0 <_fflush_r+0x10>
 800dbba:	2500      	movs	r5, #0
 800dbbc:	4628      	mov	r0, r5
 800dbbe:	bd38      	pop	{r3, r4, r5, pc}
 800dbc0:	b118      	cbz	r0, 800dbca <_fflush_r+0x1a>
 800dbc2:	6a03      	ldr	r3, [r0, #32]
 800dbc4:	b90b      	cbnz	r3, 800dbca <_fflush_r+0x1a>
 800dbc6:	f7fd f991 	bl	800aeec <__sinit>
 800dbca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d0f3      	beq.n	800dbba <_fflush_r+0xa>
 800dbd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dbd4:	07d0      	lsls	r0, r2, #31
 800dbd6:	d404      	bmi.n	800dbe2 <_fflush_r+0x32>
 800dbd8:	0599      	lsls	r1, r3, #22
 800dbda:	d402      	bmi.n	800dbe2 <_fflush_r+0x32>
 800dbdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dbde:	f7fd fae4 	bl	800b1aa <__retarget_lock_acquire_recursive>
 800dbe2:	4628      	mov	r0, r5
 800dbe4:	4621      	mov	r1, r4
 800dbe6:	f7ff ff5f 	bl	800daa8 <__sflush_r>
 800dbea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dbec:	07da      	lsls	r2, r3, #31
 800dbee:	4605      	mov	r5, r0
 800dbf0:	d4e4      	bmi.n	800dbbc <_fflush_r+0xc>
 800dbf2:	89a3      	ldrh	r3, [r4, #12]
 800dbf4:	059b      	lsls	r3, r3, #22
 800dbf6:	d4e1      	bmi.n	800dbbc <_fflush_r+0xc>
 800dbf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dbfa:	f7fd fad7 	bl	800b1ac <__retarget_lock_release_recursive>
 800dbfe:	e7dd      	b.n	800dbbc <_fflush_r+0xc>

0800dc00 <__swbuf_r>:
 800dc00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc02:	460e      	mov	r6, r1
 800dc04:	4614      	mov	r4, r2
 800dc06:	4605      	mov	r5, r0
 800dc08:	b118      	cbz	r0, 800dc12 <__swbuf_r+0x12>
 800dc0a:	6a03      	ldr	r3, [r0, #32]
 800dc0c:	b90b      	cbnz	r3, 800dc12 <__swbuf_r+0x12>
 800dc0e:	f7fd f96d 	bl	800aeec <__sinit>
 800dc12:	69a3      	ldr	r3, [r4, #24]
 800dc14:	60a3      	str	r3, [r4, #8]
 800dc16:	89a3      	ldrh	r3, [r4, #12]
 800dc18:	071a      	lsls	r2, r3, #28
 800dc1a:	d501      	bpl.n	800dc20 <__swbuf_r+0x20>
 800dc1c:	6923      	ldr	r3, [r4, #16]
 800dc1e:	b943      	cbnz	r3, 800dc32 <__swbuf_r+0x32>
 800dc20:	4621      	mov	r1, r4
 800dc22:	4628      	mov	r0, r5
 800dc24:	f000 f82a 	bl	800dc7c <__swsetup_r>
 800dc28:	b118      	cbz	r0, 800dc32 <__swbuf_r+0x32>
 800dc2a:	f04f 37ff 	mov.w	r7, #4294967295
 800dc2e:	4638      	mov	r0, r7
 800dc30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc32:	6823      	ldr	r3, [r4, #0]
 800dc34:	6922      	ldr	r2, [r4, #16]
 800dc36:	1a98      	subs	r0, r3, r2
 800dc38:	6963      	ldr	r3, [r4, #20]
 800dc3a:	b2f6      	uxtb	r6, r6
 800dc3c:	4283      	cmp	r3, r0
 800dc3e:	4637      	mov	r7, r6
 800dc40:	dc05      	bgt.n	800dc4e <__swbuf_r+0x4e>
 800dc42:	4621      	mov	r1, r4
 800dc44:	4628      	mov	r0, r5
 800dc46:	f7ff ffb3 	bl	800dbb0 <_fflush_r>
 800dc4a:	2800      	cmp	r0, #0
 800dc4c:	d1ed      	bne.n	800dc2a <__swbuf_r+0x2a>
 800dc4e:	68a3      	ldr	r3, [r4, #8]
 800dc50:	3b01      	subs	r3, #1
 800dc52:	60a3      	str	r3, [r4, #8]
 800dc54:	6823      	ldr	r3, [r4, #0]
 800dc56:	1c5a      	adds	r2, r3, #1
 800dc58:	6022      	str	r2, [r4, #0]
 800dc5a:	701e      	strb	r6, [r3, #0]
 800dc5c:	6962      	ldr	r2, [r4, #20]
 800dc5e:	1c43      	adds	r3, r0, #1
 800dc60:	429a      	cmp	r2, r3
 800dc62:	d004      	beq.n	800dc6e <__swbuf_r+0x6e>
 800dc64:	89a3      	ldrh	r3, [r4, #12]
 800dc66:	07db      	lsls	r3, r3, #31
 800dc68:	d5e1      	bpl.n	800dc2e <__swbuf_r+0x2e>
 800dc6a:	2e0a      	cmp	r6, #10
 800dc6c:	d1df      	bne.n	800dc2e <__swbuf_r+0x2e>
 800dc6e:	4621      	mov	r1, r4
 800dc70:	4628      	mov	r0, r5
 800dc72:	f7ff ff9d 	bl	800dbb0 <_fflush_r>
 800dc76:	2800      	cmp	r0, #0
 800dc78:	d0d9      	beq.n	800dc2e <__swbuf_r+0x2e>
 800dc7a:	e7d6      	b.n	800dc2a <__swbuf_r+0x2a>

0800dc7c <__swsetup_r>:
 800dc7c:	b538      	push	{r3, r4, r5, lr}
 800dc7e:	4b29      	ldr	r3, [pc, #164]	@ (800dd24 <__swsetup_r+0xa8>)
 800dc80:	4605      	mov	r5, r0
 800dc82:	6818      	ldr	r0, [r3, #0]
 800dc84:	460c      	mov	r4, r1
 800dc86:	b118      	cbz	r0, 800dc90 <__swsetup_r+0x14>
 800dc88:	6a03      	ldr	r3, [r0, #32]
 800dc8a:	b90b      	cbnz	r3, 800dc90 <__swsetup_r+0x14>
 800dc8c:	f7fd f92e 	bl	800aeec <__sinit>
 800dc90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc94:	0719      	lsls	r1, r3, #28
 800dc96:	d422      	bmi.n	800dcde <__swsetup_r+0x62>
 800dc98:	06da      	lsls	r2, r3, #27
 800dc9a:	d407      	bmi.n	800dcac <__swsetup_r+0x30>
 800dc9c:	2209      	movs	r2, #9
 800dc9e:	602a      	str	r2, [r5, #0]
 800dca0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dca4:	81a3      	strh	r3, [r4, #12]
 800dca6:	f04f 30ff 	mov.w	r0, #4294967295
 800dcaa:	e033      	b.n	800dd14 <__swsetup_r+0x98>
 800dcac:	0758      	lsls	r0, r3, #29
 800dcae:	d512      	bpl.n	800dcd6 <__swsetup_r+0x5a>
 800dcb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dcb2:	b141      	cbz	r1, 800dcc6 <__swsetup_r+0x4a>
 800dcb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dcb8:	4299      	cmp	r1, r3
 800dcba:	d002      	beq.n	800dcc2 <__swsetup_r+0x46>
 800dcbc:	4628      	mov	r0, r5
 800dcbe:	f7fe f8d7 	bl	800be70 <_free_r>
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	6363      	str	r3, [r4, #52]	@ 0x34
 800dcc6:	89a3      	ldrh	r3, [r4, #12]
 800dcc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dccc:	81a3      	strh	r3, [r4, #12]
 800dcce:	2300      	movs	r3, #0
 800dcd0:	6063      	str	r3, [r4, #4]
 800dcd2:	6923      	ldr	r3, [r4, #16]
 800dcd4:	6023      	str	r3, [r4, #0]
 800dcd6:	89a3      	ldrh	r3, [r4, #12]
 800dcd8:	f043 0308 	orr.w	r3, r3, #8
 800dcdc:	81a3      	strh	r3, [r4, #12]
 800dcde:	6923      	ldr	r3, [r4, #16]
 800dce0:	b94b      	cbnz	r3, 800dcf6 <__swsetup_r+0x7a>
 800dce2:	89a3      	ldrh	r3, [r4, #12]
 800dce4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dce8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dcec:	d003      	beq.n	800dcf6 <__swsetup_r+0x7a>
 800dcee:	4621      	mov	r1, r4
 800dcf0:	4628      	mov	r0, r5
 800dcf2:	f000 fc29 	bl	800e548 <__smakebuf_r>
 800dcf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcfa:	f013 0201 	ands.w	r2, r3, #1
 800dcfe:	d00a      	beq.n	800dd16 <__swsetup_r+0x9a>
 800dd00:	2200      	movs	r2, #0
 800dd02:	60a2      	str	r2, [r4, #8]
 800dd04:	6962      	ldr	r2, [r4, #20]
 800dd06:	4252      	negs	r2, r2
 800dd08:	61a2      	str	r2, [r4, #24]
 800dd0a:	6922      	ldr	r2, [r4, #16]
 800dd0c:	b942      	cbnz	r2, 800dd20 <__swsetup_r+0xa4>
 800dd0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dd12:	d1c5      	bne.n	800dca0 <__swsetup_r+0x24>
 800dd14:	bd38      	pop	{r3, r4, r5, pc}
 800dd16:	0799      	lsls	r1, r3, #30
 800dd18:	bf58      	it	pl
 800dd1a:	6962      	ldrpl	r2, [r4, #20]
 800dd1c:	60a2      	str	r2, [r4, #8]
 800dd1e:	e7f4      	b.n	800dd0a <__swsetup_r+0x8e>
 800dd20:	2000      	movs	r0, #0
 800dd22:	e7f7      	b.n	800dd14 <__swsetup_r+0x98>
 800dd24:	2000008c 	.word	0x2000008c

0800dd28 <memmove>:
 800dd28:	4288      	cmp	r0, r1
 800dd2a:	b510      	push	{r4, lr}
 800dd2c:	eb01 0402 	add.w	r4, r1, r2
 800dd30:	d902      	bls.n	800dd38 <memmove+0x10>
 800dd32:	4284      	cmp	r4, r0
 800dd34:	4623      	mov	r3, r4
 800dd36:	d807      	bhi.n	800dd48 <memmove+0x20>
 800dd38:	1e43      	subs	r3, r0, #1
 800dd3a:	42a1      	cmp	r1, r4
 800dd3c:	d008      	beq.n	800dd50 <memmove+0x28>
 800dd3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd42:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd46:	e7f8      	b.n	800dd3a <memmove+0x12>
 800dd48:	4402      	add	r2, r0
 800dd4a:	4601      	mov	r1, r0
 800dd4c:	428a      	cmp	r2, r1
 800dd4e:	d100      	bne.n	800dd52 <memmove+0x2a>
 800dd50:	bd10      	pop	{r4, pc}
 800dd52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd5a:	e7f7      	b.n	800dd4c <memmove+0x24>

0800dd5c <strncmp>:
 800dd5c:	b510      	push	{r4, lr}
 800dd5e:	b16a      	cbz	r2, 800dd7c <strncmp+0x20>
 800dd60:	3901      	subs	r1, #1
 800dd62:	1884      	adds	r4, r0, r2
 800dd64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dd68:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dd6c:	429a      	cmp	r2, r3
 800dd6e:	d103      	bne.n	800dd78 <strncmp+0x1c>
 800dd70:	42a0      	cmp	r0, r4
 800dd72:	d001      	beq.n	800dd78 <strncmp+0x1c>
 800dd74:	2a00      	cmp	r2, #0
 800dd76:	d1f5      	bne.n	800dd64 <strncmp+0x8>
 800dd78:	1ad0      	subs	r0, r2, r3
 800dd7a:	bd10      	pop	{r4, pc}
 800dd7c:	4610      	mov	r0, r2
 800dd7e:	e7fc      	b.n	800dd7a <strncmp+0x1e>

0800dd80 <nan>:
 800dd80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800dd88 <nan+0x8>
 800dd84:	4770      	bx	lr
 800dd86:	bf00      	nop
 800dd88:	00000000 	.word	0x00000000
 800dd8c:	7ff80000 	.word	0x7ff80000

0800dd90 <__assert_func>:
 800dd90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800dd92:	4614      	mov	r4, r2
 800dd94:	461a      	mov	r2, r3
 800dd96:	4b09      	ldr	r3, [pc, #36]	@ (800ddbc <__assert_func+0x2c>)
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	4605      	mov	r5, r0
 800dd9c:	68d8      	ldr	r0, [r3, #12]
 800dd9e:	b954      	cbnz	r4, 800ddb6 <__assert_func+0x26>
 800dda0:	4b07      	ldr	r3, [pc, #28]	@ (800ddc0 <__assert_func+0x30>)
 800dda2:	461c      	mov	r4, r3
 800dda4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dda8:	9100      	str	r1, [sp, #0]
 800ddaa:	462b      	mov	r3, r5
 800ddac:	4905      	ldr	r1, [pc, #20]	@ (800ddc4 <__assert_func+0x34>)
 800ddae:	f000 fb93 	bl	800e4d8 <fiprintf>
 800ddb2:	f000 fc27 	bl	800e604 <abort>
 800ddb6:	4b04      	ldr	r3, [pc, #16]	@ (800ddc8 <__assert_func+0x38>)
 800ddb8:	e7f4      	b.n	800dda4 <__assert_func+0x14>
 800ddba:	bf00      	nop
 800ddbc:	2000008c 	.word	0x2000008c
 800ddc0:	0800efd5 	.word	0x0800efd5
 800ddc4:	0800efa7 	.word	0x0800efa7
 800ddc8:	0800ef9a 	.word	0x0800ef9a

0800ddcc <rshift>:
 800ddcc:	6903      	ldr	r3, [r0, #16]
 800ddce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ddd2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ddd6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ddda:	f100 0414 	add.w	r4, r0, #20
 800ddde:	dd45      	ble.n	800de6c <rshift+0xa0>
 800dde0:	f011 011f 	ands.w	r1, r1, #31
 800dde4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dde8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ddec:	d10c      	bne.n	800de08 <rshift+0x3c>
 800ddee:	f100 0710 	add.w	r7, r0, #16
 800ddf2:	4629      	mov	r1, r5
 800ddf4:	42b1      	cmp	r1, r6
 800ddf6:	d334      	bcc.n	800de62 <rshift+0x96>
 800ddf8:	1a9b      	subs	r3, r3, r2
 800ddfa:	009b      	lsls	r3, r3, #2
 800ddfc:	1eea      	subs	r2, r5, #3
 800ddfe:	4296      	cmp	r6, r2
 800de00:	bf38      	it	cc
 800de02:	2300      	movcc	r3, #0
 800de04:	4423      	add	r3, r4
 800de06:	e015      	b.n	800de34 <rshift+0x68>
 800de08:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800de0c:	f1c1 0820 	rsb	r8, r1, #32
 800de10:	40cf      	lsrs	r7, r1
 800de12:	f105 0e04 	add.w	lr, r5, #4
 800de16:	46a1      	mov	r9, r4
 800de18:	4576      	cmp	r6, lr
 800de1a:	46f4      	mov	ip, lr
 800de1c:	d815      	bhi.n	800de4a <rshift+0x7e>
 800de1e:	1a9a      	subs	r2, r3, r2
 800de20:	0092      	lsls	r2, r2, #2
 800de22:	3a04      	subs	r2, #4
 800de24:	3501      	adds	r5, #1
 800de26:	42ae      	cmp	r6, r5
 800de28:	bf38      	it	cc
 800de2a:	2200      	movcc	r2, #0
 800de2c:	18a3      	adds	r3, r4, r2
 800de2e:	50a7      	str	r7, [r4, r2]
 800de30:	b107      	cbz	r7, 800de34 <rshift+0x68>
 800de32:	3304      	adds	r3, #4
 800de34:	1b1a      	subs	r2, r3, r4
 800de36:	42a3      	cmp	r3, r4
 800de38:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800de3c:	bf08      	it	eq
 800de3e:	2300      	moveq	r3, #0
 800de40:	6102      	str	r2, [r0, #16]
 800de42:	bf08      	it	eq
 800de44:	6143      	streq	r3, [r0, #20]
 800de46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de4a:	f8dc c000 	ldr.w	ip, [ip]
 800de4e:	fa0c fc08 	lsl.w	ip, ip, r8
 800de52:	ea4c 0707 	orr.w	r7, ip, r7
 800de56:	f849 7b04 	str.w	r7, [r9], #4
 800de5a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800de5e:	40cf      	lsrs	r7, r1
 800de60:	e7da      	b.n	800de18 <rshift+0x4c>
 800de62:	f851 cb04 	ldr.w	ip, [r1], #4
 800de66:	f847 cf04 	str.w	ip, [r7, #4]!
 800de6a:	e7c3      	b.n	800ddf4 <rshift+0x28>
 800de6c:	4623      	mov	r3, r4
 800de6e:	e7e1      	b.n	800de34 <rshift+0x68>

0800de70 <__hexdig_fun>:
 800de70:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800de74:	2b09      	cmp	r3, #9
 800de76:	d802      	bhi.n	800de7e <__hexdig_fun+0xe>
 800de78:	3820      	subs	r0, #32
 800de7a:	b2c0      	uxtb	r0, r0
 800de7c:	4770      	bx	lr
 800de7e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800de82:	2b05      	cmp	r3, #5
 800de84:	d801      	bhi.n	800de8a <__hexdig_fun+0x1a>
 800de86:	3847      	subs	r0, #71	@ 0x47
 800de88:	e7f7      	b.n	800de7a <__hexdig_fun+0xa>
 800de8a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800de8e:	2b05      	cmp	r3, #5
 800de90:	d801      	bhi.n	800de96 <__hexdig_fun+0x26>
 800de92:	3827      	subs	r0, #39	@ 0x27
 800de94:	e7f1      	b.n	800de7a <__hexdig_fun+0xa>
 800de96:	2000      	movs	r0, #0
 800de98:	4770      	bx	lr
	...

0800de9c <__gethex>:
 800de9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dea0:	b085      	sub	sp, #20
 800dea2:	468a      	mov	sl, r1
 800dea4:	9302      	str	r3, [sp, #8]
 800dea6:	680b      	ldr	r3, [r1, #0]
 800dea8:	9001      	str	r0, [sp, #4]
 800deaa:	4690      	mov	r8, r2
 800deac:	1c9c      	adds	r4, r3, #2
 800deae:	46a1      	mov	r9, r4
 800deb0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800deb4:	2830      	cmp	r0, #48	@ 0x30
 800deb6:	d0fa      	beq.n	800deae <__gethex+0x12>
 800deb8:	eba9 0303 	sub.w	r3, r9, r3
 800debc:	f1a3 0b02 	sub.w	fp, r3, #2
 800dec0:	f7ff ffd6 	bl	800de70 <__hexdig_fun>
 800dec4:	4605      	mov	r5, r0
 800dec6:	2800      	cmp	r0, #0
 800dec8:	d168      	bne.n	800df9c <__gethex+0x100>
 800deca:	49a0      	ldr	r1, [pc, #640]	@ (800e14c <__gethex+0x2b0>)
 800decc:	2201      	movs	r2, #1
 800dece:	4648      	mov	r0, r9
 800ded0:	f7ff ff44 	bl	800dd5c <strncmp>
 800ded4:	4607      	mov	r7, r0
 800ded6:	2800      	cmp	r0, #0
 800ded8:	d167      	bne.n	800dfaa <__gethex+0x10e>
 800deda:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dede:	4626      	mov	r6, r4
 800dee0:	f7ff ffc6 	bl	800de70 <__hexdig_fun>
 800dee4:	2800      	cmp	r0, #0
 800dee6:	d062      	beq.n	800dfae <__gethex+0x112>
 800dee8:	4623      	mov	r3, r4
 800deea:	7818      	ldrb	r0, [r3, #0]
 800deec:	2830      	cmp	r0, #48	@ 0x30
 800deee:	4699      	mov	r9, r3
 800def0:	f103 0301 	add.w	r3, r3, #1
 800def4:	d0f9      	beq.n	800deea <__gethex+0x4e>
 800def6:	f7ff ffbb 	bl	800de70 <__hexdig_fun>
 800defa:	fab0 f580 	clz	r5, r0
 800defe:	096d      	lsrs	r5, r5, #5
 800df00:	f04f 0b01 	mov.w	fp, #1
 800df04:	464a      	mov	r2, r9
 800df06:	4616      	mov	r6, r2
 800df08:	3201      	adds	r2, #1
 800df0a:	7830      	ldrb	r0, [r6, #0]
 800df0c:	f7ff ffb0 	bl	800de70 <__hexdig_fun>
 800df10:	2800      	cmp	r0, #0
 800df12:	d1f8      	bne.n	800df06 <__gethex+0x6a>
 800df14:	498d      	ldr	r1, [pc, #564]	@ (800e14c <__gethex+0x2b0>)
 800df16:	2201      	movs	r2, #1
 800df18:	4630      	mov	r0, r6
 800df1a:	f7ff ff1f 	bl	800dd5c <strncmp>
 800df1e:	2800      	cmp	r0, #0
 800df20:	d13f      	bne.n	800dfa2 <__gethex+0x106>
 800df22:	b944      	cbnz	r4, 800df36 <__gethex+0x9a>
 800df24:	1c74      	adds	r4, r6, #1
 800df26:	4622      	mov	r2, r4
 800df28:	4616      	mov	r6, r2
 800df2a:	3201      	adds	r2, #1
 800df2c:	7830      	ldrb	r0, [r6, #0]
 800df2e:	f7ff ff9f 	bl	800de70 <__hexdig_fun>
 800df32:	2800      	cmp	r0, #0
 800df34:	d1f8      	bne.n	800df28 <__gethex+0x8c>
 800df36:	1ba4      	subs	r4, r4, r6
 800df38:	00a7      	lsls	r7, r4, #2
 800df3a:	7833      	ldrb	r3, [r6, #0]
 800df3c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800df40:	2b50      	cmp	r3, #80	@ 0x50
 800df42:	d13e      	bne.n	800dfc2 <__gethex+0x126>
 800df44:	7873      	ldrb	r3, [r6, #1]
 800df46:	2b2b      	cmp	r3, #43	@ 0x2b
 800df48:	d033      	beq.n	800dfb2 <__gethex+0x116>
 800df4a:	2b2d      	cmp	r3, #45	@ 0x2d
 800df4c:	d034      	beq.n	800dfb8 <__gethex+0x11c>
 800df4e:	1c71      	adds	r1, r6, #1
 800df50:	2400      	movs	r4, #0
 800df52:	7808      	ldrb	r0, [r1, #0]
 800df54:	f7ff ff8c 	bl	800de70 <__hexdig_fun>
 800df58:	1e43      	subs	r3, r0, #1
 800df5a:	b2db      	uxtb	r3, r3
 800df5c:	2b18      	cmp	r3, #24
 800df5e:	d830      	bhi.n	800dfc2 <__gethex+0x126>
 800df60:	f1a0 0210 	sub.w	r2, r0, #16
 800df64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800df68:	f7ff ff82 	bl	800de70 <__hexdig_fun>
 800df6c:	f100 3cff 	add.w	ip, r0, #4294967295
 800df70:	fa5f fc8c 	uxtb.w	ip, ip
 800df74:	f1bc 0f18 	cmp.w	ip, #24
 800df78:	f04f 030a 	mov.w	r3, #10
 800df7c:	d91e      	bls.n	800dfbc <__gethex+0x120>
 800df7e:	b104      	cbz	r4, 800df82 <__gethex+0xe6>
 800df80:	4252      	negs	r2, r2
 800df82:	4417      	add	r7, r2
 800df84:	f8ca 1000 	str.w	r1, [sl]
 800df88:	b1ed      	cbz	r5, 800dfc6 <__gethex+0x12a>
 800df8a:	f1bb 0f00 	cmp.w	fp, #0
 800df8e:	bf0c      	ite	eq
 800df90:	2506      	moveq	r5, #6
 800df92:	2500      	movne	r5, #0
 800df94:	4628      	mov	r0, r5
 800df96:	b005      	add	sp, #20
 800df98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df9c:	2500      	movs	r5, #0
 800df9e:	462c      	mov	r4, r5
 800dfa0:	e7b0      	b.n	800df04 <__gethex+0x68>
 800dfa2:	2c00      	cmp	r4, #0
 800dfa4:	d1c7      	bne.n	800df36 <__gethex+0x9a>
 800dfa6:	4627      	mov	r7, r4
 800dfa8:	e7c7      	b.n	800df3a <__gethex+0x9e>
 800dfaa:	464e      	mov	r6, r9
 800dfac:	462f      	mov	r7, r5
 800dfae:	2501      	movs	r5, #1
 800dfb0:	e7c3      	b.n	800df3a <__gethex+0x9e>
 800dfb2:	2400      	movs	r4, #0
 800dfb4:	1cb1      	adds	r1, r6, #2
 800dfb6:	e7cc      	b.n	800df52 <__gethex+0xb6>
 800dfb8:	2401      	movs	r4, #1
 800dfba:	e7fb      	b.n	800dfb4 <__gethex+0x118>
 800dfbc:	fb03 0002 	mla	r0, r3, r2, r0
 800dfc0:	e7ce      	b.n	800df60 <__gethex+0xc4>
 800dfc2:	4631      	mov	r1, r6
 800dfc4:	e7de      	b.n	800df84 <__gethex+0xe8>
 800dfc6:	eba6 0309 	sub.w	r3, r6, r9
 800dfca:	3b01      	subs	r3, #1
 800dfcc:	4629      	mov	r1, r5
 800dfce:	2b07      	cmp	r3, #7
 800dfd0:	dc0a      	bgt.n	800dfe8 <__gethex+0x14c>
 800dfd2:	9801      	ldr	r0, [sp, #4]
 800dfd4:	f7fd ff96 	bl	800bf04 <_Balloc>
 800dfd8:	4604      	mov	r4, r0
 800dfda:	b940      	cbnz	r0, 800dfee <__gethex+0x152>
 800dfdc:	4b5c      	ldr	r3, [pc, #368]	@ (800e150 <__gethex+0x2b4>)
 800dfde:	4602      	mov	r2, r0
 800dfe0:	21e4      	movs	r1, #228	@ 0xe4
 800dfe2:	485c      	ldr	r0, [pc, #368]	@ (800e154 <__gethex+0x2b8>)
 800dfe4:	f7ff fed4 	bl	800dd90 <__assert_func>
 800dfe8:	3101      	adds	r1, #1
 800dfea:	105b      	asrs	r3, r3, #1
 800dfec:	e7ef      	b.n	800dfce <__gethex+0x132>
 800dfee:	f100 0a14 	add.w	sl, r0, #20
 800dff2:	2300      	movs	r3, #0
 800dff4:	4655      	mov	r5, sl
 800dff6:	469b      	mov	fp, r3
 800dff8:	45b1      	cmp	r9, r6
 800dffa:	d337      	bcc.n	800e06c <__gethex+0x1d0>
 800dffc:	f845 bb04 	str.w	fp, [r5], #4
 800e000:	eba5 050a 	sub.w	r5, r5, sl
 800e004:	10ad      	asrs	r5, r5, #2
 800e006:	6125      	str	r5, [r4, #16]
 800e008:	4658      	mov	r0, fp
 800e00a:	f7fe f86d 	bl	800c0e8 <__hi0bits>
 800e00e:	016d      	lsls	r5, r5, #5
 800e010:	f8d8 6000 	ldr.w	r6, [r8]
 800e014:	1a2d      	subs	r5, r5, r0
 800e016:	42b5      	cmp	r5, r6
 800e018:	dd54      	ble.n	800e0c4 <__gethex+0x228>
 800e01a:	1bad      	subs	r5, r5, r6
 800e01c:	4629      	mov	r1, r5
 800e01e:	4620      	mov	r0, r4
 800e020:	f7fe fc01 	bl	800c826 <__any_on>
 800e024:	4681      	mov	r9, r0
 800e026:	b178      	cbz	r0, 800e048 <__gethex+0x1ac>
 800e028:	1e6b      	subs	r3, r5, #1
 800e02a:	1159      	asrs	r1, r3, #5
 800e02c:	f003 021f 	and.w	r2, r3, #31
 800e030:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e034:	f04f 0901 	mov.w	r9, #1
 800e038:	fa09 f202 	lsl.w	r2, r9, r2
 800e03c:	420a      	tst	r2, r1
 800e03e:	d003      	beq.n	800e048 <__gethex+0x1ac>
 800e040:	454b      	cmp	r3, r9
 800e042:	dc36      	bgt.n	800e0b2 <__gethex+0x216>
 800e044:	f04f 0902 	mov.w	r9, #2
 800e048:	4629      	mov	r1, r5
 800e04a:	4620      	mov	r0, r4
 800e04c:	f7ff febe 	bl	800ddcc <rshift>
 800e050:	442f      	add	r7, r5
 800e052:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e056:	42bb      	cmp	r3, r7
 800e058:	da42      	bge.n	800e0e0 <__gethex+0x244>
 800e05a:	9801      	ldr	r0, [sp, #4]
 800e05c:	4621      	mov	r1, r4
 800e05e:	f7fd ff91 	bl	800bf84 <_Bfree>
 800e062:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e064:	2300      	movs	r3, #0
 800e066:	6013      	str	r3, [r2, #0]
 800e068:	25a3      	movs	r5, #163	@ 0xa3
 800e06a:	e793      	b.n	800df94 <__gethex+0xf8>
 800e06c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e070:	2a2e      	cmp	r2, #46	@ 0x2e
 800e072:	d012      	beq.n	800e09a <__gethex+0x1fe>
 800e074:	2b20      	cmp	r3, #32
 800e076:	d104      	bne.n	800e082 <__gethex+0x1e6>
 800e078:	f845 bb04 	str.w	fp, [r5], #4
 800e07c:	f04f 0b00 	mov.w	fp, #0
 800e080:	465b      	mov	r3, fp
 800e082:	7830      	ldrb	r0, [r6, #0]
 800e084:	9303      	str	r3, [sp, #12]
 800e086:	f7ff fef3 	bl	800de70 <__hexdig_fun>
 800e08a:	9b03      	ldr	r3, [sp, #12]
 800e08c:	f000 000f 	and.w	r0, r0, #15
 800e090:	4098      	lsls	r0, r3
 800e092:	ea4b 0b00 	orr.w	fp, fp, r0
 800e096:	3304      	adds	r3, #4
 800e098:	e7ae      	b.n	800dff8 <__gethex+0x15c>
 800e09a:	45b1      	cmp	r9, r6
 800e09c:	d8ea      	bhi.n	800e074 <__gethex+0x1d8>
 800e09e:	492b      	ldr	r1, [pc, #172]	@ (800e14c <__gethex+0x2b0>)
 800e0a0:	9303      	str	r3, [sp, #12]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	4630      	mov	r0, r6
 800e0a6:	f7ff fe59 	bl	800dd5c <strncmp>
 800e0aa:	9b03      	ldr	r3, [sp, #12]
 800e0ac:	2800      	cmp	r0, #0
 800e0ae:	d1e1      	bne.n	800e074 <__gethex+0x1d8>
 800e0b0:	e7a2      	b.n	800dff8 <__gethex+0x15c>
 800e0b2:	1ea9      	subs	r1, r5, #2
 800e0b4:	4620      	mov	r0, r4
 800e0b6:	f7fe fbb6 	bl	800c826 <__any_on>
 800e0ba:	2800      	cmp	r0, #0
 800e0bc:	d0c2      	beq.n	800e044 <__gethex+0x1a8>
 800e0be:	f04f 0903 	mov.w	r9, #3
 800e0c2:	e7c1      	b.n	800e048 <__gethex+0x1ac>
 800e0c4:	da09      	bge.n	800e0da <__gethex+0x23e>
 800e0c6:	1b75      	subs	r5, r6, r5
 800e0c8:	4621      	mov	r1, r4
 800e0ca:	9801      	ldr	r0, [sp, #4]
 800e0cc:	462a      	mov	r2, r5
 800e0ce:	f7fe f971 	bl	800c3b4 <__lshift>
 800e0d2:	1b7f      	subs	r7, r7, r5
 800e0d4:	4604      	mov	r4, r0
 800e0d6:	f100 0a14 	add.w	sl, r0, #20
 800e0da:	f04f 0900 	mov.w	r9, #0
 800e0de:	e7b8      	b.n	800e052 <__gethex+0x1b6>
 800e0e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e0e4:	42bd      	cmp	r5, r7
 800e0e6:	dd6f      	ble.n	800e1c8 <__gethex+0x32c>
 800e0e8:	1bed      	subs	r5, r5, r7
 800e0ea:	42ae      	cmp	r6, r5
 800e0ec:	dc34      	bgt.n	800e158 <__gethex+0x2bc>
 800e0ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e0f2:	2b02      	cmp	r3, #2
 800e0f4:	d022      	beq.n	800e13c <__gethex+0x2a0>
 800e0f6:	2b03      	cmp	r3, #3
 800e0f8:	d024      	beq.n	800e144 <__gethex+0x2a8>
 800e0fa:	2b01      	cmp	r3, #1
 800e0fc:	d115      	bne.n	800e12a <__gethex+0x28e>
 800e0fe:	42ae      	cmp	r6, r5
 800e100:	d113      	bne.n	800e12a <__gethex+0x28e>
 800e102:	2e01      	cmp	r6, #1
 800e104:	d10b      	bne.n	800e11e <__gethex+0x282>
 800e106:	9a02      	ldr	r2, [sp, #8]
 800e108:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e10c:	6013      	str	r3, [r2, #0]
 800e10e:	2301      	movs	r3, #1
 800e110:	6123      	str	r3, [r4, #16]
 800e112:	f8ca 3000 	str.w	r3, [sl]
 800e116:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e118:	2562      	movs	r5, #98	@ 0x62
 800e11a:	601c      	str	r4, [r3, #0]
 800e11c:	e73a      	b.n	800df94 <__gethex+0xf8>
 800e11e:	1e71      	subs	r1, r6, #1
 800e120:	4620      	mov	r0, r4
 800e122:	f7fe fb80 	bl	800c826 <__any_on>
 800e126:	2800      	cmp	r0, #0
 800e128:	d1ed      	bne.n	800e106 <__gethex+0x26a>
 800e12a:	9801      	ldr	r0, [sp, #4]
 800e12c:	4621      	mov	r1, r4
 800e12e:	f7fd ff29 	bl	800bf84 <_Bfree>
 800e132:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e134:	2300      	movs	r3, #0
 800e136:	6013      	str	r3, [r2, #0]
 800e138:	2550      	movs	r5, #80	@ 0x50
 800e13a:	e72b      	b.n	800df94 <__gethex+0xf8>
 800e13c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d1f3      	bne.n	800e12a <__gethex+0x28e>
 800e142:	e7e0      	b.n	800e106 <__gethex+0x26a>
 800e144:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e146:	2b00      	cmp	r3, #0
 800e148:	d1dd      	bne.n	800e106 <__gethex+0x26a>
 800e14a:	e7ee      	b.n	800e12a <__gethex+0x28e>
 800e14c:	0800ee28 	.word	0x0800ee28
 800e150:	0800ecc1 	.word	0x0800ecc1
 800e154:	0800efd6 	.word	0x0800efd6
 800e158:	1e6f      	subs	r7, r5, #1
 800e15a:	f1b9 0f00 	cmp.w	r9, #0
 800e15e:	d130      	bne.n	800e1c2 <__gethex+0x326>
 800e160:	b127      	cbz	r7, 800e16c <__gethex+0x2d0>
 800e162:	4639      	mov	r1, r7
 800e164:	4620      	mov	r0, r4
 800e166:	f7fe fb5e 	bl	800c826 <__any_on>
 800e16a:	4681      	mov	r9, r0
 800e16c:	117a      	asrs	r2, r7, #5
 800e16e:	2301      	movs	r3, #1
 800e170:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e174:	f007 071f 	and.w	r7, r7, #31
 800e178:	40bb      	lsls	r3, r7
 800e17a:	4213      	tst	r3, r2
 800e17c:	4629      	mov	r1, r5
 800e17e:	4620      	mov	r0, r4
 800e180:	bf18      	it	ne
 800e182:	f049 0902 	orrne.w	r9, r9, #2
 800e186:	f7ff fe21 	bl	800ddcc <rshift>
 800e18a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e18e:	1b76      	subs	r6, r6, r5
 800e190:	2502      	movs	r5, #2
 800e192:	f1b9 0f00 	cmp.w	r9, #0
 800e196:	d047      	beq.n	800e228 <__gethex+0x38c>
 800e198:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e19c:	2b02      	cmp	r3, #2
 800e19e:	d015      	beq.n	800e1cc <__gethex+0x330>
 800e1a0:	2b03      	cmp	r3, #3
 800e1a2:	d017      	beq.n	800e1d4 <__gethex+0x338>
 800e1a4:	2b01      	cmp	r3, #1
 800e1a6:	d109      	bne.n	800e1bc <__gethex+0x320>
 800e1a8:	f019 0f02 	tst.w	r9, #2
 800e1ac:	d006      	beq.n	800e1bc <__gethex+0x320>
 800e1ae:	f8da 3000 	ldr.w	r3, [sl]
 800e1b2:	ea49 0903 	orr.w	r9, r9, r3
 800e1b6:	f019 0f01 	tst.w	r9, #1
 800e1ba:	d10e      	bne.n	800e1da <__gethex+0x33e>
 800e1bc:	f045 0510 	orr.w	r5, r5, #16
 800e1c0:	e032      	b.n	800e228 <__gethex+0x38c>
 800e1c2:	f04f 0901 	mov.w	r9, #1
 800e1c6:	e7d1      	b.n	800e16c <__gethex+0x2d0>
 800e1c8:	2501      	movs	r5, #1
 800e1ca:	e7e2      	b.n	800e192 <__gethex+0x2f6>
 800e1cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e1ce:	f1c3 0301 	rsb	r3, r3, #1
 800e1d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e1d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d0f0      	beq.n	800e1bc <__gethex+0x320>
 800e1da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e1de:	f104 0314 	add.w	r3, r4, #20
 800e1e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e1e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e1ea:	f04f 0c00 	mov.w	ip, #0
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1f4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e1f8:	d01b      	beq.n	800e232 <__gethex+0x396>
 800e1fa:	3201      	adds	r2, #1
 800e1fc:	6002      	str	r2, [r0, #0]
 800e1fe:	2d02      	cmp	r5, #2
 800e200:	f104 0314 	add.w	r3, r4, #20
 800e204:	d13c      	bne.n	800e280 <__gethex+0x3e4>
 800e206:	f8d8 2000 	ldr.w	r2, [r8]
 800e20a:	3a01      	subs	r2, #1
 800e20c:	42b2      	cmp	r2, r6
 800e20e:	d109      	bne.n	800e224 <__gethex+0x388>
 800e210:	1171      	asrs	r1, r6, #5
 800e212:	2201      	movs	r2, #1
 800e214:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e218:	f006 061f 	and.w	r6, r6, #31
 800e21c:	fa02 f606 	lsl.w	r6, r2, r6
 800e220:	421e      	tst	r6, r3
 800e222:	d13a      	bne.n	800e29a <__gethex+0x3fe>
 800e224:	f045 0520 	orr.w	r5, r5, #32
 800e228:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e22a:	601c      	str	r4, [r3, #0]
 800e22c:	9b02      	ldr	r3, [sp, #8]
 800e22e:	601f      	str	r7, [r3, #0]
 800e230:	e6b0      	b.n	800df94 <__gethex+0xf8>
 800e232:	4299      	cmp	r1, r3
 800e234:	f843 cc04 	str.w	ip, [r3, #-4]
 800e238:	d8d9      	bhi.n	800e1ee <__gethex+0x352>
 800e23a:	68a3      	ldr	r3, [r4, #8]
 800e23c:	459b      	cmp	fp, r3
 800e23e:	db17      	blt.n	800e270 <__gethex+0x3d4>
 800e240:	6861      	ldr	r1, [r4, #4]
 800e242:	9801      	ldr	r0, [sp, #4]
 800e244:	3101      	adds	r1, #1
 800e246:	f7fd fe5d 	bl	800bf04 <_Balloc>
 800e24a:	4681      	mov	r9, r0
 800e24c:	b918      	cbnz	r0, 800e256 <__gethex+0x3ba>
 800e24e:	4b1a      	ldr	r3, [pc, #104]	@ (800e2b8 <__gethex+0x41c>)
 800e250:	4602      	mov	r2, r0
 800e252:	2184      	movs	r1, #132	@ 0x84
 800e254:	e6c5      	b.n	800dfe2 <__gethex+0x146>
 800e256:	6922      	ldr	r2, [r4, #16]
 800e258:	3202      	adds	r2, #2
 800e25a:	f104 010c 	add.w	r1, r4, #12
 800e25e:	0092      	lsls	r2, r2, #2
 800e260:	300c      	adds	r0, #12
 800e262:	f7fc ffa4 	bl	800b1ae <memcpy>
 800e266:	4621      	mov	r1, r4
 800e268:	9801      	ldr	r0, [sp, #4]
 800e26a:	f7fd fe8b 	bl	800bf84 <_Bfree>
 800e26e:	464c      	mov	r4, r9
 800e270:	6923      	ldr	r3, [r4, #16]
 800e272:	1c5a      	adds	r2, r3, #1
 800e274:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e278:	6122      	str	r2, [r4, #16]
 800e27a:	2201      	movs	r2, #1
 800e27c:	615a      	str	r2, [r3, #20]
 800e27e:	e7be      	b.n	800e1fe <__gethex+0x362>
 800e280:	6922      	ldr	r2, [r4, #16]
 800e282:	455a      	cmp	r2, fp
 800e284:	dd0b      	ble.n	800e29e <__gethex+0x402>
 800e286:	2101      	movs	r1, #1
 800e288:	4620      	mov	r0, r4
 800e28a:	f7ff fd9f 	bl	800ddcc <rshift>
 800e28e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e292:	3701      	adds	r7, #1
 800e294:	42bb      	cmp	r3, r7
 800e296:	f6ff aee0 	blt.w	800e05a <__gethex+0x1be>
 800e29a:	2501      	movs	r5, #1
 800e29c:	e7c2      	b.n	800e224 <__gethex+0x388>
 800e29e:	f016 061f 	ands.w	r6, r6, #31
 800e2a2:	d0fa      	beq.n	800e29a <__gethex+0x3fe>
 800e2a4:	4453      	add	r3, sl
 800e2a6:	f1c6 0620 	rsb	r6, r6, #32
 800e2aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e2ae:	f7fd ff1b 	bl	800c0e8 <__hi0bits>
 800e2b2:	42b0      	cmp	r0, r6
 800e2b4:	dbe7      	blt.n	800e286 <__gethex+0x3ea>
 800e2b6:	e7f0      	b.n	800e29a <__gethex+0x3fe>
 800e2b8:	0800ecc1 	.word	0x0800ecc1

0800e2bc <L_shift>:
 800e2bc:	f1c2 0208 	rsb	r2, r2, #8
 800e2c0:	0092      	lsls	r2, r2, #2
 800e2c2:	b570      	push	{r4, r5, r6, lr}
 800e2c4:	f1c2 0620 	rsb	r6, r2, #32
 800e2c8:	6843      	ldr	r3, [r0, #4]
 800e2ca:	6804      	ldr	r4, [r0, #0]
 800e2cc:	fa03 f506 	lsl.w	r5, r3, r6
 800e2d0:	432c      	orrs	r4, r5
 800e2d2:	40d3      	lsrs	r3, r2
 800e2d4:	6004      	str	r4, [r0, #0]
 800e2d6:	f840 3f04 	str.w	r3, [r0, #4]!
 800e2da:	4288      	cmp	r0, r1
 800e2dc:	d3f4      	bcc.n	800e2c8 <L_shift+0xc>
 800e2de:	bd70      	pop	{r4, r5, r6, pc}

0800e2e0 <__match>:
 800e2e0:	b530      	push	{r4, r5, lr}
 800e2e2:	6803      	ldr	r3, [r0, #0]
 800e2e4:	3301      	adds	r3, #1
 800e2e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e2ea:	b914      	cbnz	r4, 800e2f2 <__match+0x12>
 800e2ec:	6003      	str	r3, [r0, #0]
 800e2ee:	2001      	movs	r0, #1
 800e2f0:	bd30      	pop	{r4, r5, pc}
 800e2f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2f6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e2fa:	2d19      	cmp	r5, #25
 800e2fc:	bf98      	it	ls
 800e2fe:	3220      	addls	r2, #32
 800e300:	42a2      	cmp	r2, r4
 800e302:	d0f0      	beq.n	800e2e6 <__match+0x6>
 800e304:	2000      	movs	r0, #0
 800e306:	e7f3      	b.n	800e2f0 <__match+0x10>

0800e308 <__hexnan>:
 800e308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e30c:	680b      	ldr	r3, [r1, #0]
 800e30e:	6801      	ldr	r1, [r0, #0]
 800e310:	115e      	asrs	r6, r3, #5
 800e312:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e316:	f013 031f 	ands.w	r3, r3, #31
 800e31a:	b087      	sub	sp, #28
 800e31c:	bf18      	it	ne
 800e31e:	3604      	addne	r6, #4
 800e320:	2500      	movs	r5, #0
 800e322:	1f37      	subs	r7, r6, #4
 800e324:	4682      	mov	sl, r0
 800e326:	4690      	mov	r8, r2
 800e328:	9301      	str	r3, [sp, #4]
 800e32a:	f846 5c04 	str.w	r5, [r6, #-4]
 800e32e:	46b9      	mov	r9, r7
 800e330:	463c      	mov	r4, r7
 800e332:	9502      	str	r5, [sp, #8]
 800e334:	46ab      	mov	fp, r5
 800e336:	784a      	ldrb	r2, [r1, #1]
 800e338:	1c4b      	adds	r3, r1, #1
 800e33a:	9303      	str	r3, [sp, #12]
 800e33c:	b342      	cbz	r2, 800e390 <__hexnan+0x88>
 800e33e:	4610      	mov	r0, r2
 800e340:	9105      	str	r1, [sp, #20]
 800e342:	9204      	str	r2, [sp, #16]
 800e344:	f7ff fd94 	bl	800de70 <__hexdig_fun>
 800e348:	2800      	cmp	r0, #0
 800e34a:	d151      	bne.n	800e3f0 <__hexnan+0xe8>
 800e34c:	9a04      	ldr	r2, [sp, #16]
 800e34e:	9905      	ldr	r1, [sp, #20]
 800e350:	2a20      	cmp	r2, #32
 800e352:	d818      	bhi.n	800e386 <__hexnan+0x7e>
 800e354:	9b02      	ldr	r3, [sp, #8]
 800e356:	459b      	cmp	fp, r3
 800e358:	dd13      	ble.n	800e382 <__hexnan+0x7a>
 800e35a:	454c      	cmp	r4, r9
 800e35c:	d206      	bcs.n	800e36c <__hexnan+0x64>
 800e35e:	2d07      	cmp	r5, #7
 800e360:	dc04      	bgt.n	800e36c <__hexnan+0x64>
 800e362:	462a      	mov	r2, r5
 800e364:	4649      	mov	r1, r9
 800e366:	4620      	mov	r0, r4
 800e368:	f7ff ffa8 	bl	800e2bc <L_shift>
 800e36c:	4544      	cmp	r4, r8
 800e36e:	d952      	bls.n	800e416 <__hexnan+0x10e>
 800e370:	2300      	movs	r3, #0
 800e372:	f1a4 0904 	sub.w	r9, r4, #4
 800e376:	f844 3c04 	str.w	r3, [r4, #-4]
 800e37a:	f8cd b008 	str.w	fp, [sp, #8]
 800e37e:	464c      	mov	r4, r9
 800e380:	461d      	mov	r5, r3
 800e382:	9903      	ldr	r1, [sp, #12]
 800e384:	e7d7      	b.n	800e336 <__hexnan+0x2e>
 800e386:	2a29      	cmp	r2, #41	@ 0x29
 800e388:	d157      	bne.n	800e43a <__hexnan+0x132>
 800e38a:	3102      	adds	r1, #2
 800e38c:	f8ca 1000 	str.w	r1, [sl]
 800e390:	f1bb 0f00 	cmp.w	fp, #0
 800e394:	d051      	beq.n	800e43a <__hexnan+0x132>
 800e396:	454c      	cmp	r4, r9
 800e398:	d206      	bcs.n	800e3a8 <__hexnan+0xa0>
 800e39a:	2d07      	cmp	r5, #7
 800e39c:	dc04      	bgt.n	800e3a8 <__hexnan+0xa0>
 800e39e:	462a      	mov	r2, r5
 800e3a0:	4649      	mov	r1, r9
 800e3a2:	4620      	mov	r0, r4
 800e3a4:	f7ff ff8a 	bl	800e2bc <L_shift>
 800e3a8:	4544      	cmp	r4, r8
 800e3aa:	d936      	bls.n	800e41a <__hexnan+0x112>
 800e3ac:	f1a8 0204 	sub.w	r2, r8, #4
 800e3b0:	4623      	mov	r3, r4
 800e3b2:	f853 1b04 	ldr.w	r1, [r3], #4
 800e3b6:	f842 1f04 	str.w	r1, [r2, #4]!
 800e3ba:	429f      	cmp	r7, r3
 800e3bc:	d2f9      	bcs.n	800e3b2 <__hexnan+0xaa>
 800e3be:	1b3b      	subs	r3, r7, r4
 800e3c0:	f023 0303 	bic.w	r3, r3, #3
 800e3c4:	3304      	adds	r3, #4
 800e3c6:	3401      	adds	r4, #1
 800e3c8:	3e03      	subs	r6, #3
 800e3ca:	42b4      	cmp	r4, r6
 800e3cc:	bf88      	it	hi
 800e3ce:	2304      	movhi	r3, #4
 800e3d0:	4443      	add	r3, r8
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	f843 2b04 	str.w	r2, [r3], #4
 800e3d8:	429f      	cmp	r7, r3
 800e3da:	d2fb      	bcs.n	800e3d4 <__hexnan+0xcc>
 800e3dc:	683b      	ldr	r3, [r7, #0]
 800e3de:	b91b      	cbnz	r3, 800e3e8 <__hexnan+0xe0>
 800e3e0:	4547      	cmp	r7, r8
 800e3e2:	d128      	bne.n	800e436 <__hexnan+0x12e>
 800e3e4:	2301      	movs	r3, #1
 800e3e6:	603b      	str	r3, [r7, #0]
 800e3e8:	2005      	movs	r0, #5
 800e3ea:	b007      	add	sp, #28
 800e3ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3f0:	3501      	adds	r5, #1
 800e3f2:	2d08      	cmp	r5, #8
 800e3f4:	f10b 0b01 	add.w	fp, fp, #1
 800e3f8:	dd06      	ble.n	800e408 <__hexnan+0x100>
 800e3fa:	4544      	cmp	r4, r8
 800e3fc:	d9c1      	bls.n	800e382 <__hexnan+0x7a>
 800e3fe:	2300      	movs	r3, #0
 800e400:	f844 3c04 	str.w	r3, [r4, #-4]
 800e404:	2501      	movs	r5, #1
 800e406:	3c04      	subs	r4, #4
 800e408:	6822      	ldr	r2, [r4, #0]
 800e40a:	f000 000f 	and.w	r0, r0, #15
 800e40e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e412:	6020      	str	r0, [r4, #0]
 800e414:	e7b5      	b.n	800e382 <__hexnan+0x7a>
 800e416:	2508      	movs	r5, #8
 800e418:	e7b3      	b.n	800e382 <__hexnan+0x7a>
 800e41a:	9b01      	ldr	r3, [sp, #4]
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d0dd      	beq.n	800e3dc <__hexnan+0xd4>
 800e420:	f1c3 0320 	rsb	r3, r3, #32
 800e424:	f04f 32ff 	mov.w	r2, #4294967295
 800e428:	40da      	lsrs	r2, r3
 800e42a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e42e:	4013      	ands	r3, r2
 800e430:	f846 3c04 	str.w	r3, [r6, #-4]
 800e434:	e7d2      	b.n	800e3dc <__hexnan+0xd4>
 800e436:	3f04      	subs	r7, #4
 800e438:	e7d0      	b.n	800e3dc <__hexnan+0xd4>
 800e43a:	2004      	movs	r0, #4
 800e43c:	e7d5      	b.n	800e3ea <__hexnan+0xe2>

0800e43e <__ascii_mbtowc>:
 800e43e:	b082      	sub	sp, #8
 800e440:	b901      	cbnz	r1, 800e444 <__ascii_mbtowc+0x6>
 800e442:	a901      	add	r1, sp, #4
 800e444:	b142      	cbz	r2, 800e458 <__ascii_mbtowc+0x1a>
 800e446:	b14b      	cbz	r3, 800e45c <__ascii_mbtowc+0x1e>
 800e448:	7813      	ldrb	r3, [r2, #0]
 800e44a:	600b      	str	r3, [r1, #0]
 800e44c:	7812      	ldrb	r2, [r2, #0]
 800e44e:	1e10      	subs	r0, r2, #0
 800e450:	bf18      	it	ne
 800e452:	2001      	movne	r0, #1
 800e454:	b002      	add	sp, #8
 800e456:	4770      	bx	lr
 800e458:	4610      	mov	r0, r2
 800e45a:	e7fb      	b.n	800e454 <__ascii_mbtowc+0x16>
 800e45c:	f06f 0001 	mvn.w	r0, #1
 800e460:	e7f8      	b.n	800e454 <__ascii_mbtowc+0x16>

0800e462 <_realloc_r>:
 800e462:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e466:	4680      	mov	r8, r0
 800e468:	4615      	mov	r5, r2
 800e46a:	460c      	mov	r4, r1
 800e46c:	b921      	cbnz	r1, 800e478 <_realloc_r+0x16>
 800e46e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e472:	4611      	mov	r1, r2
 800e474:	f7fb bdb6 	b.w	8009fe4 <_malloc_r>
 800e478:	b92a      	cbnz	r2, 800e486 <_realloc_r+0x24>
 800e47a:	f7fd fcf9 	bl	800be70 <_free_r>
 800e47e:	2400      	movs	r4, #0
 800e480:	4620      	mov	r0, r4
 800e482:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e486:	f000 f8c4 	bl	800e612 <_malloc_usable_size_r>
 800e48a:	4285      	cmp	r5, r0
 800e48c:	4606      	mov	r6, r0
 800e48e:	d802      	bhi.n	800e496 <_realloc_r+0x34>
 800e490:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e494:	d8f4      	bhi.n	800e480 <_realloc_r+0x1e>
 800e496:	4629      	mov	r1, r5
 800e498:	4640      	mov	r0, r8
 800e49a:	f7fb fda3 	bl	8009fe4 <_malloc_r>
 800e49e:	4607      	mov	r7, r0
 800e4a0:	2800      	cmp	r0, #0
 800e4a2:	d0ec      	beq.n	800e47e <_realloc_r+0x1c>
 800e4a4:	42b5      	cmp	r5, r6
 800e4a6:	462a      	mov	r2, r5
 800e4a8:	4621      	mov	r1, r4
 800e4aa:	bf28      	it	cs
 800e4ac:	4632      	movcs	r2, r6
 800e4ae:	f7fc fe7e 	bl	800b1ae <memcpy>
 800e4b2:	4621      	mov	r1, r4
 800e4b4:	4640      	mov	r0, r8
 800e4b6:	f7fd fcdb 	bl	800be70 <_free_r>
 800e4ba:	463c      	mov	r4, r7
 800e4bc:	e7e0      	b.n	800e480 <_realloc_r+0x1e>

0800e4be <__ascii_wctomb>:
 800e4be:	4603      	mov	r3, r0
 800e4c0:	4608      	mov	r0, r1
 800e4c2:	b141      	cbz	r1, 800e4d6 <__ascii_wctomb+0x18>
 800e4c4:	2aff      	cmp	r2, #255	@ 0xff
 800e4c6:	d904      	bls.n	800e4d2 <__ascii_wctomb+0x14>
 800e4c8:	228a      	movs	r2, #138	@ 0x8a
 800e4ca:	601a      	str	r2, [r3, #0]
 800e4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800e4d0:	4770      	bx	lr
 800e4d2:	700a      	strb	r2, [r1, #0]
 800e4d4:	2001      	movs	r0, #1
 800e4d6:	4770      	bx	lr

0800e4d8 <fiprintf>:
 800e4d8:	b40e      	push	{r1, r2, r3}
 800e4da:	b503      	push	{r0, r1, lr}
 800e4dc:	4601      	mov	r1, r0
 800e4de:	ab03      	add	r3, sp, #12
 800e4e0:	4805      	ldr	r0, [pc, #20]	@ (800e4f8 <fiprintf+0x20>)
 800e4e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4e6:	6800      	ldr	r0, [r0, #0]
 800e4e8:	9301      	str	r3, [sp, #4]
 800e4ea:	f7ff f9c5 	bl	800d878 <_vfiprintf_r>
 800e4ee:	b002      	add	sp, #8
 800e4f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4f4:	b003      	add	sp, #12
 800e4f6:	4770      	bx	lr
 800e4f8:	2000008c 	.word	0x2000008c

0800e4fc <__swhatbuf_r>:
 800e4fc:	b570      	push	{r4, r5, r6, lr}
 800e4fe:	460c      	mov	r4, r1
 800e500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e504:	2900      	cmp	r1, #0
 800e506:	b096      	sub	sp, #88	@ 0x58
 800e508:	4615      	mov	r5, r2
 800e50a:	461e      	mov	r6, r3
 800e50c:	da0d      	bge.n	800e52a <__swhatbuf_r+0x2e>
 800e50e:	89a3      	ldrh	r3, [r4, #12]
 800e510:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e514:	f04f 0100 	mov.w	r1, #0
 800e518:	bf14      	ite	ne
 800e51a:	2340      	movne	r3, #64	@ 0x40
 800e51c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e520:	2000      	movs	r0, #0
 800e522:	6031      	str	r1, [r6, #0]
 800e524:	602b      	str	r3, [r5, #0]
 800e526:	b016      	add	sp, #88	@ 0x58
 800e528:	bd70      	pop	{r4, r5, r6, pc}
 800e52a:	466a      	mov	r2, sp
 800e52c:	f000 f848 	bl	800e5c0 <_fstat_r>
 800e530:	2800      	cmp	r0, #0
 800e532:	dbec      	blt.n	800e50e <__swhatbuf_r+0x12>
 800e534:	9901      	ldr	r1, [sp, #4]
 800e536:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e53a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e53e:	4259      	negs	r1, r3
 800e540:	4159      	adcs	r1, r3
 800e542:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e546:	e7eb      	b.n	800e520 <__swhatbuf_r+0x24>

0800e548 <__smakebuf_r>:
 800e548:	898b      	ldrh	r3, [r1, #12]
 800e54a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e54c:	079d      	lsls	r5, r3, #30
 800e54e:	4606      	mov	r6, r0
 800e550:	460c      	mov	r4, r1
 800e552:	d507      	bpl.n	800e564 <__smakebuf_r+0x1c>
 800e554:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e558:	6023      	str	r3, [r4, #0]
 800e55a:	6123      	str	r3, [r4, #16]
 800e55c:	2301      	movs	r3, #1
 800e55e:	6163      	str	r3, [r4, #20]
 800e560:	b003      	add	sp, #12
 800e562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e564:	ab01      	add	r3, sp, #4
 800e566:	466a      	mov	r2, sp
 800e568:	f7ff ffc8 	bl	800e4fc <__swhatbuf_r>
 800e56c:	9f00      	ldr	r7, [sp, #0]
 800e56e:	4605      	mov	r5, r0
 800e570:	4639      	mov	r1, r7
 800e572:	4630      	mov	r0, r6
 800e574:	f7fb fd36 	bl	8009fe4 <_malloc_r>
 800e578:	b948      	cbnz	r0, 800e58e <__smakebuf_r+0x46>
 800e57a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e57e:	059a      	lsls	r2, r3, #22
 800e580:	d4ee      	bmi.n	800e560 <__smakebuf_r+0x18>
 800e582:	f023 0303 	bic.w	r3, r3, #3
 800e586:	f043 0302 	orr.w	r3, r3, #2
 800e58a:	81a3      	strh	r3, [r4, #12]
 800e58c:	e7e2      	b.n	800e554 <__smakebuf_r+0xc>
 800e58e:	89a3      	ldrh	r3, [r4, #12]
 800e590:	6020      	str	r0, [r4, #0]
 800e592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e596:	81a3      	strh	r3, [r4, #12]
 800e598:	9b01      	ldr	r3, [sp, #4]
 800e59a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e59e:	b15b      	cbz	r3, 800e5b8 <__smakebuf_r+0x70>
 800e5a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e5a4:	4630      	mov	r0, r6
 800e5a6:	f000 f81d 	bl	800e5e4 <_isatty_r>
 800e5aa:	b128      	cbz	r0, 800e5b8 <__smakebuf_r+0x70>
 800e5ac:	89a3      	ldrh	r3, [r4, #12]
 800e5ae:	f023 0303 	bic.w	r3, r3, #3
 800e5b2:	f043 0301 	orr.w	r3, r3, #1
 800e5b6:	81a3      	strh	r3, [r4, #12]
 800e5b8:	89a3      	ldrh	r3, [r4, #12]
 800e5ba:	431d      	orrs	r5, r3
 800e5bc:	81a5      	strh	r5, [r4, #12]
 800e5be:	e7cf      	b.n	800e560 <__smakebuf_r+0x18>

0800e5c0 <_fstat_r>:
 800e5c0:	b538      	push	{r3, r4, r5, lr}
 800e5c2:	4d07      	ldr	r5, [pc, #28]	@ (800e5e0 <_fstat_r+0x20>)
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	4604      	mov	r4, r0
 800e5c8:	4608      	mov	r0, r1
 800e5ca:	4611      	mov	r1, r2
 800e5cc:	602b      	str	r3, [r5, #0]
 800e5ce:	f7f4 fcef 	bl	8002fb0 <_fstat>
 800e5d2:	1c43      	adds	r3, r0, #1
 800e5d4:	d102      	bne.n	800e5dc <_fstat_r+0x1c>
 800e5d6:	682b      	ldr	r3, [r5, #0]
 800e5d8:	b103      	cbz	r3, 800e5dc <_fstat_r+0x1c>
 800e5da:	6023      	str	r3, [r4, #0]
 800e5dc:	bd38      	pop	{r3, r4, r5, pc}
 800e5de:	bf00      	nop
 800e5e0:	20000990 	.word	0x20000990

0800e5e4 <_isatty_r>:
 800e5e4:	b538      	push	{r3, r4, r5, lr}
 800e5e6:	4d06      	ldr	r5, [pc, #24]	@ (800e600 <_isatty_r+0x1c>)
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	4604      	mov	r4, r0
 800e5ec:	4608      	mov	r0, r1
 800e5ee:	602b      	str	r3, [r5, #0]
 800e5f0:	f7f4 fcee 	bl	8002fd0 <_isatty>
 800e5f4:	1c43      	adds	r3, r0, #1
 800e5f6:	d102      	bne.n	800e5fe <_isatty_r+0x1a>
 800e5f8:	682b      	ldr	r3, [r5, #0]
 800e5fa:	b103      	cbz	r3, 800e5fe <_isatty_r+0x1a>
 800e5fc:	6023      	str	r3, [r4, #0]
 800e5fe:	bd38      	pop	{r3, r4, r5, pc}
 800e600:	20000990 	.word	0x20000990

0800e604 <abort>:
 800e604:	b508      	push	{r3, lr}
 800e606:	2006      	movs	r0, #6
 800e608:	f000 f834 	bl	800e674 <raise>
 800e60c:	2001      	movs	r0, #1
 800e60e:	f7f4 fc7f 	bl	8002f10 <_exit>

0800e612 <_malloc_usable_size_r>:
 800e612:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e616:	1f18      	subs	r0, r3, #4
 800e618:	2b00      	cmp	r3, #0
 800e61a:	bfbc      	itt	lt
 800e61c:	580b      	ldrlt	r3, [r1, r0]
 800e61e:	18c0      	addlt	r0, r0, r3
 800e620:	4770      	bx	lr

0800e622 <_raise_r>:
 800e622:	291f      	cmp	r1, #31
 800e624:	b538      	push	{r3, r4, r5, lr}
 800e626:	4605      	mov	r5, r0
 800e628:	460c      	mov	r4, r1
 800e62a:	d904      	bls.n	800e636 <_raise_r+0x14>
 800e62c:	2316      	movs	r3, #22
 800e62e:	6003      	str	r3, [r0, #0]
 800e630:	f04f 30ff 	mov.w	r0, #4294967295
 800e634:	bd38      	pop	{r3, r4, r5, pc}
 800e636:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e638:	b112      	cbz	r2, 800e640 <_raise_r+0x1e>
 800e63a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e63e:	b94b      	cbnz	r3, 800e654 <_raise_r+0x32>
 800e640:	4628      	mov	r0, r5
 800e642:	f000 f831 	bl	800e6a8 <_getpid_r>
 800e646:	4622      	mov	r2, r4
 800e648:	4601      	mov	r1, r0
 800e64a:	4628      	mov	r0, r5
 800e64c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e650:	f000 b818 	b.w	800e684 <_kill_r>
 800e654:	2b01      	cmp	r3, #1
 800e656:	d00a      	beq.n	800e66e <_raise_r+0x4c>
 800e658:	1c59      	adds	r1, r3, #1
 800e65a:	d103      	bne.n	800e664 <_raise_r+0x42>
 800e65c:	2316      	movs	r3, #22
 800e65e:	6003      	str	r3, [r0, #0]
 800e660:	2001      	movs	r0, #1
 800e662:	e7e7      	b.n	800e634 <_raise_r+0x12>
 800e664:	2100      	movs	r1, #0
 800e666:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e66a:	4620      	mov	r0, r4
 800e66c:	4798      	blx	r3
 800e66e:	2000      	movs	r0, #0
 800e670:	e7e0      	b.n	800e634 <_raise_r+0x12>
	...

0800e674 <raise>:
 800e674:	4b02      	ldr	r3, [pc, #8]	@ (800e680 <raise+0xc>)
 800e676:	4601      	mov	r1, r0
 800e678:	6818      	ldr	r0, [r3, #0]
 800e67a:	f7ff bfd2 	b.w	800e622 <_raise_r>
 800e67e:	bf00      	nop
 800e680:	2000008c 	.word	0x2000008c

0800e684 <_kill_r>:
 800e684:	b538      	push	{r3, r4, r5, lr}
 800e686:	4d07      	ldr	r5, [pc, #28]	@ (800e6a4 <_kill_r+0x20>)
 800e688:	2300      	movs	r3, #0
 800e68a:	4604      	mov	r4, r0
 800e68c:	4608      	mov	r0, r1
 800e68e:	4611      	mov	r1, r2
 800e690:	602b      	str	r3, [r5, #0]
 800e692:	f7f4 fc2d 	bl	8002ef0 <_kill>
 800e696:	1c43      	adds	r3, r0, #1
 800e698:	d102      	bne.n	800e6a0 <_kill_r+0x1c>
 800e69a:	682b      	ldr	r3, [r5, #0]
 800e69c:	b103      	cbz	r3, 800e6a0 <_kill_r+0x1c>
 800e69e:	6023      	str	r3, [r4, #0]
 800e6a0:	bd38      	pop	{r3, r4, r5, pc}
 800e6a2:	bf00      	nop
 800e6a4:	20000990 	.word	0x20000990

0800e6a8 <_getpid_r>:
 800e6a8:	f7f4 bc1a 	b.w	8002ee0 <_getpid>

0800e6ac <log10f>:
 800e6ac:	b508      	push	{r3, lr}
 800e6ae:	ed2d 8b02 	vpush	{d8}
 800e6b2:	eeb0 8a40 	vmov.f32	s16, s0
 800e6b6:	f000 f827 	bl	800e708 <__ieee754_log10f>
 800e6ba:	eeb4 8a48 	vcmp.f32	s16, s16
 800e6be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6c2:	d60f      	bvs.n	800e6e4 <log10f+0x38>
 800e6c4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e6c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6cc:	d80a      	bhi.n	800e6e4 <log10f+0x38>
 800e6ce:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e6d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6d6:	d108      	bne.n	800e6ea <log10f+0x3e>
 800e6d8:	f7fc fd3c 	bl	800b154 <__errno>
 800e6dc:	2322      	movs	r3, #34	@ 0x22
 800e6de:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e700 <log10f+0x54>
 800e6e2:	6003      	str	r3, [r0, #0]
 800e6e4:	ecbd 8b02 	vpop	{d8}
 800e6e8:	bd08      	pop	{r3, pc}
 800e6ea:	f7fc fd33 	bl	800b154 <__errno>
 800e6ee:	ecbd 8b02 	vpop	{d8}
 800e6f2:	2321      	movs	r3, #33	@ 0x21
 800e6f4:	6003      	str	r3, [r0, #0]
 800e6f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e6fa:	4802      	ldr	r0, [pc, #8]	@ (800e704 <log10f+0x58>)
 800e6fc:	f7fc bd66 	b.w	800b1cc <nanf>
 800e700:	ff800000 	.word	0xff800000
 800e704:	0800efd5 	.word	0x0800efd5

0800e708 <__ieee754_log10f>:
 800e708:	b508      	push	{r3, lr}
 800e70a:	ee10 3a10 	vmov	r3, s0
 800e70e:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e712:	ed2d 8b02 	vpush	{d8}
 800e716:	d108      	bne.n	800e72a <__ieee754_log10f+0x22>
 800e718:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800e7a0 <__ieee754_log10f+0x98>
 800e71c:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800e7a4 <__ieee754_log10f+0x9c>
 800e720:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800e724:	ecbd 8b02 	vpop	{d8}
 800e728:	bd08      	pop	{r3, pc}
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	461a      	mov	r2, r3
 800e72e:	da02      	bge.n	800e736 <__ieee754_log10f+0x2e>
 800e730:	ee30 7a40 	vsub.f32	s14, s0, s0
 800e734:	e7f2      	b.n	800e71c <__ieee754_log10f+0x14>
 800e736:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e73a:	db02      	blt.n	800e742 <__ieee754_log10f+0x3a>
 800e73c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e740:	e7f0      	b.n	800e724 <__ieee754_log10f+0x1c>
 800e742:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e746:	bfbf      	itttt	lt
 800e748:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 800e7a8 <__ieee754_log10f+0xa0>
 800e74c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800e750:	f06f 0118 	mvnlt.w	r1, #24
 800e754:	ee17 2a90 	vmovlt	r2, s15
 800e758:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800e75c:	bfa8      	it	ge
 800e75e:	2100      	movge	r1, #0
 800e760:	3b7f      	subs	r3, #127	@ 0x7f
 800e762:	440b      	add	r3, r1
 800e764:	0fd9      	lsrs	r1, r3, #31
 800e766:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800e76a:	ee07 3a90 	vmov	s15, r3
 800e76e:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e772:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 800e776:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800e77a:	ee00 3a10 	vmov	s0, r3
 800e77e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800e782:	f000 f819 	bl	800e7b8 <__ieee754_logf>
 800e786:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e7ac <__ieee754_log10f+0xa4>
 800e78a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e78e:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e7b0 <__ieee754_log10f+0xa8>
 800e792:	eea8 0a27 	vfma.f32	s0, s16, s15
 800e796:	eddf 7a07 	vldr	s15, [pc, #28]	@ 800e7b4 <__ieee754_log10f+0xac>
 800e79a:	eea8 0a27 	vfma.f32	s0, s16, s15
 800e79e:	e7c1      	b.n	800e724 <__ieee754_log10f+0x1c>
 800e7a0:	cc000000 	.word	0xcc000000
 800e7a4:	00000000 	.word	0x00000000
 800e7a8:	4c000000 	.word	0x4c000000
 800e7ac:	3ede5bd9 	.word	0x3ede5bd9
 800e7b0:	355427db 	.word	0x355427db
 800e7b4:	3e9a2080 	.word	0x3e9a2080

0800e7b8 <__ieee754_logf>:
 800e7b8:	ee10 3a10 	vmov	r3, s0
 800e7bc:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e7c0:	d106      	bne.n	800e7d0 <__ieee754_logf+0x18>
 800e7c2:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800e95c <__ieee754_logf+0x1a4>
 800e7c6:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800e960 <__ieee754_logf+0x1a8>
 800e7ca:	ee87 0a27 	vdiv.f32	s0, s14, s15
 800e7ce:	4770      	bx	lr
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	461a      	mov	r2, r3
 800e7d4:	da02      	bge.n	800e7dc <__ieee754_logf+0x24>
 800e7d6:	ee30 7a40 	vsub.f32	s14, s0, s0
 800e7da:	e7f4      	b.n	800e7c6 <__ieee754_logf+0xe>
 800e7dc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e7e0:	db02      	blt.n	800e7e8 <__ieee754_logf+0x30>
 800e7e2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e7e6:	4770      	bx	lr
 800e7e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e7ec:	bfb8      	it	lt
 800e7ee:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 800e964 <__ieee754_logf+0x1ac>
 800e7f2:	485d      	ldr	r0, [pc, #372]	@ (800e968 <__ieee754_logf+0x1b0>)
 800e7f4:	bfbe      	ittt	lt
 800e7f6:	ee60 7a27 	vmullt.f32	s15, s0, s15
 800e7fa:	f06f 0118 	mvnlt.w	r1, #24
 800e7fe:	ee17 2a90 	vmovlt	r2, s15
 800e802:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800e806:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e80a:	4410      	add	r0, r2
 800e80c:	bfa8      	it	ge
 800e80e:	2100      	movge	r1, #0
 800e810:	3b7f      	subs	r3, #127	@ 0x7f
 800e812:	440b      	add	r3, r1
 800e814:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 800e818:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 800e81c:	4311      	orrs	r1, r2
 800e81e:	ee00 1a10 	vmov	s0, r1
 800e822:	4952      	ldr	r1, [pc, #328]	@ (800e96c <__ieee754_logf+0x1b4>)
 800e824:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 800e828:	f102 000f 	add.w	r0, r2, #15
 800e82c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e830:	4001      	ands	r1, r0
 800e832:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e836:	bb89      	cbnz	r1, 800e89c <__ieee754_logf+0xe4>
 800e838:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800e83c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e840:	d10f      	bne.n	800e862 <__ieee754_logf+0xaa>
 800e842:	2b00      	cmp	r3, #0
 800e844:	f000 8087 	beq.w	800e956 <__ieee754_logf+0x19e>
 800e848:	ee07 3a90 	vmov	s15, r3
 800e84c:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800e970 <__ieee754_logf+0x1b8>
 800e850:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800e974 <__ieee754_logf+0x1bc>
 800e854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e858:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e85c:	eea7 0a87 	vfma.f32	s0, s15, s14
 800e860:	4770      	bx	lr
 800e862:	eddf 6a45 	vldr	s13, [pc, #276]	@ 800e978 <__ieee754_logf+0x1c0>
 800e866:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e86a:	eee0 7a66 	vfms.f32	s15, s0, s13
 800e86e:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e872:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e876:	b913      	cbnz	r3, 800e87e <__ieee754_logf+0xc6>
 800e878:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e87c:	4770      	bx	lr
 800e87e:	ee07 3a90 	vmov	s15, r3
 800e882:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800e970 <__ieee754_logf+0x1b8>
 800e886:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e88a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800e88e:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e892:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800e974 <__ieee754_logf+0x1bc>
 800e896:	ee97 0a87 	vfnms.f32	s0, s15, s14
 800e89a:	4770      	bx	lr
 800e89c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800e8a0:	ee70 7a27 	vadd.f32	s15, s0, s15
 800e8a4:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800e97c <__ieee754_logf+0x1c4>
 800e8a8:	eddf 4a35 	vldr	s9, [pc, #212]	@ 800e980 <__ieee754_logf+0x1c8>
 800e8ac:	4935      	ldr	r1, [pc, #212]	@ (800e984 <__ieee754_logf+0x1cc>)
 800e8ae:	ee80 6a27 	vdiv.f32	s12, s0, s15
 800e8b2:	4411      	add	r1, r2
 800e8b4:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 800e8b8:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 800e8bc:	430a      	orrs	r2, r1
 800e8be:	2a00      	cmp	r2, #0
 800e8c0:	ee07 3a90 	vmov	s15, r3
 800e8c4:	ee26 5a06 	vmul.f32	s10, s12, s12
 800e8c8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800e8cc:	ee25 7a05 	vmul.f32	s14, s10, s10
 800e8d0:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 800e988 <__ieee754_logf+0x1d0>
 800e8d4:	eee7 7a25 	vfma.f32	s15, s14, s11
 800e8d8:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 800e98c <__ieee754_logf+0x1d4>
 800e8dc:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e8e0:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 800e990 <__ieee754_logf+0x1d8>
 800e8e4:	eee7 7a24 	vfma.f32	s15, s14, s9
 800e8e8:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 800e994 <__ieee754_logf+0x1dc>
 800e8ec:	eee7 4a87 	vfma.f32	s9, s15, s14
 800e8f0:	eddf 7a29 	vldr	s15, [pc, #164]	@ 800e998 <__ieee754_logf+0x1e0>
 800e8f4:	eee4 7a87 	vfma.f32	s15, s9, s14
 800e8f8:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e8fc:	eee5 7a87 	vfma.f32	s15, s11, s14
 800e900:	dd1a      	ble.n	800e938 <__ieee754_logf+0x180>
 800e902:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800e906:	ee20 7a07 	vmul.f32	s14, s0, s14
 800e90a:	ee27 7a00 	vmul.f32	s14, s14, s0
 800e90e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e912:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e916:	b913      	cbnz	r3, 800e91e <__ieee754_logf+0x166>
 800e918:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e91c:	e7ac      	b.n	800e878 <__ieee754_logf+0xc0>
 800e91e:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800e970 <__ieee754_logf+0x1b8>
 800e922:	eee6 7a86 	vfma.f32	s15, s13, s12
 800e926:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e92a:	ee37 0a40 	vsub.f32	s0, s14, s0
 800e92e:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800e974 <__ieee754_logf+0x1bc>
 800e932:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 800e936:	4770      	bx	lr
 800e938:	ee70 7a67 	vsub.f32	s15, s0, s15
 800e93c:	ee67 7a86 	vmul.f32	s15, s15, s12
 800e940:	b913      	cbnz	r3, 800e948 <__ieee754_logf+0x190>
 800e942:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e946:	4770      	bx	lr
 800e948:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800e970 <__ieee754_logf+0x1b8>
 800e94c:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800e950:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800e954:	e7eb      	b.n	800e92e <__ieee754_logf+0x176>
 800e956:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800e960 <__ieee754_logf+0x1a8>
 800e95a:	4770      	bx	lr
 800e95c:	cc000000 	.word	0xcc000000
 800e960:	00000000 	.word	0x00000000
 800e964:	4c000000 	.word	0x4c000000
 800e968:	004afb20 	.word	0x004afb20
 800e96c:	007ffff0 	.word	0x007ffff0
 800e970:	3717f7d1 	.word	0x3717f7d1
 800e974:	3f317180 	.word	0x3f317180
 800e978:	3eaaaaab 	.word	0x3eaaaaab
 800e97c:	3e1cd04f 	.word	0x3e1cd04f
 800e980:	3e178897 	.word	0x3e178897
 800e984:	ffcf5c30 	.word	0xffcf5c30
 800e988:	3e638e29 	.word	0x3e638e29
 800e98c:	3ecccccd 	.word	0x3ecccccd
 800e990:	3e3a3325 	.word	0x3e3a3325
 800e994:	3e924925 	.word	0x3e924925
 800e998:	3f2aaaab 	.word	0x3f2aaaab

0800e99c <_init>:
 800e99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e99e:	bf00      	nop
 800e9a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9a2:	bc08      	pop	{r3}
 800e9a4:	469e      	mov	lr, r3
 800e9a6:	4770      	bx	lr

0800e9a8 <_fini>:
 800e9a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9aa:	bf00      	nop
 800e9ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9ae:	bc08      	pop	{r3}
 800e9b0:	469e      	mov	lr, r3
 800e9b2:	4770      	bx	lr
