{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618286341741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618286341745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 23:59:01 2021 " "Processing started: Mon Apr 12 23:59:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618286341745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286341745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286341745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618286342007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618286342007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file instructions_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions " "Found entity 1: instructions" {  } { { "instructions_bb.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618286347802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_parser " "Found entity 1: instruction_parser" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618286347803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START tiny_risc_v.v(4) " "Verilog HDL Declaration information at tiny_risc_v.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618286347805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE tiny_risc_v.v(5) " "Verilog HDL Declaration information at tiny_risc_v.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618286347805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file tiny_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_risc_v " "Found entity 1: tiny_risc_v" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618286347805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347805 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instructions.v " "Can't analyze file -- file instructions.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1618286347808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618286347809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618286347810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618286347812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618286347813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode tiny_risc_v.v(56) " "Verilog HDL Implicit Net warning at tiny_risc_v.v(56): created implicit net for \"opcode\"" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618286347813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tiny_risc_v " "Elaborating entity \"tiny_risc_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618286347838 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tiny_risc_v.v(83) " "Verilog HDL Case Statement warning at tiny_risc_v.v(83): incomplete case statement has no default case item" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 83 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1618286347841 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS tiny_risc_v.v(83) " "Verilog HDL Always Construct warning at tiny_risc_v.v(83): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347841 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tiny_risc_v.v(147) " "Verilog HDL assignment warning at tiny_risc_v.v(147): truncated value with size 32 to match size of target (1)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618286347841 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tiny_risc_v.v(151) " "Verilog HDL Case Statement warning at tiny_risc_v.v(151): case item expression never matches the case expression" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 151 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1618286347841 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "tiny_risc_v.v(201) " "Verilog HDL Case Statement warning at tiny_risc_v.v(201): case item expression never matches the case expression" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 201 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1618286347841 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] tiny_risc_v.v(83) " "Inferred latch for \"NS\[0\]\" at tiny_risc_v.v(83)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347847 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] tiny_risc_v.v(83) " "Inferred latch for \"NS\[1\]\" at tiny_risc_v.v(83)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347847 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] tiny_risc_v.v(83) " "Inferred latch for \"NS\[2\]\" at tiny_risc_v.v(83)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347847 "|tiny_risc_v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions instructions:instruction_from_memory " "Elaborating entity \"instructions\" for hierarchy \"instructions:instruction_from_memory\"" {  } { { "tiny_risc_v.v" "instruction_from_memory" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618286347860 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q instructions_bb.v(46) " "Output port \"q\" at instructions_bb.v(46) has no driver" {  } { { "instructions_bb.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions_bb.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1618286347861 "|tiny_risc_v|instructions:instruction_from_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_parser instruction_parser:iparse " "Elaborating entity \"instruction_parser\" for hierarchy \"instruction_parser:iparse\"" {  } { { "tiny_risc_v.v" "iparse" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618286347861 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct7 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"funct7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"s2\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "de instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"de\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i7 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"i7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i5 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"i5\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i12 instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"i12\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address instruction_parser.v(19) " "Verilog HDL Always Construct warning at instruction_parser.v(19): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[0\] instruction_parser.v(46) " "Inferred latch for \"de\[0\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[1\] instruction_parser.v(46) " "Inferred latch for \"de\[1\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[2\] instruction_parser.v(46) " "Inferred latch for \"de\[2\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[3\] instruction_parser.v(46) " "Inferred latch for \"de\[3\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[4\] instruction_parser.v(46) " "Inferred latch for \"de\[4\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] instruction_parser.v(46) " "Inferred latch for \"address\[0\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] instruction_parser.v(46) " "Inferred latch for \"address\[1\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] instruction_parser.v(46) " "Inferred latch for \"address\[2\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] instruction_parser.v(46) " "Inferred latch for \"address\[3\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] instruction_parser.v(46) " "Inferred latch for \"address\[4\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] instruction_parser.v(46) " "Inferred latch for \"address\[5\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] instruction_parser.v(46) " "Inferred latch for \"address\[6\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] instruction_parser.v(46) " "Inferred latch for \"address\[7\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] instruction_parser.v(46) " "Inferred latch for \"address\[8\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347863 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] instruction_parser.v(46) " "Inferred latch for \"address\[9\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] instruction_parser.v(46) " "Inferred latch for \"address\[10\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] instruction_parser.v(46) " "Inferred latch for \"address\[11\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] instruction_parser.v(46) " "Inferred latch for \"address\[12\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] instruction_parser.v(46) " "Inferred latch for \"address\[13\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] instruction_parser.v(46) " "Inferred latch for \"address\[14\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] instruction_parser.v(46) " "Inferred latch for \"address\[15\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] instruction_parser.v(46) " "Inferred latch for \"address\[16\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] instruction_parser.v(46) " "Inferred latch for \"address\[17\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] instruction_parser.v(46) " "Inferred latch for \"address\[18\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[19\] instruction_parser.v(46) " "Inferred latch for \"address\[19\]\" at instruction_parser.v(46)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[0\] instruction_parser.v(39) " "Inferred latch for \"i5\[0\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[1\] instruction_parser.v(39) " "Inferred latch for \"i5\[1\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[2\] instruction_parser.v(39) " "Inferred latch for \"i5\[2\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[3\] instruction_parser.v(39) " "Inferred latch for \"i5\[3\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[4\] instruction_parser.v(39) " "Inferred latch for \"i5\[4\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[0\] instruction_parser.v(39) " "Inferred latch for \"s1\[0\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[1\] instruction_parser.v(39) " "Inferred latch for \"s1\[1\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[2\] instruction_parser.v(39) " "Inferred latch for \"s1\[2\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[3\] instruction_parser.v(39) " "Inferred latch for \"s1\[3\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[4\] instruction_parser.v(39) " "Inferred latch for \"s1\[4\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[0\] instruction_parser.v(39) " "Inferred latch for \"s2\[0\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[1\] instruction_parser.v(39) " "Inferred latch for \"s2\[1\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[2\] instruction_parser.v(39) " "Inferred latch for \"s2\[2\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[3\] instruction_parser.v(39) " "Inferred latch for \"s2\[3\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[4\] instruction_parser.v(39) " "Inferred latch for \"s2\[4\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[0\] instruction_parser.v(39) " "Inferred latch for \"i7\[0\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[1\] instruction_parser.v(39) " "Inferred latch for \"i7\[1\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[2\] instruction_parser.v(39) " "Inferred latch for \"i7\[2\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[3\] instruction_parser.v(39) " "Inferred latch for \"i7\[3\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[4\] instruction_parser.v(39) " "Inferred latch for \"i7\[4\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[5\] instruction_parser.v(39) " "Inferred latch for \"i7\[5\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[6\] instruction_parser.v(39) " "Inferred latch for \"i7\[6\]\" at instruction_parser.v(39)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347864 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[0\] instruction_parser.v(33) " "Inferred latch for \"i12\[0\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[1\] instruction_parser.v(33) " "Inferred latch for \"i12\[1\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[2\] instruction_parser.v(33) " "Inferred latch for \"i12\[2\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[3\] instruction_parser.v(33) " "Inferred latch for \"i12\[3\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[4\] instruction_parser.v(33) " "Inferred latch for \"i12\[4\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[5\] instruction_parser.v(33) " "Inferred latch for \"i12\[5\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[6\] instruction_parser.v(33) " "Inferred latch for \"i12\[6\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[7\] instruction_parser.v(33) " "Inferred latch for \"i12\[7\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[8\] instruction_parser.v(33) " "Inferred latch for \"i12\[8\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[9\] instruction_parser.v(33) " "Inferred latch for \"i12\[9\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[10\] instruction_parser.v(33) " "Inferred latch for \"i12\[10\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[11\] instruction_parser.v(33) " "Inferred latch for \"i12\[11\]\" at instruction_parser.v(33)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] instruction_parser.v(19) " "Inferred latch for \"funct7\[0\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] instruction_parser.v(19) " "Inferred latch for \"funct7\[1\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] instruction_parser.v(19) " "Inferred latch for \"funct7\[2\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] instruction_parser.v(19) " "Inferred latch for \"funct7\[3\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] instruction_parser.v(19) " "Inferred latch for \"funct7\[4\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] instruction_parser.v(19) " "Inferred latch for \"funct7\[5\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] instruction_parser.v(19) " "Inferred latch for \"funct7\[6\]\" at instruction_parser.v(19)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347865 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"alu:my_alu\"" {  } { { "tiny_risc_v.v" "my_alu" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618286347866 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(47) " "Verilog HDL Case Statement warning at alu.v(47): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AUIPCim alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"AUIPCim\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(36) " "Inferred latch for \"result\[0\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(36) " "Inferred latch for \"result\[1\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(36) " "Inferred latch for \"result\[2\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(36) " "Inferred latch for \"result\[3\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(36) " "Inferred latch for \"result\[4\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(36) " "Inferred latch for \"result\[5\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(36) " "Inferred latch for \"result\[6\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347867 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(36) " "Inferred latch for \"result\[7\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(36) " "Inferred latch for \"result\[8\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(36) " "Inferred latch for \"result\[9\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(36) " "Inferred latch for \"result\[10\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(36) " "Inferred latch for \"result\[11\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(36) " "Inferred latch for \"result\[12\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(36) " "Inferred latch for \"result\[13\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(36) " "Inferred latch for \"result\[14\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(36) " "Inferred latch for \"result\[15\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(36) " "Inferred latch for \"result\[16\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(36) " "Inferred latch for \"result\[17\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(36) " "Inferred latch for \"result\[18\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(36) " "Inferred latch for \"result\[19\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(36) " "Inferred latch for \"result\[20\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(36) " "Inferred latch for \"result\[21\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(36) " "Inferred latch for \"result\[22\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(36) " "Inferred latch for \"result\[23\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(36) " "Inferred latch for \"result\[24\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(36) " "Inferred latch for \"result\[25\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(36) " "Inferred latch for \"result\[26\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(36) " "Inferred latch for \"result\[27\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(36) " "Inferred latch for \"result\[28\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(36) " "Inferred latch for \"result\[29\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(36) " "Inferred latch for \"result\[30\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(36) " "Inferred latch for \"result\[31\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286347868 "|tiny_risc_v|alu:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register " "Elaborating entity \"register_file\" for hierarchy \"register_file:register\"" {  } { { "tiny_risc_v.v" "register" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618286347869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 32 register_file.v(41) " "Verilog HDL assignment warning at register_file.v(41): truncated value with size 39 to match size of target (32)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618286347874 "|tiny_risc_v|register_file:register"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 32 register_file.v(76) " "Verilog HDL assignment warning at register_file.v(76): truncated value with size 39 to match size of target (32)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618286347874 "|tiny_risc_v|register_file:register"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 register_file.v(119) " "Verilog HDL assignment warning at register_file.v(119): truncated value with size 32 to match size of target (26)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618286347874 "|tiny_risc_v|register_file:register"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1618286348289 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[0\] GND " "Pin \"rr1\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[1\] GND " "Pin \"rr1\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[2\] GND " "Pin \"rr1\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[3\] GND " "Pin \"rr1\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr1\[4\] GND " "Pin \"rr1\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[0\] GND " "Pin \"rr2\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[1\] GND " "Pin \"rr2\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[2\] GND " "Pin \"rr2\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[3\] GND " "Pin \"rr2\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rr2\[4\] GND " "Pin \"rr2\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rr2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[0\] GND " "Pin \"wr\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[1\] GND " "Pin \"wr\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[2\] GND " "Pin \"wr\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[3\] GND " "Pin \"wr\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wr\[4\] GND " "Pin \"wr\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[0\] GND " "Pin \"rd1\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[1\] GND " "Pin \"rd1\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[2\] GND " "Pin \"rd1\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[3\] GND " "Pin \"rd1\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[4\] GND " "Pin \"rd1\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[5\] GND " "Pin \"rd1\[5\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[6\] GND " "Pin \"rd1\[6\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[7\] GND " "Pin \"rd1\[7\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[8\] GND " "Pin \"rd1\[8\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[9\] GND " "Pin \"rd1\[9\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[10\] GND " "Pin \"rd1\[10\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[11\] GND " "Pin \"rd1\[11\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[12\] GND " "Pin \"rd1\[12\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[13\] GND " "Pin \"rd1\[13\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[14\] GND " "Pin \"rd1\[14\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[15\] GND " "Pin \"rd1\[15\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[16\] GND " "Pin \"rd1\[16\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[17\] GND " "Pin \"rd1\[17\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[18\] GND " "Pin \"rd1\[18\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[19\] GND " "Pin \"rd1\[19\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[20\] GND " "Pin \"rd1\[20\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[21\] GND " "Pin \"rd1\[21\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[22\] GND " "Pin \"rd1\[22\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[23\] GND " "Pin \"rd1\[23\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[24\] GND " "Pin \"rd1\[24\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[25\] GND " "Pin \"rd1\[25\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[26\] GND " "Pin \"rd1\[26\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[27\] GND " "Pin \"rd1\[27\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[28\] GND " "Pin \"rd1\[28\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[29\] GND " "Pin \"rd1\[29\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[30\] GND " "Pin \"rd1\[30\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd1\[31\] GND " "Pin \"rd1\[31\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[0\] GND " "Pin \"rd2\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[1\] GND " "Pin \"rd2\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[2\] GND " "Pin \"rd2\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[3\] GND " "Pin \"rd2\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[4\] GND " "Pin \"rd2\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[5\] GND " "Pin \"rd2\[5\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[6\] GND " "Pin \"rd2\[6\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[7\] GND " "Pin \"rd2\[7\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[8\] GND " "Pin \"rd2\[8\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[9\] GND " "Pin \"rd2\[9\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[10\] GND " "Pin \"rd2\[10\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[11\] GND " "Pin \"rd2\[11\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[12\] GND " "Pin \"rd2\[12\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[13\] GND " "Pin \"rd2\[13\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[14\] GND " "Pin \"rd2\[14\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[15\] GND " "Pin \"rd2\[15\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[16\] GND " "Pin \"rd2\[16\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[17\] GND " "Pin \"rd2\[17\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[18\] GND " "Pin \"rd2\[18\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[19\] GND " "Pin \"rd2\[19\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[20\] GND " "Pin \"rd2\[20\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[21\] GND " "Pin \"rd2\[21\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[22\] GND " "Pin \"rd2\[22\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[23\] GND " "Pin \"rd2\[23\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[24\] GND " "Pin \"rd2\[24\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[25\] GND " "Pin \"rd2\[25\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[26\] GND " "Pin \"rd2\[26\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[27\] GND " "Pin \"rd2\[27\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[28\] GND " "Pin \"rd2\[28\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[29\] GND " "Pin \"rd2\[29\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[30\] GND " "Pin \"rd2\[30\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd2\[31\] GND " "Pin \"rd2\[31\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|rd2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[0\] GND " "Pin \"wd\[0\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[1\] GND " "Pin \"wd\[1\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[2\] GND " "Pin \"wd\[2\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[3\] GND " "Pin \"wd\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[4\] GND " "Pin \"wd\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[5\] GND " "Pin \"wd\[5\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[6\] GND " "Pin \"wd\[6\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[7\] GND " "Pin \"wd\[7\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[8\] GND " "Pin \"wd\[8\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[9\] GND " "Pin \"wd\[9\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[10\] GND " "Pin \"wd\[10\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[11\] GND " "Pin \"wd\[11\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[12\] GND " "Pin \"wd\[12\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[13\] GND " "Pin \"wd\[13\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[14\] GND " "Pin \"wd\[14\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[15\] GND " "Pin \"wd\[15\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[16\] GND " "Pin \"wd\[16\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[17\] GND " "Pin \"wd\[17\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[18\] GND " "Pin \"wd\[18\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[19\] GND " "Pin \"wd\[19\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[20\] GND " "Pin \"wd\[20\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[21\] GND " "Pin \"wd\[21\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[22\] GND " "Pin \"wd\[22\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[23\] GND " "Pin \"wd\[23\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[24\] GND " "Pin \"wd\[24\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[25\] GND " "Pin \"wd\[25\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[26\] GND " "Pin \"wd\[26\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[27\] GND " "Pin \"wd\[27\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[28\] GND " "Pin \"wd\[28\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[29\] GND " "Pin \"wd\[29\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[30\] GND " "Pin \"wd\[30\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "wd\[31\] GND " "Pin \"wd\[31\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618286348305 "|tiny_risc_v|wd[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618286348305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618286348369 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "985 " "985 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618286348651 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg " "Generated suppressed messages file C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286348701 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618286348795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618286348795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618286348839 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618286348839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618286348839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618286348839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618286348855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 23:59:08 2021 " "Processing ended: Mon Apr 12 23:59:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618286348855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618286348855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618286348855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618286348855 ""}
