$date
	Sat Apr 27 10:10:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dec_bin_prio_tb $end
$var wire 3 ! o0 [0:2] $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 8 $ i0 [0:7] $end
$scope module UUT $end
$var wire 8 % i [0:7] $end
$var wire 3 & o [0:2] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 &
b0 %
b0 $
0#
b0 !
$end
#50000
1#
#100000
0#
b10000000 $
b10000000 %
#150000
1#
#200000
b1 !
b1 &
0#
b11000000 $
b11000000 %
#250000
1#
#300000
b10 !
b10 &
0#
b11100000 $
b11100000 %
#350000
1#
#400000
b11 !
b11 &
0#
b11110000 $
b11110000 %
#450000
1#
#500000
b100 !
b100 &
0#
b11111000 $
b11111000 %
#550000
1#
#600000
b101 !
b101 &
0#
b11111100 $
b11111100 %
#650000
1#
#700000
b110 !
b110 &
0#
b11111110 $
b11111110 %
#750000
1#
#800000
b111 !
b111 &
0#
b11111111 $
b11111111 %
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
#1600000
0#
#1650000
1#
#1700000
0#
#1750000
1#
#1800000
0#
#1850000
1#
#1900000
0#
#1950000
1#
#2000000
0#
#2050000
1#
#2100000
0#
#2150000
1#
#2200000
0#
#2250000
1#
#2300000
0#
