handler	,	F_6
cpu_to_be32	,	F_57
INT_MODE	,	V_70
HINIC_EQ_ELEM_DESC_SET	,	F_68
num_pages	,	V_89
ceq_tasklet	,	F_31
ceq_to_ceqs	,	F_26
upper_32_bits	,	F_65
aeqe_desc	,	V_40
EQ_MAX_PAGES	,	V_101
dev	,	V_45
alloc_eq_pages	,	F_61
init_eq	,	F_72
cmpxchg	,	F_21
HINIC_AEQE_SIZE	,	V_97
EQ_PROD_IDX_REG_ADDR	,	F_73
msix_entry	,	V_60
SIZE	,	V_47
remove_eq	,	F_80
request_irq	,	F_79
ceqs	,	V_14
"Failed to init ceq %d\n"	,	L_13
ceq_elements_init	,	F_59
aeq_work	,	V_55
"Unknown AEQ Event %d\n"	,	L_1
dma_addr	,	V_90
size	,	V_7
HINIC_EQ_CI_CLEAR	,	F_12
XOR_CHKSUM	,	V_30
destroy_workqueue	,	F_86
EQ_LO_PHYS_ADDR_REG	,	F_66
GFP_KERNEL	,	V_91
hwe_cb	,	V_9
DMA_ATTR_AEQ_DEFAULT	,	V_71
HINIC_CEQ	,	V_51
hinic_aeq_register_hw_cb	,	F_1
HINIC_CSR_CEQ_CTRL_0_ADDR	,	F_42
addr_size	,	V_86
free_irq	,	F_81
HINIC_AEQ_CTRL_1_SET	,	F_50
HINIC_EQE_RUNNING	,	V_12
wmb	,	F_58
ceq	,	V_58
ceqe_state	,	V_19
vector	,	V_107
hwif	,	V_26
INIT_WORK	,	F_76
u8	,	T_1
hinic_ceqs_free	,	F_89
HINIC_CSR_AEQ_CTRL_1_ADDR	,	F_46
i	,	V_41
irq	,	V_59
HINIC_EQE_ENABLED	,	V_11
CEQE_TYPE	,	F_23
PCI_INTF_IDX	,	V_69
hinic_aeqs	,	V_1
hinic_eq_work	,	V_54
HINIC_EQ_MSIX_PENDING_LIMIT_DEFAULT	,	V_102
tasklet_kill	,	F_83
hinic_aeq_type	,	V_3
hinic_aeq_unregister_hw_cb	,	F_3
num_ceqs	,	V_113
GET_CEQ_ELEM	,	F_60
num_elem_in_pg	,	V_100
HINIC_MAX_CEQ_EVENTS	,	V_49
eq_irq_work	,	F_29
dma_zalloc_coherent	,	F_63
ctrl0	,	V_65
"Unknown CEQ event, event = %d\n"	,	L_3
HINIC_AEQ_CTRL_0_CLEAR	,	F_39
ctrl1	,	V_80
aeq_to_aeqs	,	F_16
aeq_elements_init	,	F_55
IDX	,	V_27
hinic_msix_attr_set	,	F_78
hwe_handler	,	F_2
"Failed to init aeq %d\n"	,	L_12
HINIC_HWIF_PCI_INTF	,	F_41
hinic_ceqs	,	V_13
eq	,	V_24
ELEM_SIZE	,	V_82
HINIC_EQ_MSIX_COALESC_TIMER_DEFAULT	,	V_103
cons_idx	,	V_31
pci_dev	,	V_35
hinic_aeq_elem	,	V_37
eq_irq_handler	,	F_28
err_dma_alloc	,	V_96
idx	,	V_22
HINIC_AEQ	,	V_50
hwe_state	,	V_10
ceq_data	,	V_57
desc	,	V_43
work_struct	,	V_52
"Unhandled CEQ Event %d\n"	,	L_4
tasklet_init	,	F_77
aeq	,	V_56
hinic_hw_event_cb	,	V_8
dev_err	,	F_20
EQ_SET_HW_PAGE_SIZE_VAL	,	F_47
eq_update_ci	,	F_9
cancel_work_sync	,	F_82
create_singlethread_workqueue	,	F_85
devm_kfree	,	F_70
"hinic_ceq"	,	L_10
msix_entries	,	V_110
HINIC_EQS_WQ_NAME	,	V_111
EQ_ARMED	,	V_33
INT_ARMED	,	V_29
eqe_state	,	V_39
HINIC_EQ_MSIX_LLI_TIMER_DEFAULT	,	V_104
hinic_aeqs_free	,	F_87
schedule	,	F_4
DMA_ATTR_CEQ_DEFAULT	,	V_76
elem_size	,	V_79
HINIC_AEQ_CTRL_0_SET	,	F_40
ceq_cb	,	V_18
GET_CURR_AEQ_ELEM	,	F_17
hinic_msix_attr_cnt_clear	,	F_33
ENOMEM	,	V_92
INTR_MODE	,	V_75
page_size_val	,	V_78
aeqe	,	V_85
hinic_eq	,	V_23
HINIC_CSR_AEQ_CTRL_0_ADDR	,	F_38
hinic_ceqs_init	,	F_88
page_size	,	V_95
val	,	V_20
q_len	,	V_42
work	,	V_53
handle	,	V_5
ceq_event_handler	,	F_22
be32_to_cpu	,	F_18
ceq_irq_handler	,	F_25
"too many pages for eq\n"	,	L_7
IRQ_HANDLED	,	V_63
HINIC_EQ_ELEM_DESC_GET	,	F_19
free_eq_pages	,	F_71
hinic_hwif	,	V_34
err_init_ceq	,	V_114
PAGE_SIZE	,	V_83
EQ_INT_MODE_ARMED	,	V_72
num_aeqs	,	V_109
"Unhandled AEQ Event %d\n"	,	L_2
workq	,	V_62
HINIC_CEQ_CTRL_1_SET	,	F_53
"Failed to allocate pages for eq\n"	,	L_8
err_req_irq	,	V_108
HINIC_AEQ_CTRL_1_CLEAR	,	F_49
EQ_SET_HW_ELEM_SIZE_VAL	,	F_48
event	,	V_4
HINIC_MAX_AEQ_EVENTS	,	V_44
THRESH_CEQ_DEFAULT	,	V_77
err	,	V_87
eq_cons_idx_checksum_set	,	F_8
"num elements in eq page != power of 2\n"	,	L_6
aeqs	,	V_2
EINVAL	,	V_99
init_val	,	V_84
dma_free_coherent	,	F_69
virt_addr	,	V_93
"Failed to request irq for the EQ\n"	,	L_11
GET_CURR_CEQ_ELEM	,	F_27
WRAPPED	,	V_28
ceq_interrupt	,	F_35
data	,	V_6
HINIC_CEQE_SIZE	,	V_98
GET_EQ_NUM_ELEMS_IN_PG	,	F_75
hinic_eq_type	,	V_64
size_t	,	T_4
lower_32_bits	,	F_67
pdev	,	V_36
u32	,	T_2
hinic_aeqs_init	,	F_84
EQ_HI_PHYS_ADDR_REG	,	F_64
aeq_interrupt	,	F_32
hinic_hwif_read_reg	,	F_11
wrapped	,	V_32
q_id	,	V_66
tasklet_schedule	,	F_36
err_virt_addr_alloc	,	V_94
INT_IDX	,	V_67
"hinic_aeq"	,	L_9
INTR_IDX	,	V_73
set_eq_ctrls	,	F_54
set_ctrl1	,	F_45
set_ctrl0	,	F_37
DMA_ATTR	,	V_68
HINIC_CSR_CEQ_CTRL_1_ADDR	,	F_51
HINIC_EQ_CI_SET	,	F_13
entry	,	V_61
HINIC_EQ_MSIX_RESEND_TIMER_DEFAULT	,	V_106
err_init_aeq	,	V_112
HINIC_CEQ_CTRL_1_CLEAR	,	F_52
hinic_hwif_write_reg	,	F_14
devm_kzalloc	,	F_62
SRC	,	V_46
"Invalid EQ type\n"	,	L_5
checksum	,	V_21
ceqe	,	V_48
CEQE_DATA	,	F_24
addr	,	V_25
GET_EQ_NUM_PAGES	,	F_74
ceqe_data	,	V_16
KICK_THRESH	,	V_74
irqreturn_t	,	T_3
work_to_aeq_work	,	F_30
HINIC_EQ_MSIX_LLI_CREDIT_LIMIT_DEFAULT	,	V_105
hinic_ceq_register_cb	,	F_5
HINIC_CEQ_CTRL_0_CLEAR	,	F_43
hinic_ceq_unregister_cb	,	F_7
queue_work	,	F_34
LEN	,	V_81
hinic_ceq_type	,	V_15
aeq_irq_handler	,	F_15
hinic_ceq_cb	,	V_17
pg	,	V_88
EQ_CONS_IDX_REG_ADDR	,	F_10
HINIC_CEQ_CTRL_0_SET	,	F_44
aeqe_curr	,	V_38
GET_AEQ_ELEM	,	F_56
