http://scholar.google.com/scholar?hl=en&q=2003.+Cisco+12000+Single+Event+Upset+Failures+Overview+and+Work+Around+Summary.+Retrieved+from+http%3A%2F%2Fwww.cisco.com%2Fen%2FUS%2Fts%2Ffn%2F200%2Ffn25994.html.+Cisco+Systems.
http://scholar.google.com/scholar?hl=en&q=T.+M.+Aamodt%2C+W.+W.+L.+Fung%2C+and+T.+G.+Rogers.+2018.+General-Purpose+Graphics+Processor+Architectures.+Morgan+and+Claypool+Publishers.+
http://scholar.google.com/scholar?hl=en&q=N.+Abu-Ghazeleh%2C+J.+Sharkey%2C+D.+Ponomarev%2C+and+K.+Ghose.+2006.+Exploiting+short-lived+values+for+low-overhead+transient+fault+recovery.+In+Workshop+on+Architectural+Support+for+Gigascale+Integration+%28ASGI%E2%80%9906%29.
http://scholar.google.com/scholar?hl=en&q=A.+Avizienis%2C+J.+C.+Laprie%2C+B.+Randell%2C+and+C.+Landwehr.+2004.+Basic+concepts+and+taxonomy+of+dependable+and+secure+computing.+IEEE+Transactions+on+Dependable+and+Secure+Computing+1%2C+1+%28Jan.+2004%29%2C+11%2D%2D33.+10.1109%2FTDSC.2004.2+
http://scholar.google.com/scholar?hl=en&q=M.+T.+Bohr+and+I.+A.+Young.+2017.+CMOS+scaling+trends+and+beyond.+IEEE+Micro+37%2C+6+%282017%29%2C+20%2D%2D29.
http://scholar.google.com/scholar?hl=en&q=S.+Borkar.+2005.+Designing+reliable+systems+from+unreliable+components%3A+The+challenges+of+transistor+variability+and+degradation.+IEEE+Micro+25%2C+6+%28Nov.+2005%29%2C+10%2D%2D16.+10.1109%2FMM.2005.110+
http://scholar.google.com/scholar?hl=en&q=K.+H.+Chen%2C+J.+J.+Chen%2C+F.+Kriebel%2C+S.+Rehman%2C+M.+Shafique%2C+and+J.+Henkel.+2016.+Task+mapping+for+redundant+multithreading+in+multi-cores+with+reliability+and+performance+heterogeneity.+IEEE+Transactions+on+Computers+65%2C+11+%282016%29%2C+3441%2D%2D3455.+10.1109%2FTC.2016.2532862+
http://scholar.google.com/scholar?hl=en&q=K.+H.+Chen%2C+G.+V.+Der+Bruggen%2C+and+J.+J.+Chen.+2018.+Reliability+optimization+on+multi-core+systems+with+multi-tasking+and+redundant+multi-threading.+IEEE+Transactions+on+Computers+67%2C+4+%282018%29%2C+484%2D%2D497.
http://scholar.google.com/scholar?hl=en&q=Y.+Chen+and+P.+Chen.+2016.+A+software-based+redundant+execution+programming+model+for+transient+fault+detection+and+correction.+In+International+Conference+on+Parallel+Processing+Workshops+%28ICPPW%E2%80%9916%29.
http://scholar.google.com/scholar?hl=en&q=J.+A.+Clark+and+D.+K.+Pradhan.+1995.+Fault+injection.+Computer+28%2C+6+%281995%29%2C+47%2D%2D56.+10.1109%2F2.386985+
http://scholar.google.com/scholar?hl=en&q=M.+Da%C5%88hel%2C+F.+%C5%A0t%C4%9Bp%C3%A1nek%2C+and+H.+Kub%C3%A1tov%C3%A1.+2017.+Dependability+prediction+involving+temporal+redundancy+and+the+effect+of+transient+faults.+In+2017+Euromicro+Conference+on+Digital+System+Design+%28DSD%E2%80%9917%29.+360%2D%2D363.
http://scholar.google.com/scholar?hl=en&q=M.+Dimitrov%2C+M.+Mantor%2C+and+H.+Zhou.+2009.+Understanding+software+approaches+for+GPGPU+reliability.+In+Workshop+on+General+Purpose+Processing+on+Graphics+Processing+Units+%28GPGPU%E2%80%9909%29.+10.1145%2F1513895.1513907+
http://scholar.google.com/scholar?hl=en&q=B.+D%C3%B6bel+and+H.+H%C3%A4rtig.+2014.+Can+we+put+concurrency+back+into+redundant+multithreading%3F+In+International+Conference+on+Embedded+Software+%28EMSOFT%E2%80%9914%29.
http://scholar.google.com/scholar?hl=en&q=B.+D%C3%B6bel%2C+H.+H%C3%A4rtig%2C+and+M.+Engel.+2012.+Operating+system+support+for+redundant+multithreading.+In+International+Conference+on+Embedded+Software+%28EMSOFT%E2%80%9912%29.
http://scholar.google.com/scholar?hl=en&q=J.+Dong%2C+L.+Zhang%2C+Y.+Han%2C+G.+Yan%2C+and+X.+Li.+2009.+Variation-aware+scheduling+for+chip+multiprocessors+with+thread+level+redundancy.+In+15th+IEEE+Pacific+Rim+International+Symposium+on+Dependable+Computing.+17%2D%2D22.+10.1109%2FPRDC.2009.12+
http://scholar.google.com/scholar?hl=en&q=B.+Fechner.+2006.+A+result+propagation+scheme+for+redundant+multithreaded+systems.+In+Proceedings+of+the+International+Conference+on+Parallel+and+Distributed+Processing+Techniques+and+Applications+8+Conference+on+Real-Time+Computing+Systems+and+Applications+%28PDPTA%E2%80%9906%29.+64%2D%2D69.
http://scholar.google.com/scholar?hl=en&q=J.+Fu%2C+Q.+Yang%2C+R.+Poss%2C+C.+R.+Jesshope%2C+and+C.+Zhang.+2013.+On-demand+thread-level+fault+detection+in+a+concurrent+programming+environment.+In+2013+International+Conference+on+Embedded+Computer+Systems%3A+Architectures%2C+Modeling%2C+and+Simulation+%28SAMOS%E2%80%9913%29.+255%2D%2D262.
http://scholar.google.com/scholar?hl=en&q=J.+Fu%2C+Q.+Yang%2C+R.+Poss%2C+C.+R.+Jesshope%2C+and+C.+Zhang.+2014.+A+fault+detection+mechanism+in+a+data-flow+scheduled+multithreaded+processor.+In+2014+Design%2C+Automation+Test+in+Europe+Conference+Exhibition+%28DATE%E2%80%9914%29.+1%2D%2D4.+
http://scholar.google.com/scholar?hl=en&q=M.+Gomaa%2C+C.+Scarbrough%2C+T.+N.+Vijaykumar%2C+and+I.+Pomeranz.+2003.+Transient-fault+recovery+for+chip+multiprocessors.+In+Proceedings+of+the+30th+Annual+International+Symposium+on+Computer+Architecture%2C+2003.+98%2D%2D109.+10.1145%2F859618.859631+
http://scholar.google.com/scholar?hl=en&q=M.+A.+Gomaa+and+T.+N.+Vijaykumar.+2005.+Opportunistic+transient-fault+detection.+In+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9905%29.+10.1109%2FISCA.2005.38+
http://scholar.google.com/scholar?hl=en&q=R.+Gong%2C+K.+Dai%2C+and+Z.+Wang.+2008.+Transient+fault+recovery+on+chip+multiprocessor+based+on+dual+core+redundancy+and+context+saving.+In+2008+9th+International+Conference+for+Young+Computer+Scientists.+148%2D%2D153.+10.1109%2FICYCS.2008.271+
http://scholar.google.com/scholar?hl=en&q=R.+Gong%2C+K.+Dai%2C+and+Z.+Wang.+2008.+Transient+fault+tolerance+on+chip+multiprocessor+based+on+dual+and+triple+core+redundancy.+In+2008+14th+IEEE+Pacific+Rim+International+Symposium+on+Dependable+Computing.+273%2D%2D280.+10.1109%2FPRDC.2008.40+
http://scholar.google.com/scholar?hl=en&q=B.+Greskamp+and+J.+Torrellas.+2007.+Paceline%3A+Improving+single-thread+performance+in+nanoscale+CMPs+through+core+overclocking.+In+16th+International+Conference+on+Parallel+Architecture+and+Compilation+Techniques.+213%2D%2D224.+
http://scholar.google.com/scholar?hl=en&q=M.+Gupta%2C+D.+Lowell%2C+J.+Kalamatianos%2C+S.+Raasch%2C+V.+Sridharan%2C+D.+Tullsen%2C+and+R.+Gupta.+2017.+Compiler+techniques+to+reduce+the+synchronization+overhead+of+GPU+redundant+multithreading.+In+Design+Automation+Conference+%28DAC%E2%80%9917%29.+10.1145%2F3061639.3062212+
http://scholar.google.com/scholar?hl=en&q=P.+Hazucha%2C+T.+Karnik%2C+J.+Maiz%2C+S.+Walstra%2C+B.+Bloechel%2C+J.+Tschanz%2C+G.+Dermer%2C+S.+Hareland%2C+P.+Armstrong%2C+and+S.+Borkar.+2003.+Neutron+soft+error+rate+measurements+in+a+90-nm+CMOS+process+and+scaling+trends+in+SRAM+from+0.25-%2Fspl+mu%2Fm+to+90-nm+generation.+In+IEEE+International+Electron+Devices+Meeting%2C+2003.+21.5.1%2D%2D21.5.4.
http://scholar.google.com/scholar?hl=en&q=M.+Y.+Hsiao.+1970.+A+class+of+optimal+minimum+odd-weight-column+SEC-DED+codes.+IBM+Journal+of+Research+and+Development+14%2C+4+%28July+1970%29%2C+395%2D%2D401.+10.1147%2Frd.144.0395+
http://scholar.google.com/scholar?hl=en&q=S.+Hukerikar+and+R.+F.+Lucas.+2016.+Rolex%3A+Resilience-oriented+language+extensions+for+extreme-scale+systems.+Journal+of+Supercomputing+72%2C+12+%282016%29%2C+4662%2D%2D4695.
http://scholar.google.com/scholar?hl=en&q=S.+Hukerikar%2C+K.+Teranishi%2C+P.+C.+Diniz%2C+and+R.+F.+Lucas.+2014.+An+evaluation+of+lazy+fault+detection+based+on+adaptive+redundant+multithreading.+In+High+Performance+Extreme+Computing+Conference+%28HPEC%E2%80%9914%29.
http://scholar.google.com/scholar?hl=en&q=S.+Hukerikar%2C+K.+Teranishi%2C+P.+C.+Diniz%2C+and+R.+F.+Lucas.+2014.+Opportunistic+application-level+fault+detection+through+adaptive+redundant+multithreading.+In+International+Conference+on+High+Performance+Computing+and+Simulation.
http://scholar.google.com/scholar?hl=en&q=S.+Hukerikar%2C+K.+Teranishi%2C+P.+C.+Diniz%2C+and+R.+F.+Lucas.+2018.+RedThreads%3A+An+interface+for+application-level+fault+detection%2Fcorrection+through+adaptive+redundant+multithreading.+International+Journal+of+Parallel+Programming+46%2C+2+%282018%29%2C+225%2D%2D251.+10.1007%2Fs10766-017-0492-3+
http://scholar.google.com/scholar?hl=en&q=H.+Jeon+and+M.+Annavaram.+2012.+Warped-DMR%3A+Light-weight+error+detection+for+GPGPU.+In+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9912%29.+10.1109%2FMICRO.2012.13+
http://scholar.google.com/scholar?hl=en&q=R.+Kalayappan+and+S.+R.+Sarangi.+2015.+FluidCheck%3A+A+redundant+threading-based+approach+for+reliable+execution+in+manycore+processors.+ACM+Transactions+on+Architecture+and+Code+Optimization+12%2C+4+%28Dec.+2015%29%2C+55%3A1%2D%2D55%3A26.+10.1145%2F2842620+
http://scholar.google.com/scholar?hl=en&q=I.+Koren+and+S.+Y.+H.+Su.+1979.+Reliability+analysis+of+n-modular+redundancy+systems+with+intermittent+and+permanent+faults.+IEEE+Transactions+on+Computers+C-28%2C+7+%28July+1979%29%2C+514%2D%2D520.+10.1109%2FTC.1979.1675397+
http://scholar.google.com/scholar?hl=en&q=E.+Koser%2C+K.+Berthold%2C+R.+Kumar+Pujari%2C+and+W.+Stechele.+2016.+A+chip-level+redundant+threading+%28CRT%29+scheme+for+shared-memory+protection.+In+International+Conference+on+High+Performance+Computing+Simulation.+116%2D%2D124.
http://scholar.google.com/scholar?hl=en&q=F.+Kriebel%2C+S.+Rehman%2C+M.+Shafique%2C+and+J.+Henkel.+2016.+ageOpt-RMT%3A+Compiler-driven+variation-aware+aging+optimization+for+redundant+multithreading.+In+2016+53nd+ACM%2FEDAC%2FIEEE+Design+Automation+Conference+%28DAC%E2%80%9916%29.+10.1145%2F2897937.2897980+
http://scholar.google.com/scholar?hl=en&q=C.+LaFrieda%2C+E.+Ipek%2C+J.+F.+Martinez%2C+and+R.+Manohar.+2007.+Utilizing+dynamically+coupled+cores+to+form+a+resilient+chip+multiprocessor.+In+37th+Annual+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks.+317%2D%2D326.+10.1109%2FDSN.2007.100+
http://scholar.google.com/scholar?hl=en&q=C.+Lattner+and+V.+Adve.+2004.+LLVM%3A+A+compilation+framework+for+lifelong+program+analysis+8+transformation.+In+International+Symposium+on+Code+Generation+and+Optimization+%28CGO%E2%80%9904%29.+
http://scholar.google.com/scholar?hl=en&q=D.+Lyons.+2000.+Sun+Screen.+Retrieved+from+http%3A%2F%2Fmembers.forbes.com%2Fglobal%2F2000%2F1113%2F0323026a.html.+Forbes+Magazine.
http://scholar.google.com/scholar?hl=en&q=Y.+Ma+and+H.+Zhou.+2006.+Efficient+transient-fault+tolerance+for+multithreaded+processors+using+dual-thread+execution.+In+International+Conference+on+Computer+Design+%28ICCD%E2%80%9906%29.
http://scholar.google.com/scholar?hl=en&q=N.+Madan+and+R.+Balasubramonian.+2006.+Exploiting+eager+register+release+in+a+redundantly+multi-threaded+processor.+In+2nd+Workshop+on+Architectural+Reliability+%28WAR-2%E2%80%9906%29%2C+Held+in+Conjunction+with+MICRO-39.
http://scholar.google.com/scholar?hl=en&q=N.+Madan+and+R.+Balasubramonian.+2006.+A+first-order+analysis+of+power+overheads+of+redundant+multi-threading.+In+2nd+Workshop+on+System+Effects+of+Logic+Soft+Errors+%28SELSE-2%E2%80%9906%29.
http://scholar.google.com/scholar?hl=en&q=N.+Madan+and+R.+Balasubramonian.+2007.+Power+efficient+approaches+to+redundant+multithreading.+IEEE+Transactions+on+Parallel+and+Distributed+Systems+18%2C+8+%28Aug.+2007%29%2C+1066%2D%2D1079.+10.1109%2FTPDS.2007.1090+
http://scholar.google.com/scholar?hl=en&q=K.+Mitropoulou%2C+V.+Porpodas%2C+and+T.+M.+Jones.+2016.+COMET%3A+Communication-optimised+multi-threaded+error-detection+technique.+In+International+Conference+on+Compilers%2C+Architectures%2C+and+Synthesis+of+Embedded+Systems+%28CASES%29.+10.1145%2F2968455.2968508+
http://scholar.google.com/scholar?hl=en&q=S.+S.+Mukherjee.+2008.+Architecture+Design+for+Soft+Errors.+Morgan+Kaufmann+Publishers%2C+San+Francisco%2C+CA.+
http://scholar.google.com/scholar?hl=en&q=S.+S.+Mukherjee%2C+J.+Emer%2C+and+S.+K.+Reinhardt.+2005.+The+soft+error+problem%3A+An+architectural+perspective.+In+11th+International+Symposium+on+High-Performance+Computer+Architecture.+243%2D%2D247.+10.1109%2FHPCA.2005.37+
http://scholar.google.com/scholar?hl=en&q=S.+S.+Mukherjee%2C+M.+Kontz%2C+and+S.+K.+Reinhardt.+2002.+Detailed+design+and+evaluation+of+redundant+multi-threading+alternatives.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Computer+Architecture.+99%2D%2D110.+
http://scholar.google.com/scholar?hl=en&q=S.+S.+Mukherjee%2C+C.+Weaver%2C+J.+Emer%2C+S.+K.+Reinhardt%2C+and+T.+Austin.+2003.+A+systematic+methodology+to+compute+the+architectural+vulnerability+factors+for+a+high-performance+microprocessor.+In+Proceedings+of+the+Annual+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9903%29.+
http://scholar.google.com/scholar?hl=en&q=J.+V.+Neumann.+1956.+Probabilistic+logics+and+the+synthesis+of+reliable+organisms+from+unreliable+components.+Automata+Studies%2C+Vol.+34.+Princeton+University+Press%2C+43%2D%2D99.
http://scholar.google.com/scholar?hl=en&q=K.+Olukotun%2C+B.+A.+Nayfeh%2C+L.+Hammond%2C+K.+Wilson%2C+and+K.+Chang.+1996.+The+case+for+a+single-chip+multiprocessor.+SIGPLAN+Notices+31%2C+9+%28Sept.+1996%29%2C+2%2D%2D11.+10.1145%2F248209.237140+
http://scholar.google.com/scholar?hl=en&q=A.+Parashar%2C+S.+Gurumurthi%2C+and+A.+Sivasubramaniam.+2006.+SlicK%3A+Slice-based+locality+exploitation+for+efficient+redundant+multithreading.+In+Proceedings+of+the+12th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems.+10.1145%2F1168857.1168870+
http://scholar.google.com/scholar?hl=en&q=F.+Pouyan%2C+A.+Azarpeyvand%2C+S.+Safari%2C+and+S.+M.+Fakhraie.+2015.+Reliability+aware+simultaneous+multithreaded+architecture+using+online+architectural+vulnerability+factor+estimation.+IET+Computers+and+Digital+Techniques+9%2C+2+%282015%29%2C+124%2D%2D133.
http://scholar.google.com/scholar?hl=en&q=F.+Pouyan%2C+A.+Azarpeyvand%2C+S.+Safari%2C+and+S.+M.+Fakhraie.+2016.+Reliability+aware+throughput+management+of+chip+multi-processor+architecture+via+thread+migration.+Journal+of+Supercomputing+72%2C+4+%282016%29%2C+1363%2D%2D1380.+10.1007%2Fs11227-016-1665-3+
http://scholar.google.com/scholar?hl=en&q=M.+W.+Rashid+and+M.+C.+Huang.+2008.+Supporting+highly-decoupled+thread-level+redundancy+for+parallel+programs.+In+2008+IEEE+14th+International+Symposium+on+High+Performance+Computer+Architecture.+393%2D%2D404.
http://scholar.google.com/scholar?hl=en&q=M.+W.+Rashid%2C+E.+J.+Tan%2C+M.+C.+Huang%2C+and+D.+H.+Albonesi.+2005.+Exploiting+coarse-grain+verification+parallelism+for+power-efficient+fault+tolerance.+In+14th+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques.+10.1109%2FPACT.2005.20+
http://scholar.google.com/scholar?hl=en&q=V.+K.+Reddy%2C+S.+Parthasarathy%2C+and+E.+Rotenberg.+2006.+Understanding+prediction-based+partial+redundant+threading+for+low-overhead%2C+high-coverage+fault+tolerance.+In+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9906%29.+10.1145%2F1168857.1168869+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Reinhardt+and+S.+S.+Mukherjee.+2000.+Transient+fault+detection+via+simultaneous+multithreading.+In+Proceedings+of+the+27th+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9900%29.+10.1145%2F339647.339652+
http://scholar.google.com/scholar?hl=en&q=E.+Rotenberg.+1999.+AR-SMT%3A+A+microarchitectural+approach+to+fault+tolerance+in+microprocessors.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Fault-Tolerant+Computing+%28FTCS%E2%80%9999%29.+
http://scholar.google.com/scholar?hl=en&q=D.+S%C3%A1nchez%2C+J.+L.+Arag%C3%B3n%2C+and+J.+M.+Garc%C3%ADa.+2008.+Evaluating+dynamic+core+coupling+in+a+scalable+tiled-CMP+architecture.+In+International+Workshop+on+Duplicating%2C+Deconstructing%2C+and+Debunking+%28WDDD%E2%80%9908%29+in+conjunction+with+ISCA%2708.
http://scholar.google.com/scholar?hl=en&q=D.+S%C3%A1nchez%2C+J.+L.+Aragon%2C+and+J.+M.+Garcia.+2009.+Extending+SRT+for+parallel+applications+in+tiled-CMP+architectures.+In+International+Symposium+on+Parallel+and+Distributed+Processing+%28IPDPS%E2%80%9909%29.
http://scholar.google.com/scholar?hl=en&q=D.+S%C3%A1nchez%2C+J.+L.+Arag%C3%B3n%2C+and+J.+M.+Garc%C3%ADa.+2009.+REPAS%3A+Reliable+execution+for+parallel+applications+in+tiled-CMPs.+In+Euro-Par+2009+Parallel+Processing.+Springer%2C+Berlin%2C+321%2D%2D333.+10.1007%2F978-3-642-03869-3_32+
http://scholar.google.com/scholar?hl=en&q=D.+S%C3%A1nchez%2C+J.+L.+Arag%C3%B3n%2C+and+J.+M.+Garc%C3%ADa.+2012.+A+fault-tolerant+architecture+for+parallel+applications+in+tiled-CMPs.+Journal+of+Supercomputing+61%2C+3+%28Sept.+2012%29%2C+997%2D%2D1023.
http://scholar.google.com/scholar?hl=en&q=E.+Schuchman+and+T.+N.+Vijaykumar.+2007.+BlackJack%3A+Hard+error+detection+with+redundant+threads+on+SMT.+In+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%E2%80%9907%29.+10.1109%2FDSN.2007.23+
http://scholar.google.com/scholar?hl=en&q=J.+Sharkey%2C+N.+Abu-Ghazeleh%2C+D.+Ponomarev%2C+K.+Ghose%2C+and+A.+Aggarwal.+2006.+Trade-offs+in+transient+fault+recovery+schemes+for+redundant+multithreaded+processors.+In+International+Conference+on+High-Performance+Computing+%28HiPC%E2%80%9906%29.+10.1007%2F11945918_18+
http://scholar.google.com/scholar?hl=en&q=P.+Shivakumar%2C+M.+Kistler%2C+S.+W.+Keckler%2C+D.+Burger%2C+and+L.+Alvisi.+2002.+Modeling+the+effect+of+technology+trends+on+the+soft+error+rate+of+combinational+logic.+In+Proceedings+of+International+Conference+on+Dependable+Systems+and+Networks.+
http://scholar.google.com/scholar?hl=en&q=T.+Siddiqua+and+S.+Gurumurthi.+2009.+Balancing+soft+error+coverage+with+lifetime+reliability+in+redundantly+multithreaded+processors.+In+IEEE+International+Symposium+on+Modeling%2C+Analysis+Simulation+of+Computer+and+Telecommunication+Systems.+121%2D%2D130.
http://scholar.google.com/scholar?hl=en&q=J.+C.+Smolens%2C+B.+T.+Gold%2C+B.+Falsafi%2C+and+J.+C.+Hoe.+2006.+Reunion%3A+Complexity-effective+multicore+redundancy.+In+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9906%29.+10.1109%2FMICRO.2006.42+
http://scholar.google.com/scholar?hl=en&q=H.+So%2C+M.+Didehban%2C+Y.+Ko%2C+A.+Shrivastava%2C+and+K.+Lee.+2018.+EXPERT%3A+Effective+and+flexible+error+protection+by+redundant+multithreading.+In+Design%2C+Automation+and+Test+in+Europe+Conference+and+Exhibition.
http://scholar.google.com/scholar?hl=en&q=P.+Subramanyan%2C+V.+Singh%2C+K.+K.+Saluja%2C+and+E.+Larsson.+2009.+Power+efficient+redundant+execution+for+chip+multiprocessors.+In+Proceedings+of+the+3rd+Workshop+on+Dependable+and+Secure+Nanocomputing+in+Conjunction+with+DSN.+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=P.+Subramanyan%2C+V.+Singh%2C+K.+K.+Saluja%2C+and+E.+Larsson.+2010.+Energy-efficient+fault+tolerance+in+chip+multiprocessors+using+critical+value+forwarding.+In+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+Networks.+121%2D%2D130.
http://scholar.google.com/scholar?hl=en&q=P.+Subramanyan%2C+V.+Singh%2C+K.+K.+Saluja%2C+and+E.+Larsson.+2010.+Energy-efficient+redundant+execution+for+chip+multiprocessors.+In+Proceedings+of+the+20th+Symposium+on+Great+Lakes+Symposium+on+VLSI.+143%2D%2D146.+10.1145%2F1785481.1785516+
http://scholar.google.com/scholar?hl=en&q=P.+Subramanyan%2C+V.+Singh%2C+K.+K.+Saluja%2C+and+E.+Larsson.+2010.+Multiplexed+redundant+execution%3A+A+technique+for+efficient+fault+tolerance+in+chip+multiprocessors.+In+Design%2C+Automation+Test+in+Europe+Conference+Exhibition.+1572%2D%2D1577.+
http://scholar.google.com/scholar?hl=en&q=P.+Subramanyan%2C+V.+Singh%2C+K.+K.+Saluja%2C+and+E.+Larsson.+2011.+Adaptive+execution+assistance+for+multiplexed+fault-tolerant+chip+multiprocessors.+In+2011+IEEE+29th+International+Conference+on+Computer+Design+%28ICCD%E2%80%9911%29.+419%2D%2D426.+10.1109%2FICCD.2011.6081432+
http://scholar.google.com/scholar?hl=en&q=K.+Sundaramoorthy%2C+Z.+Purser%2C+and+E.+Rotenburg.+2000.+Slipstream+processors%3A+Improving+both+performance+and+fault+tolerance.+In+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems.+10.1145%2F378993.379247+
http://scholar.google.com/scholar?hl=en&q=D.+M.+Tullsen%2C+S.+J.+Eggers%2C+and+H.+M.+Levy.+1995.+Simultaneous+multithreading%3A+Maximizing+on-chip+parallelism.+In+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9995%29.+10.1145%2F223982.224449+
http://scholar.google.com/scholar?hl=en&q=N.+J.+van+Eck+and+L.+Waltman.+2014.+Visualizing+bibliometric+networks.+In+Measuring+Scholarly+Impact%2C+Y.+Ding%2C+R.+Rousseau%2C+and+D.+Wolfram+%28Eds.%29.+Springer%2C+285%2D%2D320.
http://scholar.google.com/scholar?hl=en&q=T.+N.+Vijaykumar%2C+I.+Pomeranz%2C+and+K.+Cheng.+2002.+Transient-fault+recovery+using+simultaneous+multithreading.+In+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9902%29.+
http://scholar.google.com/scholar?hl=en&q=J.+Wadden%2C+A.+Lyashevsky%2C+S.+Gurumurthi%2C+V.+Sridharan%2C+and+K.+Skadron.+2014.+Real-world+design+and+evaluation+of+compiler-managed+GPU+redundant+multithreading.+In+International+Symposium+on+Computer+Architecture.+
http://scholar.google.com/scholar?hl=en&q=C.+Wang%2C+H.+Kim%2C+Y.+Wu%2C+and+V.+Ying.+2007.+Compiler-managed+software-based+redundant+multi-threading+for+transient+fault+detection.+In+International+Symposium+on+Code+Generation+and+Optimization.+10.1109%2FCGO.2007.7+
http://scholar.google.com/scholar?hl=en&q=N.+J.+Wang+and+S.+J.+Patel.+2005.+ReStore%3A+Symptom+based+soft+error+detection+in+microprocessors.+In+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%E2%80%9905%29.
http://scholar.google.com/scholar?hl=en&q=N.+J.+Wang%2C+A.+Mahesri%2C+and+S.+J.+Patel.+2007.+Examining+ACE+analysis+reliability+estimates+using+fault-injection.+SIGARCH+Computer+Architecture+News+35%2C+2+%28June+2007%29%2C+460%2D%2D469.+10.1145%2F1273440.1250719+
http://scholar.google.com/scholar?hl=en&q=C.+Weaver%2C+J.+Emer%2C+S.+S.+Mukherjee%2C+and+S.+K.+Reinhardt.+2004.+Techniques+to+reduce+the+soft+error+rate+of+a+high-performance+microprocessor.+In+31st+Annual+International+Symposium+on+Computer+Architecture.+
http://scholar.google.com/scholar?hl=en&q=J.+Yu%2C+D.+Jian%2C+Z.+Wu%2C+and+H.+Liu.+2011.+Thread-level+redundancy+fault+tolerant+CMP+based+on+relaxed+input+replication.+In+2011+6th+International+Conference+on+Computer+Sciences+and+Convergence+Information+Technology+%28ICCIT%E2%80%9911%29.+544%2D%2D549.
http://scholar.google.com/scholar?hl=en&q=J.+J.+Zhang%2C+T.+Gu%2C+K.+Basu%2C+and+S.+Garg.+2018.+Analyzing+and+mitigating+the+impact+of+permanent+faults+on+a+systolic+array+based+neural+network+accelerator.+In+36th+VLSI+Test+Symposium+%28VTS%E2%80%9918%29.
http://scholar.google.com/scholar?hl=en&q=Y.+Zhang%2C+J.+W.+Lee%2C+N.+P.+Johnson%2C+and+D.+I.+August.+2010.+DAFT%3A+Decoupled+acyclic+fault+tolerance.+In+International+Conference+on+Parallel+Architectures+and+Compilation+Techniques+%28PACT%E2%80%9910%29.+10.1145%2F1854273.1854289+
