{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682380422828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682380422828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 20:53:42 2023 " "Processing started: Mon Apr 24 20:53:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682380422828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380422828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380422828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682380423121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682380423121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428496 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428498 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428499 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logdesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logdesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logDesvio-comportamento " "Found design unit 1: logDesvio-comportamento" {  } { { "logDesvio.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/logDesvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428500 ""} { "Info" "ISGN_ENTITY_NAME" "1 logDesvio " "Found entity 1: logDesvio" {  } { { "logDesvio.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/logDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-comportamento " "Found design unit 1: LEDs-comportamento" {  } { { "LEDs.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/LEDs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428502 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/LEDs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428503 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/flipflop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428504 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428505 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arquiteturaa " "Found design unit 1: processador-arquiteturaa" {  } { { "processador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428507 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x2-comportamento " "Found design unit 1: muxGenerico4x2-comportamento" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428508 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x2 " "Found entity 1: muxGenerico4x2" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428510 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428511 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428511 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428512 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428513 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428514 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arquitetura " "Found design unit 1: contador-arquitetura" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428515 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segs7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segs7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Segs7-comportamento " "Found design unit 1: Segs7-comportamento" {  } { { "Segs7.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/Segs7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Segs7 " "Found entity 1: Segs7" {  } { { "Segs7.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/Segs7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input-comportamento " "Found design unit 1: Input-comportamento" {  } { { "Input.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/Input.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input " "Found entity 1: Input" {  } { { "Input.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/Input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428519 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428520 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682380428520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contador " "Elaborating entity \"contador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682380428559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBOUNCER_OUT_0 contador.vhd(25) " "Verilog HDL or VHDL warning at contador.vhd(25): object \"DEBOUNCER_OUT_0\" assigned a value but never read" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682380428560 "|contador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pc contador.vhd(30) " "Verilog HDL or VHDL warning at contador.vhd(30): object \"Pc\" assigned a value but never read" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682380428560 "|contador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Botoes contador.vhd(33) " "Verilog HDL or VHDL warning at contador.vhd(33): object \"Botoes\" assigned a value but never read" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682380428560 "|contador"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] contador.vhd(19) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at contador.vhd(19)" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428562 "|contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:Processador " "Elaborating entity \"processador\" for hierarchy \"processador:Processador\"" {  } { { "contador.vhd" "Processador" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hab_read processador.vhd(45) " "Verilog HDL or VHDL warning at processador.vhd(45): object \"hab_read\" assigned a value but never read" {  } { { "processador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682380428569 "|contador|processador:Processador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hab_wrt processador.vhd(46) " "Verilog HDL or VHDL warning at processador.vhd(46): object \"hab_wrt\" assigned a value but never read" {  } { { "processador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682380428569 "|contador|processador:Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:Processador\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:Processador\|muxGenerico2x1:MUX1\"" {  } { { "processador.vhd" "MUX1" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem processador:Processador\|bancoRegistradoresArqRegMem:Banco_Reg " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"processador:Processador\|bancoRegistradoresArqRegMem:Banco_Reg\"" {  } { { "processador.vhd" "Banco_Reg" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:Processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:Processador\|registradorGenerico:PC\"" {  } { { "processador.vhd" "PC" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:Processador\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"processador:Processador\|somaConstante:incrementaPC\"" {  } { { "processador.vhd" "incrementaPC" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub processador:Processador\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"processador:Processador\|ULASomaSub:ULA1\"" {  } { { "processador.vhd" "ULA1" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:Processador\|memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:Processador\|memoriaROM:ROM1\"" {  } { { "processador.vhd" "ROM1" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru processador:Processador\|decoderInstru:decoder " "Elaborating entity \"decoderInstru\" for hierarchy \"processador:Processador\|decoderInstru:decoder\"" {  } { { "processador.vhd" "decoder" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logDesvio processador:Processador\|logDesvio:Log_Desvio " "Elaborating entity \"logDesvio\" for hierarchy \"processador:Processador\|logDesvio:Log_Desvio\"" {  } { { "processador.vhd" "Log_Desvio" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop processador:Processador\|flipflop:flag_ula " "Elaborating entity \"flipflop\" for hierarchy \"processador:Processador\|flipflop:flag_ula\"" {  } { { "processador.vhd" "flag_ula" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x2 processador:Processador\|muxGenerico4x2:MUX_JMP " "Elaborating entity \"muxGenerico4x2\" for hierarchy \"processador:Processador\|muxGenerico4x2:MUX_JMP\"" {  } { { "processador.vhd" "MUX_JMP" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/processador.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[0\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[0\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[1\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[1\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[2\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[2\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[3\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[3\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[4\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[4\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[5\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[5\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[6\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[6\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[7\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[7\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[8\] muxGenerico4x2.vhd(16) " "Inferred latch for \"saida_MUX\[8\]\" at muxGenerico4x2.vhd(16)" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380428592 "|contador|processador:Processador|muxGenerico4x2:MUX_JMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "contador.vhd" "RAM" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:Decoder678 " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:Decoder678\"" {  } { { "contador.vhd" "Decoder678" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segs7 Segs7:BLOCO_7seg " "Elaborating entity \"Segs7\" for hierarchy \"Segs7:BLOCO_7seg\"" {  } { { "contador.vhd" "BLOCO_7seg" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Segs7:BLOCO_7seg\|registradorGenerico:REG_0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"Segs7:BLOCO_7seg\|registradorGenerico:REG_0\"" {  } { { "Segs7.vhd" "REG_0" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/Segs7.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg Segs7:BLOCO_7seg\|conversorHex7Seg:DEC_0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"Segs7:BLOCO_7seg\|conversorHex7Seg:DEC_0\"" {  } { { "Segs7.vhd" "DEC_0" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/Segs7.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:BLOCO_LEDs " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:BLOCO_LEDs\"" {  } { { "contador.vhd" "BLOCO_LEDs" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico LEDs:BLOCO_LEDs\|registradorGenerico:REG_07 " "Elaborating entity \"registradorGenerico\" for hierarchy \"LEDs:BLOCO_LEDs\|registradorGenerico:REG_07\"" {  } { { "LEDs.vhd" "REG_07" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/LEDs.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input Input:BLOCO_SW " "Elaborating entity \"Input\" for hierarchy \"Input:BLOCO_SW\"" {  } { { "contador.vhd" "BLOCO_SW" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas Input:BLOCO_SW\|buffer_3_state_8portas:Buffer_bloco " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"Input:BLOCO_SW\|buffer_3_state_8portas:Buffer_bloco\"" {  } { { "Input.vhd" "Buffer_bloco" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/Input.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:DetectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:DetectorSub0\"" {  } { { "contador.vhd" "DetectorSub0" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380428602 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682380428789 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "processador:Processador\|bancoRegistradoresArqRegMem:Banco_Reg\|registrador " "RAM logic \"processador:Processador\|bancoRegistradoresArqRegMem:Banco_Reg\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/bancoRegistradoresArqRegMem.vhd" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1682380428789 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682380428789 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_R\[7\]\" " "Converted tri-state node \"barramento_R\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1682380428795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_R\[6\]\" " "Converted tri-state node \"barramento_R\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1682380428795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_R\[5\]\" " "Converted tri-state node \"barramento_R\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1682380428795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_R\[4\]\" " "Converted tri-state node \"barramento_R\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1682380428795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_R\[3\]\" " "Converted tri-state node \"barramento_R\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1682380428795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_R\[2\]\" " "Converted tri-state node \"barramento_R\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1682380428795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_R\[1\]\" " "Converted tri-state node \"barramento_R\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1682380428795 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramento_R\[0\]\" " "Converted tri-state node \"barramento_R\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1682380428795 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1682380428795 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[0\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[0\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682380428802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[1\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[1\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682380428802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[2\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[2\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682380428802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[3\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[3\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682380428802 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[4\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[4\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682380428803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[5\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[5\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682380428803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[6\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[6\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682380428803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[7\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[7\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682380428803 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[8\] " "LATCH primitive \"processador:Processador\|muxGenerico4x2:MUX_JMP\|saida_MUX\[8\]\" is permanently enabled" {  } { { "muxGenerico4x2.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/muxGenerico4x2.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682380428803 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682380429386 "|contador|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682380429386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682380429450 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682380430031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682380430031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682380430091 "|contador|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682380430091 "|contador|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682380430091 "|contador|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "contador.vhd" "" { Text "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682380430091 "|contador|FPGA_RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682380430091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1128 " "Implemented 1128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682380430093 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682380430093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1060 " "Implemented 1060 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682380430093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682380430093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682380430112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 20:53:50 2023 " "Processing ended: Mon Apr 24 20:53:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682380430112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682380430112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682380430112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682380430112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682380431121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682380431122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 20:53:50 2023 " "Processing started: Mon Apr 24 20:53:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682380431122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682380431122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682380431122 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682380431196 ""}
{ "Info" "0" "" "Project  = contador" {  } {  } 0 0 "Project  = contador" 0 0 "Fitter" 0 0 1682380431196 ""}
{ "Info" "0" "" "Revision = contador" {  } {  } 0 0 "Revision = contador" 0 0 "Fitter" 0 0 1682380431196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682380431286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682380431287 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "contador 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"contador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682380431295 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682380431322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682380431322 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682380431490 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682380431506 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1682380434245 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 595 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 595 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682380434338 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1682380434338 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682380434338 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682380434342 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682380434343 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682380434346 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682380434348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682380434349 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682380434350 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682380434807 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682380434807 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682380434818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682380434818 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682380434819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682380434852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682380434854 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682380434854 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682380434914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682380436167 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1682380436403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:45 " "Fitter placement preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682380481593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682380509655 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682380510984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682380510984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682380511843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682380513464 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682380513464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682380517484 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682380517484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682380517486 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682380519298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682380519311 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682380519714 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682380519715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682380520276 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682380522579 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.fit.smsg " "Generated suppressed messages file C:/Users/joras/Desktop/DeskTop/INSPER/6_semestre/DesComp/Desing_Computadores/contador/contador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682380522788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7490 " "Peak virtual memory: 7490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682380523240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 20:55:23 2023 " "Processing ended: Mon Apr 24 20:55:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682380523240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682380523240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682380523240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682380523240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682380524178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682380524179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 20:55:24 2023 " "Processing started: Mon Apr 24 20:55:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682380524179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682380524179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682380524179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682380524732 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682380526543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682380526705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 20:55:26 2023 " "Processing ended: Mon Apr 24 20:55:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682380526705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682380526705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682380526705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682380526705 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682380527329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682380527726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682380527726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 20:55:27 2023 " "Processing started: Mon Apr 24 20:55:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682380527726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682380527726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador -c contador " "Command: quartus_sta contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682380527726 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682380527805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682380528239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682380528239 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380528264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380528264 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682380528514 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380528514 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682380528516 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682380528516 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682380528520 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682380528520 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682380528521 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682380528527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682380528575 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682380528575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.283 " "Worst-case setup slack is -8.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380528577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380528577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.283           -3915.101 CLOCK_50  " "   -8.283           -3915.101 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380528577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380528577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.752 " "Worst-case hold slack is 0.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380528582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380528582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.752               0.000 CLOCK_50  " "    0.752               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380528582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380528582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682380528583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682380528585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380528588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380528588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -538.332 CLOCK_50  " "   -0.538            -538.332 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380528588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380528588 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682380528596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682380528621 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682380529371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682380529446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682380529456 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682380529456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.400 " "Worst-case setup slack is -8.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380529458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380529458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.400           -3839.901 CLOCK_50  " "   -8.400           -3839.901 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380529458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380529458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.693 " "Worst-case hold slack is 0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380529462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380529462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 CLOCK_50  " "    0.693               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380529462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380529462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682380529465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682380529467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380529469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380529469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -475.778 CLOCK_50  " "   -0.538            -475.778 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380529469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380529469 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682380529478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682380529619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682380530292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682380530359 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682380530362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682380530362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.861 " "Worst-case setup slack is -3.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.861           -1700.851 CLOCK_50  " "   -3.861           -1700.851 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380530363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 CLOCK_50  " "    0.360               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380530368 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682380530369 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682380530371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.410 " "Worst-case minimum pulse width slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410            -276.764 CLOCK_50  " "   -0.410            -276.764 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380530373 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682380530381 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682380530518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682380530521 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682380530521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.342 " "Worst-case setup slack is -3.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.342           -1471.326 CLOCK_50  " "   -3.342           -1471.326 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380530523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CLOCK_50  " "    0.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380530527 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682380530528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682380530530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.446 " "Worst-case minimum pulse width slack is -0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -329.232 CLOCK_50  " "   -0.446            -329.232 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682380530532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682380530532 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682380531792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682380531793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5236 " "Peak virtual memory: 5236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682380531839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 20:55:31 2023 " "Processing ended: Mon Apr 24 20:55:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682380531839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682380531839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682380531839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682380531839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682380532486 ""}
