##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for debugSerial_IntClock
		4.3::Critical Path Report for gpsSerial_IntClock
		4.4::Critical Path Report for xbeeSerial_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. xbeeSerial_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. debugSerial_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. gpsSerial_IntClock:R)
		5.5::Critical Path Report for (xbeeSerial_IntClock:R vs. xbeeSerial_IntClock:R)
		5.6::Critical Path Report for (debugSerial_IntClock:R vs. debugSerial_IntClock:R)
		5.7::Critical Path Report for (gpsSerial_IntClock:R vs. gpsSerial_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                  | Frequency: 39.13 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: debugSerial_IntClock       | Frequency: 45.97 MHz  | Target: 0.92 MHz   | 
Clock: gpsSerial_IntClock         | Frequency: 42.59 MHz  | Target: 0.08 MHz   | 
Clock: xbeeSerial_IntClock        | Frequency: 46.20 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             CyBUS_CLK             41666.7          16113       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             debugSerial_IntClock  41666.7          24977       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             gpsSerial_IntClock    41666.7          23829       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             xbeeSerial_IntClock   41666.7          23253       N/A              N/A         N/A              N/A         N/A              N/A         
debugSerial_IntClock  debugSerial_IntClock  1.08333e+006     1061578     N/A              N/A         N/A              N/A         N/A              N/A         
gpsSerial_IntClock    gpsSerial_IntClock    1.30417e+007     13018185    N/A              N/A         N/A              N/A         N/A              N/A         
xbeeSerial_IntClock   xbeeSerial_IntClock   1.08333e+006     1061686     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase             
-----------------  ------------  ---------------------------  
SCL(0)_PAD:out     25373         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out     25537         CyBUS_CLK(fixed-function):R  
Tx(0)_PAD          28569         debugSerial_IntClock:R       
to_gps_rx(0)_PAD   34063         gpsSerial_IntClock:R         
to_xbee_tx(0)_PAD  32057         xbeeSerial_IntClock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 39.13 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21323
-------------------------------------   ----- 
End-of-path arrival time (ps)           21323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3673   9593  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14723  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14723  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18023  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18023  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21323  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21323  16113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for debugSerial_IntClock
**************************************************
Clock: debugSerial_IntClock
Frequency: 45.97 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debugSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061578p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16395
-------------------------------------   ----- 
End-of-path arrival time (ps)           16395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q     macrocell47   1250   1250  1061578  RISE       1
\debugSerial:BUART:rx_counter_load\/main_0  macrocell13   7429   8679  1061578  RISE       1
\debugSerial:BUART:rx_counter_load\/q       macrocell13   3350  12029  1061578  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/load   count7cell    4366  16395  1061578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for gpsSerial_IntClock
************************************************
Clock: gpsSerial_IntClock
Frequency: 42.59 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018185p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17292
-------------------------------------   ----- 
End-of-path arrival time (ps)           17292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13018185  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     9780  11030  13018185  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  14380  13018185  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2911  17292  13018185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for xbeeSerial_IntClock
*************************************************
Clock: xbeeSerial_IntClock
Frequency: 46.20 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061686p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15457
-------------------------------------   ----- 
End-of-path arrival time (ps)           15457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                      macrocell27     1250   1250  1061686  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_0           macrocell2      7986   9236  1061686  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  12586  1061686  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2871  15457  1061686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21323
-------------------------------------   ----- 
End-of-path arrival time (ps)           21323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3673   9593  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14723  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14723  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18023  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18023  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21323  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21323  16113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. xbeeSerial_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23253p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           14944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                              iocell3         2009   2009  23253  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      7292   9301  23253  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  12651  23253  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2293  14944  23253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. debugSerial_IntClock:R)
**********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24977p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13220
-------------------------------------   ----- 
End-of-path arrival time (ps)           13220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell7         1662   1662  24977  RISE       1
\debugSerial:BUART:rx_postpoll\/main_0         macrocell14     5912   7574  24977  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell14     3350  10924  24977  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2296  13220  24977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. gpsSerial_IntClock:R)
********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23829p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14368
-------------------------------------   ----- 
End-of-path arrival time (ps)           14368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                              iocell8         2188   2188  23829  RISE       1
\gpsSerial:BUART:rx_postpoll\/main_1         macrocell22     6541   8729  23829  RISE       1
\gpsSerial:BUART:rx_postpoll\/q              macrocell22     3350  12079  23829  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2289  14368  23829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1


5.5::Critical Path Report for (xbeeSerial_IntClock:R vs. xbeeSerial_IntClock:R)
*******************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061686p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15457
-------------------------------------   ----- 
End-of-path arrival time (ps)           15457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                      macrocell27     1250   1250  1061686  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_0           macrocell2      7986   9236  1061686  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  12586  1061686  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2871  15457  1061686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (debugSerial_IntClock:R vs. debugSerial_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debugSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061578p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16395
-------------------------------------   ----- 
End-of-path arrival time (ps)           16395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q     macrocell47   1250   1250  1061578  RISE       1
\debugSerial:BUART:rx_counter_load\/main_0  macrocell13   7429   8679  1061578  RISE       1
\debugSerial:BUART:rx_counter_load\/q       macrocell13   3350  12029  1061578  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/load   count7cell    4366  16395  1061578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.7::Critical Path Report for (gpsSerial_IntClock:R vs. gpsSerial_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018185p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17292
-------------------------------------   ----- 
End-of-path arrival time (ps)           17292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13018185  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     9780  11030  13018185  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  14380  13018185  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2911  17292  13018185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21323
-------------------------------------   ----- 
End-of-path arrival time (ps)           21323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3673   9593  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14723  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14723  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18023  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18023  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell12   3300  21323  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell13      0  21323  16113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18023
-------------------------------------   ----- 
End-of-path arrival time (ps)           18023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3673   9593  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14723  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14723  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell11   3300  18023  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell12      0  18023  19413  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14723
-------------------------------------   ----- 
End-of-path arrival time (ps)           14723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3673   9593  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell10   5130  14723  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell11      0  14723  22713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23253p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14944
-------------------------------------   ----- 
End-of-path arrival time (ps)           14944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                              iocell3         2009   2009  23253  RISE       1
\xbeeSerial:BUART:rx_postpoll\/main_0         macrocell6      7292   9301  23253  RISE       1
\xbeeSerial:BUART:rx_postpoll\/q              macrocell6      3350  12651  23253  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2293  14944  23253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23829p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14368
-------------------------------------   ----- 
End-of-path arrival time (ps)           14368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                              iocell8         2188   2188  23829  RISE       1
\gpsSerial:BUART:rx_postpoll\/main_1         macrocell22     6541   8729  23829  RISE       1
\gpsSerial:BUART:rx_postpoll\/q              macrocell22     3350  12079  23829  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2289  14368  23829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24977p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13220
-------------------------------------   ----- 
End-of-path arrival time (ps)           13220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                       iocell7         1662   1662  24977  RISE       1
\debugSerial:BUART:rx_postpoll\/main_0         macrocell14     5912   7574  24977  RISE       1
\debugSerial:BUART:rx_postpoll\/q              macrocell14     3350  10924  24977  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2296  13220  24977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell11   3675   9595  26012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 26013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell10   3673   9593  26013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 27092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell12   2595   8515  27092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 27094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell13   2593   8513  27094  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \deltaTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \deltaTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13873
-------------------------------------   ----- 
End-of-path arrival time (ps)           13873
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  16113  RISE       1
\deltaTimer:TimerUDB:status_tc\/main_1         macrocell25      2295   8215  27294  RISE       1
\deltaTimer:TimerUDB:status_tc\/q              macrocell25      3350  11565  27294  RISE       1
\deltaTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2308  13873  27294  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:rstSts:stsreg\/clock                   statusicell7        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_115/main_1
Capture Clock  : Net_115/clock_0
Path slack     : 29010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell10    760    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell11      0    760  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell11   1210   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell12      0   1970  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell12   1210   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell13      0   3180  16113  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell13   2740   5920  16113  RISE       1
Net_115/main_1                                 macrocell74      3226   9146  29010  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_115/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:pollcount_0\/main_2
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 29428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell8       2188   2188  23829  RISE       1
\gpsSerial:BUART:pollcount_0\/main_2  macrocell71   6541   8729  29428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_state_2\/main_8
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 29588p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                      iocell8       2188   2188  23829  RISE       1
\gpsSerial:BUART:rx_state_2\/main_8  macrocell67   6380   8568  29588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_last\/main_0
Capture Clock  : \gpsSerial:BUART:rx_last\/clock_0
Path slack     : 29588p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                   iocell8       2188   2188  23829  RISE       1
\gpsSerial:BUART:rx_last\/main_0  macrocell73   6380   8568  29588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_last\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_2\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 29661p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                      iocell3       2009   2009  23253  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_5  macrocell35   6487   8496  29661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:rx_last\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_last\/clock_0
Path slack     : 29661p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                   iocell3       2009   2009  23253  RISE       1
\xbeeSerial:BUART:rx_last\/main_0  macrocell41   6487   8496  29661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_last\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:rx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 29679p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell7       1662   1662  24977  RISE       1
\debugSerial:BUART:rx_state_0\/main_0  macrocell48   6816   8478  29679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 29773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  19877  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell11   4623   5833  29773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell11      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:rx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 29775p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                      iocell3       2009   2009  23253  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_5  macrocell32   6372   8381  29775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : \xbeeSerial:BUART:rx_status_3\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 29775p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb                       iocell3       2009   2009  23253  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_5  macrocell40   6372   8381  29775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 29777p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  19877  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell10   4620   5830  29777  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell10      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30183p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb  iocell3       2009   2009  23253  RISE       1
MODIN1_1/main_2   macrocell38   5964   7973  30183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_xbee_rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30183p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. xbeeSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_xbee_rx(0)/in_clock                                      iocell3             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
to_xbee_rx(0)/fb  iocell3       2009   2009  23253  RISE       1
MODIN1_0/main_2   macrocell39   5964   7973  30183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_state_0\/main_9
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 30343p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                      iocell8       2188   2188  23829  RISE       1
\gpsSerial:BUART:rx_state_0\/main_9  macrocell64   5626   7814  30343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:rx_status_3\/main_6
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 30343p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7814
-------------------------------------   ---- 
End-of-path arrival time (ps)           7814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell8       2188   2188  23829  RISE       1
\gpsSerial:BUART:rx_status_3\/main_6  macrocell72   5626   7814  30343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : to_gps_tx(0)/fb
Path End       : \gpsSerial:BUART:pollcount_1\/main_3
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 30349p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. gpsSerial_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7808
-------------------------------------   ---- 
End-of-path arrival time (ps)           7808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
to_gps_tx(0)/in_clock                                       iocell8             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
to_gps_tx(0)/fb                       iocell8       2188   2188  23829  RISE       1
\gpsSerial:BUART:pollcount_1\/main_3  macrocell70   5620   7808  30349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30633p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb         iocell7       1662   1662  24977  RISE       1
MODIN5_0/main_0  macrocell55   5862   7524  30633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:rx_status_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 30633p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                                iocell7       1662   1662  24977  RISE       1
\debugSerial:BUART:rx_status_3\/main_0  macrocell56   5862   7524  30633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:rx_last\/main_0
Capture Clock  : \debugSerial:BUART:rx_last\/clock_0
Path slack     : 30633p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                            iocell7       1662   1662  24977  RISE       1
\debugSerial:BUART:rx_last\/main_0  macrocell57   5862   7524  30633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_last\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30862p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  19877  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell12   3535   4745  30862  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell12      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \deltaTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1     1210   1210  19877  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell13   3531   4741  30866  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell13      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \debugSerial:BUART:rx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 31496p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6661
-------------------------------------   ---- 
End-of-path arrival time (ps)           6661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell7       1662   1662  24977  RISE       1
\debugSerial:BUART:rx_state_2\/main_0  macrocell51   4999   6661  31496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 31513p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#26 vs. debugSerial_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell7             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb         iocell7       1662   1662  24977  RISE       1
MODIN5_1/main_0  macrocell54   4981   6643  31513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_115/main_0
Capture Clock  : Net_115/clock_0
Path slack     : 34633p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\deltaTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  19877  RISE       1
Net_115/main_0                                            macrocell74    2314   3524  34633  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_115/clock_0                                             macrocell74         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \debugSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061578p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16395
-------------------------------------   ----- 
End-of-path arrival time (ps)           16395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q     macrocell47   1250   1250  1061578  RISE       1
\debugSerial:BUART:rx_counter_load\/main_0  macrocell13   7429   8679  1061578  RISE       1
\debugSerial:BUART:rx_counter_load\/q       macrocell13   3350  12029  1061578  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/load   count7cell    4366  16395  1061578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061686p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15457
-------------------------------------   ----- 
End-of-path arrival time (ps)           15457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                      macrocell27     1250   1250  1061686  RISE       1
\xbeeSerial:BUART:counter_load_not\/main_0           macrocell2      7986   9236  1061686  RISE       1
\xbeeSerial:BUART:counter_load_not\/q                macrocell2      3350  12586  1061686  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2871  15457  1061686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \debugSerial:BUART:sRX:RxSts\/clock
Path slack     : 1063274p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19559
-------------------------------------   ----- 
End-of-path arrival time (ps)           19559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1063274  RISE       1
\debugSerial:BUART:rx_status_4\/main_1                 macrocell15     6087   9667  1063274  RISE       1
\debugSerial:BUART:rx_status_4\/q                      macrocell15     3350  13017  1063274  RISE       1
\debugSerial:BUART:sRX:RxSts\/status_4                 statusicell4    6543  19559  1063274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxSts\/clock
Path slack     : 1064985p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17848
-------------------------------------   ----- 
End-of-path arrival time (ps)           17848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q        macrocell29    1250   1250  1064985  RISE       1
\xbeeSerial:BUART:tx_status_0\/main_4  macrocell3    10925  12175  1064985  RISE       1
\xbeeSerial:BUART:tx_status_0\/q       macrocell3     3350  15525  1064985  RISE       1
\xbeeSerial:BUART:sTX:TxSts\/status_0  statusicell1   2323  17848  1064985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065755p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6190
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11389
-------------------------------------   ----- 
End-of-path arrival time (ps)           11389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q                      macrocell44     1250   1250  1065755  RISE       1
\debugSerial:BUART:counter_load_not\/main_1           macrocell10     4489   5739  1065755  RISE       1
\debugSerial:BUART:counter_load_not\/q                macrocell10     3350   9089  1065755  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2300  11389  1065755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:tx_state_0\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1066258p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13565
-------------------------------------   ----- 
End-of-path arrival time (ps)           13565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1065202  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_3                  macrocell28     9985  13565  1066258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \xbeeSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066511p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11463
-------------------------------------   ----- 
End-of-path arrival time (ps)           11463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q     macrocell31   1250   1250  1066511  RISE       1
\xbeeSerial:BUART:rx_counter_load\/main_0  macrocell5    4589   5839  1066511  RISE       1
\xbeeSerial:BUART:rx_counter_load\/q       macrocell5    3350   9189  1066511  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/load   count7cell    2274  11463  1066511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1067321p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12502
-------------------------------------   ----- 
End-of-path arrival time (ps)           12502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  1062849  RISE       1
\debugSerial:BUART:rx_state_0\/main_5  macrocell48  11252  12502  1067321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:txn\/main_2
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1067605p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12218
-------------------------------------   ----- 
End-of-path arrival time (ps)           12218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q  macrocell28   1250   1250  1065943  RISE       1
\xbeeSerial:BUART:txn\/main_2    macrocell26  10968  12218  1067605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1067648p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12175
-------------------------------------   ----- 
End-of-path arrival time (ps)           12175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1064985  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_3  macrocell27  10925  12175  1067648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1068160p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11664
-------------------------------------   ----- 
End-of-path arrival time (ps)           11664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q      macrocell28   1250   1250  1065943  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_1  macrocell30  10414  11664  1068160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068248p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9076
-------------------------------------   ---- 
End-of-path arrival time (ps)           9076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q                macrocell28     1250   1250  1065943  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7826   9076  1068248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1068303p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11520
-------------------------------------   ----- 
End-of-path arrival time (ps)           11520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1061686  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_0  macrocell29  10270  11520  1068303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1068395p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11428
-------------------------------------   ----- 
End-of-path arrival time (ps)           11428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1068395  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_5  macrocell28  10178  11428  1068395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1068485p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11339
-------------------------------------   ----- 
End-of-path arrival time (ps)           11339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1068395  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_5  macrocell29  10089  11339  1068485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068705p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8618
-------------------------------------   ---- 
End-of-path arrival time (ps)           8618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065815  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   8428   8618  1068705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1068863p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10960
-------------------------------------   ----- 
End-of-path arrival time (ps)           10960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065815  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_2                macrocell30    10770  10960  1068863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1068981p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10842
-------------------------------------   ----- 
End-of-path arrival time (ps)           10842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q      macrocell29   1250   1250  1064985  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_3  macrocell30   9592  10842  1068981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:txn\/main_4
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1068994p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10829
-------------------------------------   ----- 
End-of-path arrival time (ps)           10829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q  macrocell29   1250   1250  1064985  RISE       1
\xbeeSerial:BUART:txn\/main_4    macrocell26   9579  10829  1068994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1069106p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13727
-------------------------------------   ----- 
End-of-path arrival time (ps)           13727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069106  RISE       1
\xbeeSerial:BUART:rx_status_4\/main_1                 macrocell7      2296   5876  1069106  RISE       1
\xbeeSerial:BUART:rx_status_4\/q                      macrocell7      3350   9226  1069106  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_4                 statusicell2    4501  13727  1069106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \debugSerial:BUART:sTX:TxSts\/clock
Path slack     : 1069253p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13580
-------------------------------------   ----- 
End-of-path arrival time (ps)           13580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q        macrocell44    1250   1250  1065755  RISE       1
\debugSerial:BUART:tx_status_0\/main_1  macrocell11    6105   7355  1069253  RISE       1
\debugSerial:BUART:tx_status_0\/q       macrocell11    3350  10705  1069253  RISE       1
\debugSerial:BUART:sTX:TxSts\/status_0  statusicell3   2876  13580  1069253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069345p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q          macrocell36     1250   1250  1069345  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6728   7978  1069345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:txn\/main_5
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1069988p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9835
-------------------------------------   ---- 
End-of-path arrival time (ps)           9835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1069988  RISE       1
\xbeeSerial:BUART:txn\/main_5                      macrocell26     9645   9835  1069988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070298p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7025
-------------------------------------   ---- 
End-of-path arrival time (ps)           7025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q                macrocell44     1250   1250  1065755  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5775   7025  1070298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070359p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q         macrocell47     1250   1250  1061578  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   5714   6964  1070359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1070598p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9226
-------------------------------------   ---- 
End-of-path arrival time (ps)           9226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1061686  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_0  macrocell28   7976   9226  1070598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1070619p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1061578  RISE       1
\debugSerial:BUART:rx_status_3\/main_1   macrocell56   7954   9204  1070619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1070759p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9065
-------------------------------------   ---- 
End-of-path arrival time (ps)           9065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1065943  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_1  macrocell27   7815   9065  1070759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1070934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8890
-------------------------------------   ---- 
End-of-path arrival time (ps)           8890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065815  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_2               macrocell27     8700   8890  1070934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1070985p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q         macrocell51   1250   1250  1062849  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_4  macrocell49   7588   8838  1070985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1070985p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8838
-------------------------------------   ---- 
End-of-path arrival time (ps)           8838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  1062849  RISE       1
\debugSerial:BUART:rx_state_3\/main_4  macrocell50   7588   8838  1070985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071144p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q        macrocell47   1250   1250  1061578  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_0  macrocell53   7429   8679  1071144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071189p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q                macrocell48     1250   1250  1062420  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   4884   6134  1071189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_2
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1071462p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q        macrocell48   1250   1250  1062420  RISE       1
\debugSerial:BUART:rx_status_3\/main_2  macrocell56   7112   8362  1071462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071617p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q          macrocell52     1250   1250  1071617  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4456   5706  1071617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:txn\/main_1
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1071697p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q  macrocell27   1250   1250  1061686  RISE       1
\xbeeSerial:BUART:txn\/main_1    macrocell26   6876   8126  1071697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1071699p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8125
-------------------------------------   ---- 
End-of-path arrival time (ps)           8125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071699  RISE       1
MODIN5_0/main_2                               macrocell55   6185   8125  1071699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \xbeeSerial:BUART:txn\/main_3
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1071819p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8004
-------------------------------------   ---- 
End-of-path arrival time (ps)           8004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1071819  RISE       1
\xbeeSerial:BUART:txn\/main_3                macrocell26     3634   8004  1071819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071841p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q                macrocell43     1250   1250  1066621  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4232   5482  1071841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071844p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5479
-------------------------------------   ---- 
End-of-path arrival time (ps)           5479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q                macrocell32     1250   1250  1066888  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4229   5479  1071844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_0\/main_8
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1071864p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7959
-------------------------------------   ---- 
End-of-path arrival time (ps)           7959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071864  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_8         macrocell32   6019   7959  1071864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_5
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1071883p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q        macrocell51   1250   1250  1062849  RISE       1
\debugSerial:BUART:rx_status_3\/main_5  macrocell56   6691   7941  1071883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_3
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1071892p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7932
-------------------------------------   ---- 
End-of-path arrival time (ps)           7932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071617  RISE       1
\debugSerial:BUART:rx_status_3\/main_3  macrocell56   6682   7932  1071892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071986p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q               macrocell48   1250   1250  1062420  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_1  macrocell53   6587   7837  1071986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_status_3\/main_4
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1071998p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q        macrocell50   1250   1250  1062956  RISE       1
\debugSerial:BUART:rx_status_3\/main_4  macrocell56   6576   7826  1071998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:tx_state_1\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1072115p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7709
-------------------------------------   ---- 
End-of-path arrival time (ps)           7709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1069988  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_4               macrocell27     7519   7709  1072115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \debugSerial:BUART:tx_state_0\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1072221p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7603
-------------------------------------   ---- 
End-of-path arrival time (ps)           7603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1070777  RISE       1
\debugSerial:BUART:tx_state_0\/main_3                  macrocell44     4023   7603  1072221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1072256p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q      macrocell27   1250   1250  1061686  RISE       1
\xbeeSerial:BUART:tx_bitclk\/main_0  macrocell30   6317   7567  1072256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072343p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q                macrocell27     1250   1250  1061686  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3730   4980  1072343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072415p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q               macrocell51   1250   1250  1062849  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_3  macrocell53   6158   7408  1072415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1072469p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7355
-------------------------------------   ---- 
End-of-path arrival time (ps)           7355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  1065755  RISE       1
\debugSerial:BUART:tx_state_2\/main_1  macrocell45   6105   7355  1072469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:txn\/main_2
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1072476p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q  macrocell44   1250   1250  1065755  RISE       1
\debugSerial:BUART:txn\/main_2    macrocell42   6098   7348  1072476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_2\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1072478p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_2\/q       macrocell51   1250   1250  1062849  RISE       1
\debugSerial:BUART:rx_state_2\/main_5  macrocell51   6096   7346  1072478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \debugSerial:BUART:rx_state_0\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072487p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7336
-------------------------------------   ---- 
End-of-path arrival time (ps)           7336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                             macrocell54   1250   1250  1068205  RISE       1
\debugSerial:BUART:rx_state_0\/main_6  macrocell48   6086   7336  1072487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072522p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q               macrocell50   1250   1250  1062956  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/main_2  macrocell53   6052   7302  1072522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_stop1_reg\/clock_0             macrocell53         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \debugSerial:BUART:rx_state_0\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072563p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7261
-------------------------------------   ---- 
End-of-path arrival time (ps)           7261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                             macrocell55   1250   1250  1068263  RISE       1
\debugSerial:BUART:rx_state_0\/main_7  macrocell48   6011   7261  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1072590p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071699  RISE       1
MODIN5_1/main_2                               macrocell54   5294   7234  1072590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072701p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q               macrocell35   1250   1250  1068262  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_3  macrocell37   5872   7122  1072701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1072727p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1068262  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_4  macrocell34   5847   7097  1072727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072772p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7051
-------------------------------------   ---- 
End-of-path arrival time (ps)           7051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1069345  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_2   macrocell32   5801   7051  1072772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1072772p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7051
-------------------------------------   ---- 
End-of-path arrival time (ps)           7051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1069345  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_2  macrocell40   5801   7051  1072772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1072787p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7036
-------------------------------------   ---- 
End-of-path arrival time (ps)           7036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071617  RISE       1
\debugSerial:BUART:rx_state_2\/main_3   macrocell51   5786   7036  1072787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1072815p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7008
-------------------------------------   ---- 
End-of-path arrival time (ps)           7008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071617  RISE       1
\debugSerial:BUART:rx_state_0\/main_3   macrocell48   5758   7008  1072815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1072895p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1061578  RISE       1
\debugSerial:BUART:rx_state_2\/main_1    macrocell51   5678   6928  1072895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_load_fifo\/q
Path End       : \debugSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \debugSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072935p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3130
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7269
-------------------------------------   ---- 
End-of-path arrival time (ps)           7269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_load_fifo\/q            macrocell49     1250   1250  1064095  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   6019   7269  1072935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1073009p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073009  RISE       1
MODIN5_0/main_1                               macrocell55   4875   6815  1073009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073105p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4218
-------------------------------------   ---- 
End-of-path arrival time (ps)           4218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q         macrocell31     1250   1250  1066511  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2968   4218  1073105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \debugSerial:BUART:txn\/main_3
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1073214p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073214  RISE       1
\debugSerial:BUART:txn\/main_3                macrocell42     2239   6609  1073214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1068262  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_4  macrocell32   5299   6549  1073274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073274p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q        macrocell35   1250   1250  1068262  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_4  macrocell40   5299   6549  1073274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \debugSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073289p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -6010
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067379  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   3844   4034  1073289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_3\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073414p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071864  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_5         macrocell34   4470   6410  1073414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \debugSerial:BUART:rx_status_3\/main_6
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1073423p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                              macrocell54   1250   1250  1068205  RISE       1
\debugSerial:BUART:rx_status_3\/main_6  macrocell56   5150   6400  1073423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1073496p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1065943  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_1  macrocell29   5077   6327  1073496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1073509p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6314
-------------------------------------   ---- 
End-of-path arrival time (ps)           6314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1066621  RISE       1
\debugSerial:BUART:tx_state_2\/main_0  macrocell45   5064   6314  1073509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073532p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  1065755  RISE       1
\debugSerial:BUART:tx_state_1\/main_1  macrocell43   5041   6291  1073532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_1
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1073532p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q       macrocell44   1250   1250  1065755  RISE       1
\debugSerial:BUART:tx_state_0\/main_1  macrocell44   5041   6291  1073532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_2\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073544p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073544  RISE       1
\debugSerial:BUART:rx_state_2\/main_7         macrocell51   4340   6280  1073544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073572p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q   macrocell52   1250   1250  1071617  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_2  macrocell49   5002   6252  1073572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_bitclk_enable\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073572p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6252
-------------------------------------   ---- 
End-of-path arrival time (ps)           6252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_bitclk_enable\/q  macrocell52   1250   1250  1071617  RISE       1
\debugSerial:BUART:rx_state_3\/main_2   macrocell50   5002   6252  1073572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1073592p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  1062956  RISE       1
\debugSerial:BUART:rx_state_0\/main_4  macrocell48   4982   6232  1073592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_5
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1073645p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6178
-------------------------------------   ---- 
End-of-path arrival time (ps)           6178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q        macrocell30   1250   1250  1068395  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_5  macrocell27   4928   6178  1073645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_load_fifo\/q
Path End       : \xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \xbeeSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073669p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_load_fifo\/q            macrocell33     1250   1250  1069435  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5284   6534  1073669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_2\/main_8
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073721p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073721  RISE       1
\debugSerial:BUART:rx_state_2\/main_8         macrocell51   4163   6103  1073721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_2\/main_9
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073725p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073725  RISE       1
\debugSerial:BUART:rx_state_2\/main_9         macrocell51   4158   6098  1073725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073739p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1062420  RISE       1
\debugSerial:BUART:rx_state_2\/main_2  macrocell51   4834   6084  1073739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073816p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1061578  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_0  macrocell49   4757   6007  1073816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_0
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1073816p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1061578  RISE       1
\debugSerial:BUART:rx_state_3\/main_0    macrocell50   4757   6007  1073816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1073898p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073009  RISE       1
MODIN5_1/main_1                               macrocell54   3986   5926  1073898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1073915p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1064985  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_4  macrocell28   4658   5908  1073915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1073970p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1066511  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_0  macrocell33   4604   5854  1073970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1073970p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5854
-------------------------------------   ---- 
End-of-path arrival time (ps)           5854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1066511  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_0    macrocell35   4604   5854  1073970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074033p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q         macrocell34   1250   1250  1066573  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_3  macrocell33   4541   5791  1074033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074033p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1066573  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_3  macrocell35   4541   5791  1074033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_0\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1074084p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_0\/q      macrocell44   1250   1250  1065755  RISE       1
\debugSerial:BUART:tx_bitclk\/main_1  macrocell46   4489   5739  1074084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074105p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5718
-------------------------------------   ---- 
End-of-path arrival time (ps)           5718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q               macrocell34   1250   1250  1066573  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_2  macrocell37   4468   5718  1074105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074130p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1069345  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_2   macrocell34   4443   5693  1074130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_0\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074151p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065815  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_2               macrocell28     5482   5672  1074151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074251p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q         macrocell48   1250   1250  1062420  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_1  macrocell49   4322   5572  1074251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074251p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1062420  RISE       1
\debugSerial:BUART:rx_state_3\/main_1  macrocell50   4322   5572  1074251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_2\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1074258p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5566
-------------------------------------   ---- 
End-of-path arrival time (ps)           5566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067379  RISE       1
\debugSerial:BUART:tx_state_2\/main_2               macrocell45     5376   5566  1074258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_4
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074287p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  1062956  RISE       1
\debugSerial:BUART:rx_state_2\/main_4  macrocell51   4286   5536  1074287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1074312p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell54   1250   1250  1068205  RISE       1
MODIN5_1/main_3  macrocell54   4261   5511  1074312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_1
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074333p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_ctrl_mark_last\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_ctrl_mark_last\/q  macrocell47   1250   1250  1061578  RISE       1
\debugSerial:BUART:rx_state_0\/main_1    macrocell48   4240   5490  1074333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:txn\/main_1
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1074334p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q  macrocell43   1250   1250  1066621  RISE       1
\debugSerial:BUART:txn\/main_1    macrocell42   4239   5489  1074334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074349p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q         macrocell32   1250   1250  1066888  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_1  macrocell33   4224   5474  1074349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1074349p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066888  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_1  macrocell35   4224   5474  1074349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074398p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1066621  RISE       1
\debugSerial:BUART:tx_state_1\/main_0  macrocell43   4175   5425  1074398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_0
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074398p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q       macrocell43   1250   1250  1066621  RISE       1
\debugSerial:BUART:tx_state_0\/main_0  macrocell44   4175   5425  1074398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_0\/main_10
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074410p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074410  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_10        macrocell32   3474   5414  1074410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_3\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074415p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074410  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_7         macrocell34   3468   5408  1074415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073544  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_5       macrocell49   3420   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_3\/main_5
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073544  RISE       1
\debugSerial:BUART:rx_state_3\/main_5         macrocell50   3420   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_3\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074564p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074564  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_6         macrocell34   3319   5259  1074564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_0\/main_9
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074565p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5258
-------------------------------------   ---- 
End-of-path arrival time (ps)           5258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074564  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_9         macrocell32   3318   5258  1074565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073721  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_6       macrocell49   3244   5184  1074639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_3\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074639p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073721  RISE       1
\debugSerial:BUART:rx_state_3\/main_6         macrocell50   3244   5184  1074639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1074643p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073725  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_7       macrocell49   3241   5181  1074643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074643p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5181
-------------------------------------   ---- 
End-of-path arrival time (ps)           5181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073725  RISE       1
\debugSerial:BUART:rx_state_3\/main_7         macrocell50   3241   5181  1074643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074648p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5175
-------------------------------------   ---- 
End-of-path arrival time (ps)           5175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q        macrocell31   1250   1250  1066511  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_0  macrocell37   3925   5175  1074648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1066511  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_0    macrocell32   3910   5160  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1066511  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_0   macrocell40   3910   5160  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074669p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1066573  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_3  macrocell34   3905   5155  1074669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074684p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1071699  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_1   macrocell52   3199   5139  1074684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1074702p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_ctrl_mark_last\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_ctrl_mark_last\/q  macrocell31   1250   1250  1066511  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_0    macrocell34   3871   5121  1074702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_0\/q
Path End       : \xbeeSerial:BUART:tx_state_0\/main_1
Capture Clock  : \xbeeSerial:BUART:tx_state_0\/clock_0
Path slack     : 1074829p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_0\/q       macrocell28   1250   1250  1065943  RISE       1
\xbeeSerial:BUART:tx_state_0\/main_1  macrocell28   3744   4994  1074829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_1\/q
Path End       : \xbeeSerial:BUART:tx_state_1\/main_0
Capture Clock  : \xbeeSerial:BUART:tx_state_1\/clock_0
Path slack     : 1074846p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_1\/q       macrocell27   1250   1250  1061686  RISE       1
\xbeeSerial:BUART:tx_state_1\/main_0  macrocell27   3727   4977  1074846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_1\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1074950p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_1\/q      macrocell43   1250   1250  1066621  RISE       1
\debugSerial:BUART:tx_bitclk\/main_0  macrocell46   3623   4873  1074950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1074975p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q      macrocell45   1250   1250  1066645  RISE       1
\debugSerial:BUART:tx_bitclk\/main_3  macrocell46   3599   4849  1074975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1074983p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell38   1250   1250  1068594  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_6  macrocell32   3591   4841  1074983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1074983p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                             macrocell38   1250   1250  1068594  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_6  macrocell40   3591   4841  1074983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1066645  RISE       1
\debugSerial:BUART:tx_state_1\/main_3  macrocell43   3567   4817  1075006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1066645  RISE       1
\debugSerial:BUART:tx_state_0\/main_4  macrocell44   3567   4817  1075006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075076p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q       macrocell34   1250   1250  1066573  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_3  macrocell32   3498   4748  1075076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_3\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_3
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075076p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_3\/q        macrocell34   1250   1250  1066573  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_3  macrocell40   3498   4748  1075076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075126p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066888  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_1  macrocell32   3447   4697  1075126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075126p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q        macrocell32   1250   1250  1066888  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_1  macrocell40   3447   4697  1075126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1075128p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  1068263  RISE       1
MODIN5_1/main_4  macrocell54   3445   4695  1075128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075133p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4690
-------------------------------------   ---- 
End-of-path arrival time (ps)           4690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q               macrocell32   1250   1250  1066888  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/main_1  macrocell37   3440   4690  1075133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_1\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1075147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067379  RISE       1
\debugSerial:BUART:tx_state_1\/main_2               macrocell43     4487   4677  1075147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1075147p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067379  RISE       1
\debugSerial:BUART:tx_state_0\/main_2               macrocell44     4487   4677  1075147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075201p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1075201  RISE       1
\debugSerial:BUART:tx_state_2\/main_5  macrocell45   3372   4622  1075201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:txn\/main_6
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1075212p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q  macrocell46   1250   1250  1075201  RISE       1
\debugSerial:BUART:txn\/main_6   macrocell42   3361   4611  1075212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \debugSerial:BUART:rx_state_0\/main_8
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075241p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1073544  RISE       1
\debugSerial:BUART:rx_state_0\/main_8         macrocell48   2642   4582  1075241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_0\/q
Path End       : \xbeeSerial:BUART:rx_state_3\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075265p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_0\/q       macrocell32   1250   1250  1066888  RISE       1
\xbeeSerial:BUART:rx_state_3\/main_1  macrocell34   3308   4558  1075265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_state_0\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075275p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell39   1250   1250  1068761  RISE       1
\xbeeSerial:BUART:rx_state_0\/main_7  macrocell32   3298   4548  1075275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \xbeeSerial:BUART:rx_status_3\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_status_3\/clock_0
Path slack     : 1075275p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                             macrocell39   1250   1250  1068761  RISE       1
\xbeeSerial:BUART:rx_status_3\/main_7  macrocell40   3298   4548  1075275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_bitclk\/q
Path End       : \xbeeSerial:BUART:txn\/main_6
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1075307p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_bitclk\/q  macrocell30   1250   1250  1068395  RISE       1
\xbeeSerial:BUART:txn\/main_6   macrocell26   3267   4517  1075307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074410  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_7       macrocell33   2567   4507  1075316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbeeSerial:BUART:rx_state_2\/main_9
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074410  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_9         macrocell35   2567   4507  1075316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075318p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071864  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_5       macrocell33   2565   4505  1075318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbeeSerial:BUART:rx_state_2\/main_7
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075318p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071864  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_7         macrocell35   2565   4505  1075318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \debugSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075472p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q         macrocell50   1250   1250  1062956  RISE       1
\debugSerial:BUART:rx_load_fifo\/main_3  macrocell49   3102   4352  1075472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_load_fifo\/clock_0                   macrocell49         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_3\/q
Path End       : \debugSerial:BUART:rx_state_3\/main_3
Capture Clock  : \debugSerial:BUART:rx_state_3\/clock_0
Path slack     : 1075472p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_3\/q       macrocell50   1250   1250  1062956  RISE       1
\debugSerial:BUART:rx_state_3\/main_3  macrocell50   3102   4352  1075472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_3\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \debugSerial:BUART:rx_state_0\/main_9
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075552p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1073721  RISE       1
\debugSerial:BUART:rx_state_0\/main_9         macrocell48   2332   4272  1075552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \debugSerial:BUART:rx_state_0\/main_10
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075555p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4268
-------------------------------------   ---- 
End-of-path arrival time (ps)           4268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1073725  RISE       1
\debugSerial:BUART:rx_state_0\/main_10        macrocell48   2328   4268  1075555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_status_3\/q
Path End       : \debugSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \debugSerial:BUART:sRX:RxSts\/clock
Path slack     : 1075574p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_status_3\/q       macrocell56    1250   1250  1075574  RISE       1
\debugSerial:BUART:sRX:RxSts\/status_3  statusicell4   6009   7259  1075574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073009  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_0   macrocell52   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \debugSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \debugSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075585p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075585  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/main_2   macrocell52   2298   4238  1075585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_bitclk_enable\/clock_0               macrocell52         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075609p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074564  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_6       macrocell33   2274   4214  1075609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbeeSerial:BUART:rx_state_2\/main_8
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075609p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074564  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_8         macrocell35   2274   4214  1075609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075617p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075617  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_1   macrocell36   2266   4206  1075617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075617p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075617  RISE       1
MODIN1_1/main_1                              macrocell38   2266   4206  1075617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075617p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075617  RISE       1
MODIN1_0/main_1                              macrocell39   2266   4206  1075617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075620p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075620  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_2   macrocell36   2263   4203  1075620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbeeSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \xbeeSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075622  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/main_0   macrocell36   2262   4202  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075622  RISE       1
MODIN1_1/main_0                              macrocell38   2262   4202  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1075622p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075622  RISE       1
MODIN1_0/main_0                              macrocell39   2262   4202  1075622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \debugSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \debugSerial:BUART:tx_bitclk\/clock_0
Path slack     : 1075709p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  1067379  RISE       1
\debugSerial:BUART:tx_bitclk\/main_2                macrocell46     3924   4114  1075709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_last\/q
Path End       : \debugSerial:BUART:rx_state_2\/main_6
Capture Clock  : \debugSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075716p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_last\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_last\/q          macrocell57   1250   1250  1075716  RISE       1
\debugSerial:BUART:rx_state_2\/main_6  macrocell51   2857   4107  1075716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_2\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1075726p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell38   1250   1250  1068594  RISE       1
MODIN1_1/main_3  macrocell38   2847   4097  1075726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1075738p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q         macrocell35   1250   1250  1068262  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_4  macrocell33   2836   4086  1075738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_state_2\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_4
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1075738p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_state_2\/q       macrocell35   1250   1250  1068262  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_4  macrocell35   2836   4086  1075738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:txn\/q
Path End       : \debugSerial:BUART:txn\/main_0
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1075872p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:txn\/q       macrocell42   1250   1250  1075872  RISE       1
\debugSerial:BUART:txn\/main_0  macrocell42   2701   3951  1075872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:txn\/main_4
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1075888p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q  macrocell45   1250   1250  1066645  RISE       1
\debugSerial:BUART:txn\/main_4    macrocell42   2685   3935  1075888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_state_2\/q
Path End       : \debugSerial:BUART:tx_state_2\/main_3
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1075901p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_state_2\/q       macrocell45   1250   1250  1066645  RISE       1
\debugSerial:BUART:tx_state_2\/main_3  macrocell45   2672   3922  1075901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:rx_state_0\/q
Path End       : \debugSerial:BUART:rx_state_0\/main_2
Capture Clock  : \debugSerial:BUART:rx_state_0\/clock_0
Path slack     : 1075947p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:rx_state_0\/q       macrocell48   1250   1250  1062420  RISE       1
\debugSerial:BUART:rx_state_0\/main_2  macrocell48   2627   3877  1075947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell55   1250   1250  1068263  RISE       1
MODIN5_0/main_3  macrocell55   2545   3795  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \debugSerial:BUART:rx_status_3\/main_7
Capture Clock  : \debugSerial:BUART:rx_status_3\/clock_0
Path slack     : 1076029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                              macrocell55   1250   1250  1068263  RISE       1
\debugSerial:BUART:rx_status_3\/main_7  macrocell56   2545   3795  1076029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:rx_status_3\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 1076049p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1068761  RISE       1
MODIN1_1/main_4  macrocell38   2524   3774  1076049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 1076049p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell39   1250   1250  1068761  RISE       1
MODIN1_0/main_3  macrocell39   2524   3774  1076049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 1076052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q   macrocell36   1250   1250  1069345  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/main_2  macrocell33   2522   3772  1076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_bitclk_enable\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1076052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_bitclk_enable\/q  macrocell36   1250   1250  1069345  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_2   macrocell35   2522   3772  1076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_2\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_2\/clock_0
Path slack     : 1076243p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076243  RISE       1
\debugSerial:BUART:tx_state_2\/main_4               macrocell45     3390   3580  1076243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:txn\/main_5
Capture Clock  : \debugSerial:BUART:txn\/clock_0
Path slack     : 1076252p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076243  RISE       1
\debugSerial:BUART:txn\/main_5                      macrocell42     3382   3572  1076252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:txn\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_1\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1075201  RISE       1
\debugSerial:BUART:tx_state_1\/main_5  macrocell43   2308   3558  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:tx_bitclk\/q
Path End       : \debugSerial:BUART:tx_state_0\/main_5
Capture Clock  : \debugSerial:BUART:tx_state_0\/clock_0
Path slack     : 1076265p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_bitclk\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\debugSerial:BUART:tx_bitclk\/q        macrocell46   1250   1250  1075201  RISE       1
\debugSerial:BUART:tx_state_0\/main_5  macrocell44   2308   3558  1076265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:txn\/q
Path End       : \xbeeSerial:BUART:txn\/main_0
Capture Clock  : \xbeeSerial:BUART:txn\/clock_0
Path slack     : 1076286p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:txn\/q       macrocell26   1250   1250  1076286  RISE       1
\xbeeSerial:BUART:txn\/main_0  macrocell26   2288   3538  1076286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:tx_state_2\/q
Path End       : \xbeeSerial:BUART:tx_state_2\/main_3
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1076323p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:tx_state_2\/q       macrocell29   1250   1250  1064985  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_3  macrocell29   2250   3500  1076323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_last\/q
Path End       : \xbeeSerial:BUART:rx_state_2\/main_6
Capture Clock  : \xbeeSerial:BUART:rx_state_2\/clock_0
Path slack     : 1076332p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_last\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_last\/q          macrocell41   1250   1250  1076332  RISE       1
\xbeeSerial:BUART:rx_state_2\/main_6  macrocell35   2241   3491  1076332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbeeSerial:BUART:tx_state_2\/main_4
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1077085p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2738
-------------------------------------   ---- 
End-of-path arrival time (ps)           2738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1069988  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_4               macrocell29     2548   2738  1077085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \debugSerial:BUART:tx_state_1\/main_4
Capture Clock  : \debugSerial:BUART:tx_state_1\/clock_0
Path slack     : 1077311p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (debugSerial_IntClock:R#1 vs. debugSerial_IntClock:R#2)   1083333
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2513
-------------------------------------   ---- 
End-of-path arrival time (ps)           2513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\debugSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  1076243  RISE       1
\debugSerial:BUART:tx_state_1\/main_4               macrocell43     2323   2513  1077311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\debugSerial:BUART:tx_state_1\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbeeSerial:BUART:tx_state_2\/main_2
Capture Clock  : \xbeeSerial:BUART:tx_state_2\/clock_0
Path slack     : 1077391p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2432
-------------------------------------   ---- 
End-of-path arrival time (ps)           2432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065815  RISE       1
\xbeeSerial:BUART:tx_state_2\/main_2               macrocell29     2242   2432  1077391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbeeSerial:BUART:rx_status_3\/q
Path End       : \xbeeSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \xbeeSerial:BUART:sRX:RxSts\/clock
Path slack     : 1079259p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (xbeeSerial_IntClock:R#1 vs. xbeeSerial_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:rx_status_3\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\xbeeSerial:BUART:rx_status_3\/q       macrocell40    1250   1250  1079259  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/status_3  statusicell2   2324   3574  1079259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\xbeeSerial:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018185p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17292
-------------------------------------   ----- 
End-of-path arrival time (ps)           17292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                      macrocell59     1250   1250  13018185  RISE       1
\gpsSerial:BUART:counter_load_not\/main_0           macrocell18     9780  11030  13018185  RISE       1
\gpsSerial:BUART:counter_load_not\/q                macrocell18     3350  14380  13018185  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2911  17292  13018185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:sRX:RxBitCounter\/load
Capture Clock  : \gpsSerial:BUART:sRX:RxBitCounter\/clock
Path slack     : 13019529p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16778
-------------------------------------   ----- 
End-of-path arrival time (ps)           16778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q     macrocell63   1250   1250  13019529  RISE       1
\gpsSerial:BUART:rx_counter_load\/main_0  macrocell21   9862  11112  13019529  RISE       1
\gpsSerial:BUART:rx_counter_load\/q       macrocell21   3350  14462  13019529  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/load   count7cell    2316  16778  13019529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:sTX:TxSts\/status_0
Capture Clock  : \gpsSerial:BUART:sTX:TxSts\/clock
Path slack     : 13022408p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18758
-------------------------------------   ----- 
End-of-path arrival time (ps)           18758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13022408  RISE       1
\gpsSerial:BUART:tx_status_0\/main_2              macrocell19    12895  13085  13022408  RISE       1
\gpsSerial:BUART:tx_status_0\/q                   macrocell19     3350  16435  13022408  RISE       1
\gpsSerial:BUART:sTX:TxSts\/status_0              statusicell5    2323  18758  13022408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13024533p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q         macrocell63     1250   1250  13019529  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   9873  11123  13024533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_0
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13027063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13019529  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_0  macrocell65   9844  11094  13027063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13027063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11094
-------------------------------------   ----- 
End-of-path arrival time (ps)           11094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13019529  RISE       1
\gpsSerial:BUART:rx_state_3\/main_0    macrocell66   9844  11094  13027063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027204p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8453
-------------------------------------   ---- 
End-of-path arrival time (ps)           8453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13022408  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   8263   8453  13027204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13027311p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13019529  RISE       1
\gpsSerial:BUART:rx_state_0\/main_0    macrocell64   9596  10846  13027311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13027311p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q        macrocell63   1250   1250  13019529  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_0  macrocell69   9596  10846  13027311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_0
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13027311p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13019529  RISE       1
\gpsSerial:BUART:rx_status_3\/main_0   macrocell72   9596  10846  13027311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:sRX:RxSts\/status_4
Capture Clock  : \gpsSerial:BUART:sRX:RxSts\/clock
Path slack     : 13027461p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13705
-------------------------------------   ----- 
End-of-path arrival time (ps)           13705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13027461  RISE       1
\gpsSerial:BUART:rx_status_4\/main_1                 macrocell23     2288   5868  13027461  RISE       1
\gpsSerial:BUART:rx_status_4\/q                      macrocell23     3350   9218  13027461  RISE       1
\gpsSerial:BUART:sRX:RxSts\/status_4                 statusicell6    4488  13705  13027461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_bitclk\/main_2
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13027852p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10305
-------------------------------------   ----- 
End-of-path arrival time (ps)           10305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13022408  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_2                macrocell62    10115  10305  13027852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13027942p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10215
-------------------------------------   ----- 
End-of-path arrival time (ps)           10215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13027942  RISE       1
\gpsSerial:BUART:tx_state_2\/main_4               macrocell61    10025  10215  13027942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13028489p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9668
-------------------------------------   ---- 
End-of-path arrival time (ps)           9668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13027942  RISE       1
\gpsSerial:BUART:tx_state_1\/main_4               macrocell59     9478   9668  13028489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_ctrl_mark_last\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13028750p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9406
-------------------------------------   ---- 
End-of-path arrival time (ps)           9406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_ctrl_mark_last\/clock_0                macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_ctrl_mark_last\/q  macrocell63   1250   1250  13019529  RISE       1
\gpsSerial:BUART:rx_state_2\/main_0    macrocell67   8156   9406  13028750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \gpsSerial:BUART:txn\/main_5
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13028937p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9219
-------------------------------------   ---- 
End-of-path arrival time (ps)           9219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13027942  RISE       1
\gpsSerial:BUART:txn\/main_5                      macrocell58     9029   9219  13028937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028953p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6703
-------------------------------------   ---- 
End-of-path arrival time (ps)           6703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q                macrocell64     1250   1250  13024358  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   5453   6703  13028953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13029680p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13022408  RISE       1
\gpsSerial:BUART:tx_state_0\/main_2               macrocell60     8286   8476  13029680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13029680p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13022408  RISE       1
\gpsSerial:BUART:tx_state_2\/main_2               macrocell61     8286   8476  13029680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \gpsSerial:BUART:tx_state_1\/main_2
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13029681p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8476
-------------------------------------   ---- 
End-of-path arrival time (ps)           8476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13022408  RISE       1
\gpsSerial:BUART:tx_state_1\/main_2               macrocell59     8286   8476  13029681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_3
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13029750p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q      macrocell61   1250   1250  13018622  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_3  macrocell62   7156   8406  13029750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029975p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q                macrocell59     1250   1250  13018185  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   4431   5681  13029975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:pollcount_1\/main_2
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13030212p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  13025591  RISE       1
\gpsSerial:BUART:pollcount_1\/main_2  macrocell70   6694   7944  13030212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_8
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13030226p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q      macrocell70   1250   1250  13025591  RISE       1
\gpsSerial:BUART:rx_state_0\/main_8  macrocell64   6681   7931  13030226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_1\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13030226p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7931
-------------------------------------   ---- 
End-of-path arrival time (ps)           7931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_1\/q       macrocell70   1250   1250  13025591  RISE       1
\gpsSerial:BUART:rx_status_3\/main_5  macrocell72   6681   7931  13030226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \gpsSerial:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5342
-------------------------------------   ---- 
End-of-path arrival time (ps)           5342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q                macrocell60     1250   1250  13018749  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4092   5342  13030314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_1
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13030877p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q         macrocell64   1250   1250  13024358  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_1  macrocell65   6029   7279  13030877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13030877p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7279
-------------------------------------   ---- 
End-of-path arrival time (ps)           7279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13024358  RISE       1
\gpsSerial:BUART:rx_state_3\/main_1  macrocell66   6029   7279  13030877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13030958p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13024358  RISE       1
\gpsSerial:BUART:rx_state_0\/main_1  macrocell64   5949   7199  13030958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030958p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q               macrocell64   1250   1250  13024358  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_1  macrocell69   5949   7199  13030958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_1
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13030958p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7199
-------------------------------------   ---- 
End-of-path arrival time (ps)           7199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q        macrocell64   1250   1250  13024358  RISE       1
\gpsSerial:BUART:rx_status_3\/main_1  macrocell72   5949   7199  13030958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \gpsSerial:BUART:tx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13031080p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7077
-------------------------------------   ---- 
End-of-path arrival time (ps)           7077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13024237  RISE       1
\gpsSerial:BUART:tx_state_0\/main_3                  macrocell60     3497   7077  13031080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031174p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031174  RISE       1
\gpsSerial:BUART:rx_state_2\/main_2   macrocell67   5732   6982  13031174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031204p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q          macrocell68     1250   1250  13031174  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   3203   4453  13031204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \gpsSerial:BUART:txn\/main_3
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13031474p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13031474  RISE       1
\gpsSerial:BUART:txn\/main_3                macrocell58     2313   6683  13031474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13031770p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13018185  RISE       1
\gpsSerial:BUART:tx_state_0\/main_0  macrocell60   5137   6387  13031770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13031770p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13018185  RISE       1
\gpsSerial:BUART:tx_state_2\/main_0  macrocell61   5137   6387  13031770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_0
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13031771p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6385
-------------------------------------   ---- 
End-of-path arrival time (ps)           6385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q       macrocell59   1250   1250  13018185  RISE       1
\gpsSerial:BUART:tx_state_1\/main_0  macrocell59   5135   6385  13031771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031872p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031872  RISE       1
\gpsSerial:BUART:rx_state_2\/main_5         macrocell67   4344   6284  13031872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_2\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13031875p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6282
-------------------------------------   ---- 
End-of-path arrival time (ps)           6282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031875  RISE       1
\gpsSerial:BUART:rx_state_2\/main_6         macrocell67   4342   6282  13031875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_1
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13031898p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q      macrocell60   1250   1250  13018749  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_1  macrocell62   5008   6258  13031898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_2\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13032058p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032058  RISE       1
\gpsSerial:BUART:rx_state_2\/main_7         macrocell67   4159   6099  13032058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032095p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031174  RISE       1
\gpsSerial:BUART:rx_state_0\/main_2   macrocell64   4812   6062  13032095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13032095p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031174  RISE       1
\gpsSerial:BUART:rx_status_3\/main_2  macrocell72   4812   6062  13032095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:tx_bitclk\/main_0
Capture Clock  : \gpsSerial:BUART:tx_bitclk\/clock_0
Path slack     : 13032165p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q      macrocell59   1250   1250  13018185  RISE       1
\gpsSerial:BUART:tx_bitclk\/main_0  macrocell62   4742   5992  13032165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13032280p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13026586  RISE       1
\gpsSerial:BUART:rx_state_2\/main_3  macrocell67   4626   5876  13032280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13032288p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13018749  RISE       1
\gpsSerial:BUART:tx_state_0\/main_1  macrocell60   4618   5868  13032288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13032288p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13018749  RISE       1
\gpsSerial:BUART:tx_state_2\/main_1  macrocell61   4618   5868  13032288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:pollcount_1\/main_0
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13032471p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5686
-------------------------------------   ---- 
End-of-path arrival time (ps)           5686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032471  RISE       1
\gpsSerial:BUART:pollcount_1\/main_0        macrocell70   3746   5686  13032471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:pollcount_1\/main_1
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13032475p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032475  RISE       1
\gpsSerial:BUART:pollcount_1\/main_1        macrocell70   3741   5681  13032475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:txn\/main_4
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13032500p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q  macrocell61   1250   1250  13018622  RISE       1
\gpsSerial:BUART:txn\/main_4    macrocell58   4407   5657  13032500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_4
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13032502p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13018622  RISE       1
\gpsSerial:BUART:tx_state_0\/main_4  macrocell60   4405   5655  13032502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13032502p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13018622  RISE       1
\gpsSerial:BUART:tx_state_2\/main_3  macrocell61   4405   5655  13032502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_2\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_3
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13032505p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_2\/q       macrocell61   1250   1250  13018622  RISE       1
\gpsSerial:BUART:tx_state_1\/main_3  macrocell59   4402   5652  13032505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_0\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_1
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13032559p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_0\/q       macrocell64   1250   1250  13024358  RISE       1
\gpsSerial:BUART:rx_state_2\/main_1  macrocell67   4348   5598  13032559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_4
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13032645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q         macrocell67   1250   1250  13025109  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_4  macrocell65   4261   5511  13032645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13032645p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5511
-------------------------------------   ---- 
End-of-path arrival time (ps)           5511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13025109  RISE       1
\gpsSerial:BUART:rx_state_3\/main_4  macrocell66   4261   5511  13032645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_load_fifo\/q
Path End       : \gpsSerial:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \gpsSerial:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032712p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_load_fifo\/q            macrocell65     1250   1250  13028528  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   4575   5825  13032712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:txn\/main_2
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13032725p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q  macrocell60   1250   1250  13018749  RISE       1
\gpsSerial:BUART:txn\/main_2    macrocell58   4181   5431  13032725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_0\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_1
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13032732p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_0\/q       macrocell60   1250   1250  13018749  RISE       1
\gpsSerial:BUART:tx_state_1\/main_1  macrocell59   4175   5425  13032732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032791p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031872  RISE       1
\gpsSerial:BUART:rx_state_0\/main_5         macrocell64   3426   5366  13032791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_0\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032793p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031875  RISE       1
\gpsSerial:BUART:rx_state_0\/main_6         macrocell64   3424   5364  13032793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_0\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13032978p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032058  RISE       1
\gpsSerial:BUART:rx_state_0\/main_7         macrocell64   3239   5179  13032978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_state_1\/q
Path End       : \gpsSerial:BUART:txn\/main_1
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13033056p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_state_1\/q  macrocell59   1250   1250  13018185  RISE       1
\gpsSerial:BUART:txn\/main_1    macrocell58   3851   5101  13033056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:txn\/q
Path End       : \gpsSerial:BUART:txn\/main_0
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13033102p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:txn\/q       macrocell58   1250   1250  13033102  RISE       1
\gpsSerial:BUART:txn\/main_0  macrocell58   3805   5055  13033102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033201p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13026586  RISE       1
\gpsSerial:BUART:rx_state_0\/main_3  macrocell64   3705   4955  13033201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033201p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q               macrocell66   1250   1250  13026586  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_2  macrocell69   3705   4955  13033201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033201p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q        macrocell66   1250   1250  13026586  RISE       1
\gpsSerial:BUART:rx_status_3\/main_3  macrocell72   3705   4955  13033201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:pollcount_1\/main_4
Capture Clock  : \gpsSerial:BUART:pollcount_1\/clock_0
Path slack     : 13033321p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13028663  RISE       1
\gpsSerial:BUART:pollcount_1\/main_4  macrocell70   3586   4836  13033321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_1\/clock_0                      macrocell70         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_10
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033332p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13028663  RISE       1
\gpsSerial:BUART:rx_state_0\/main_10  macrocell64   3575   4825  13033332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_7
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033332p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13028663  RISE       1
\gpsSerial:BUART:rx_status_3\/main_7  macrocell72   3575   4825  13033332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:pollcount_0\/main_0
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13033403p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032471  RISE       1
\gpsSerial:BUART:pollcount_0\/main_0        macrocell71   2814   4754  13033403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:pollcount_0\/main_1
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13033404p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032475  RISE       1
\gpsSerial:BUART:pollcount_0\/main_1        macrocell71   2812   4752  13033404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_1
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032475  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_1   macrocell68   2796   4736  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_2
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033424p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032471  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_0   macrocell68   2793   4733  13033424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_2
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033424p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q   macrocell68   1250   1250  13031174  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_2  macrocell65   3482   4732  13033424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_bitclk_enable\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_2
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033424p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_bitclk_enable\/q  macrocell68   1250   1250  13031174  RISE       1
\gpsSerial:BUART:rx_state_3\/main_2   macrocell66   3482   4732  13033424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_5
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033543p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031872  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_5       macrocell65   2674   4614  13033543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_6
Path End       : \gpsSerial:BUART:rx_state_3\/main_5
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033543p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031872  RISE       1
\gpsSerial:BUART:rx_state_3\/main_5         macrocell66   2674   4614  13033543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_6
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033546p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031875  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_6       macrocell65   2670   4610  13033546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_5
Path End       : \gpsSerial:BUART:rx_state_3\/main_6
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033546p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031875  RISE       1
\gpsSerial:BUART:rx_state_3\/main_6         macrocell66   2670   4610  13033546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:txn\/main_6
Capture Clock  : \gpsSerial:BUART:txn\/clock_0
Path slack     : 13033671p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q  macrocell62   1250   1250  13033671  RISE       1
\gpsSerial:BUART:txn\/main_6   macrocell58   3236   4486  13033671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:txn\/clock_0                              macrocell58         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_0\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_0\/clock_0
Path slack     : 13033686p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13033671  RISE       1
\gpsSerial:BUART:tx_state_0\/main_5  macrocell60   3221   4471  13033686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_0\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_2\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_2\/clock_0
Path slack     : 13033686p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13033671  RISE       1
\gpsSerial:BUART:tx_state_2\/main_5  macrocell61   3221   4471  13033686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_2\/clock_0                       macrocell61         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:tx_bitclk\/q
Path End       : \gpsSerial:BUART:tx_state_1\/main_5
Capture Clock  : \gpsSerial:BUART:tx_state_1\/clock_0
Path slack     : 13033687p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_bitclk\/clock_0                        macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:tx_bitclk\/q        macrocell62   1250   1250  13033671  RISE       1
\gpsSerial:BUART:tx_state_1\/main_5  macrocell59   3219   4469  13033687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:tx_state_1\/clock_0                       macrocell59         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_0\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_0\/clock_0
Path slack     : 13033704p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13025109  RISE       1
\gpsSerial:BUART:rx_state_0\/main_4  macrocell64   3203   4453  13033704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_0\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033704p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q               macrocell67   1250   1250  13025109  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/main_3  macrocell69   3203   4453  13033704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_stop1_reg\/clock_0               macrocell69         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_status_3\/main_4
Capture Clock  : \gpsSerial:BUART:rx_status_3\/clock_0
Path slack     : 13033704p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q        macrocell67   1250   1250  13025109  RISE       1
\gpsSerial:BUART:rx_status_3\/main_4  macrocell72   3203   4453  13033704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_0
Path End       : \gpsSerial:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \gpsSerial:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033893p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033893  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/main_2   macrocell68   2324   4264  13033893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_bitclk_enable\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_7
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032058  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_7       macrocell65   2319   4259  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:sRX:RxBitCounter\/count_4
Path End       : \gpsSerial:BUART:rx_state_3\/main_7
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032058  RISE       1
\gpsSerial:BUART:rx_state_3\/main_7         macrocell66   2319   4259  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_load_fifo\/main_3
Capture Clock  : \gpsSerial:BUART:rx_load_fifo\/clock_0
Path slack     : 13034120p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q         macrocell66   1250   1250  13026586  RISE       1
\gpsSerial:BUART:rx_load_fifo\/main_3  macrocell65   2787   4037  13034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_load_fifo\/clock_0                     macrocell65         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_3\/q
Path End       : \gpsSerial:BUART:rx_state_3\/main_3
Capture Clock  : \gpsSerial:BUART:rx_state_3\/clock_0
Path slack     : 13034120p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_3\/q       macrocell66   1250   1250  13026586  RISE       1
\gpsSerial:BUART:rx_state_3\/main_3  macrocell66   2787   4037  13034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_3\/clock_0                       macrocell66         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:pollcount_0\/q
Path End       : \gpsSerial:BUART:pollcount_0\/main_3
Capture Clock  : \gpsSerial:BUART:pollcount_0\/clock_0
Path slack     : 13034262p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:pollcount_0\/q       macrocell71   1250   1250  13028663  RISE       1
\gpsSerial:BUART:pollcount_0\/main_3  macrocell71   2645   3895  13034262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:pollcount_0\/clock_0                      macrocell71         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_last\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_9
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13034605p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_last\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_last\/q          macrocell73   1250   1250  13034605  RISE       1
\gpsSerial:BUART:rx_state_2\/main_9  macrocell67   2301   3551  13034605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_state_2\/q
Path End       : \gpsSerial:BUART:rx_state_2\/main_4
Capture Clock  : \gpsSerial:BUART:rx_state_2\/clock_0
Path slack     : 13034619p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_state_2\/q       macrocell67   1250   1250  13025109  RISE       1
\gpsSerial:BUART:rx_state_2\/main_4  macrocell67   2287   3537  13034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_state_2\/clock_0                       macrocell67         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \gpsSerial:BUART:rx_status_3\/q
Path End       : \gpsSerial:BUART:sRX:RxSts\/status_3
Capture Clock  : \gpsSerial:BUART:sRX:RxSts\/clock
Path slack     : 13037610p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (gpsSerial_IntClock:R#1 vs. gpsSerial_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:rx_status_3\/clock_0                      macrocell72         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\gpsSerial:BUART:rx_status_3\/q       macrocell72    1250   1250  13037610  RISE       1
\gpsSerial:BUART:sRX:RxSts\/status_3  statusicell6   2306   3556  13037610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\gpsSerial:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

