
---------- Begin Simulation Statistics ----------
simSeconds                                   0.683955                       # Number of seconds simulated (Second)
simTicks                                 683954747000                       # Number of ticks simulated (Tick)
finalTick                                683954747000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   6127.79                       # Real time elapsed on the host (Second)
hostTickRate                                111615233                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8709560                       # Number of bytes of host memory used (Byte)
simInsts                                    500000000                       # Number of instructions simulated (Count)
simOps                                      505009725                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    81595                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      82413                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1367909505                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.727143                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.366684                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       533112183                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   256849                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1026195922                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  40966                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             28359289                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          12077889                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               27375                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1366120006                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.751176                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.724416                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1104516911     80.85%     80.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  27924003      2.04%     82.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  27064889      1.98%     84.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  17711319      1.30%     86.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 134664214      9.86%     96.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  20394595      1.49%     97.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   6337603      0.46%     97.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   7699041      0.56%     98.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  19807431      1.45%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1366120006                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  408456      0.32%      0.32% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                1296228      1.01%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     575      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    1      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 1      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    3      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      1.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead              119300608     92.81%     94.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               7533688      5.86%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       228816      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     282706944     27.55%     27.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult     14461478      1.41%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          4120      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          242      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp          124      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          261      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           45      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           20      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            7      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         1614      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            4      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            9      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        20982      0.00%     28.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp        25221      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           44      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        22661      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          169      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     28.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    583242932     56.84%     85.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    145480229     14.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1026195922                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.750193                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                           128539560                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.125258                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3543301101                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               559724731                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       525038580                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  3791274                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 2021567                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         1789156                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1152549044                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     1957622                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    396865                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          171619                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                         1789499                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       89025874                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     145843391                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      7953562                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1580224                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1239387      2.57%      2.57% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       987822      2.05%      4.62% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect       292706      0.61%      5.23% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     44623458     92.59%     97.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       999387      2.07%     99.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        51945      0.11%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       48194705                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       150487      3.97%      3.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       138213      3.64%      7.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        53409      1.41%      9.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      3298112     86.91%     95.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       149329      3.94%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         5098      0.13%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       3794648                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          121      0.05%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        36209     14.09%     14.14% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          695      0.27%     14.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       198071     77.08%     91.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        20508      7.98%     99.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1365      0.53%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       256969                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1088900      2.45%      2.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       849609      1.91%      4.37% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect       239297      0.54%      4.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     41325343     93.07%     97.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       850058      1.91%     99.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        46847      0.11%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     44400054                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            4      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        31186     13.35%     13.35% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          689      0.29%     13.64% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       185350     79.33%     92.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        15090      6.46%     99.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1327      0.57%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       233646                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      5236085     10.86%     10.86% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     41397912     85.90%     96.76% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1239387      2.57%     99.33% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       321321      0.67%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     48194705                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       177405     69.04%     69.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        78858     30.69%     99.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          121      0.05%     99.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          585      0.23%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       256969                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          44623458                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     39613986                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            256969                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss         125436                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       178111                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         78858                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             48194705                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               175930                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                43653140                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.905766                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted          127521                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          344651                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             321321                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            23330                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1239387      2.57%      2.57% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       987822      2.05%      4.62% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect       292706      0.61%      5.23% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     44623458     92.59%     97.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       999387      2.07%     99.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        51945      0.11%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     48194705                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1239387     27.29%     27.29% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        43154      0.95%     28.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect       292706      6.45%     34.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      2888584     63.60%     98.29% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        25789      0.57%     98.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        51945      1.14%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       4541565                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        36209     20.58%     20.58% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     20.58% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       119213     67.76%     88.34% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        20508     11.66%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       175930                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        36209     20.58%     20.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     20.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       119213     67.76%     88.34% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        20508     11.66%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       175930                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       344651                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       321321                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        23330                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         2060                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       346711                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1431015                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1431009                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             342109                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1088900                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1088896                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 4                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        25595227                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          229474                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            200252                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1362688576                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.371765                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.473777                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1249662607     91.71%     91.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        22364725      1.64%     93.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        20093103      1.47%     94.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         8739392      0.64%     95.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         5719830      0.42%     95.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        13674326      1.00%     96.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5492850      0.40%     97.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1910647      0.14%     97.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        35031096      2.57%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1362688576                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         278                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               1088906                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       228810      0.05%      0.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    269263950     53.15%     53.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult     13918710      2.75%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         3974      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          240      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp          123      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          250      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult           34      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc           20      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            7      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         1488      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            4      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            7      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        20000      0.00%     55.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp        21623      0.00%     55.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     55.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        21558      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          152      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     55.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     84819402     16.74%     72.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    138300102     27.30%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    506600454                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      35031096                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            501590729                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              506600454                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      500000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        505009725                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.727143                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.366684                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          223119504                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         463107527                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         84819402                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       138299630                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts           1771293                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       228810      0.05%      0.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    269263950     53.15%     53.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     13918710      2.75%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3974      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          240      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp          123      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          250      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult           34      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc           20      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            7      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc         1488      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            4      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            7      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     55.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        20000      0.00%     55.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp        21623      0.00%     55.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     55.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        21558      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          152      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     55.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     84819402     16.74%     72.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    138300102     27.30%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    506600454                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     44400055                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     43025011                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1375044                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     41325344                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3074711                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1088906                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1088900                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      120285107                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         120285107                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     120285107                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        120285107                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     99760480                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        99760480                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     99760480                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       99760480                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 7210530749670                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 7210530749670                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 7210530749670                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 7210530749670                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    220045587                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     220045587                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    220045587                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    220045587                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.453363                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.453363                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.453363                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.453363                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 72278.428789                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 72278.428789                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 72278.428789                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 72278.428789                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs   1073576440                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        19424                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs     41720941                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          118                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      25.732316                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   164.610169                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     46620553                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          46620553                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     53016024                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      53016024                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     53016024                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     53016024                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     46744456                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     46744456                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     46744456                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     46744456                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 2467698464612                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 2467698464612                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 2467698464612                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 2467698464612                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.212431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.212431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.212431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.212431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 52791.254317                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 52791.254317                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 52791.254317                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 52791.254317                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               46743943                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            5                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            5                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            3                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       196500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       196500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            8                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.375000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.375000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        65500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        65500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       104500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       104500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        52250                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        52250                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     81010949                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        81010949                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       731634                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        731634                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  13317269000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  13317269000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     81742583                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     81742583                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.008950                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.008950                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 18202.091483                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18202.091483                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       477604                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       477604                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       254030                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       254030                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   5209001500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5209001500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003108                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003108                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 20505.458017                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 20505.458017                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data          472                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             472                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data          472                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          472                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.hits::cpu.data         9514                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total         9514                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         1323                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         1323                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data     43297955                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total     43297955                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data        10837                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        10837                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.122082                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.122082                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 32727.101285                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 32727.101285                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data         1323                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total         1323                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data     41974955                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total     41974955                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.122082                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.122082                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 31727.101285                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 31727.101285                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     39264644                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       39264644                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     99027523                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     99027523                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 7197170182715                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 7197170182715                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    138292167                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    138292167                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.716075                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.716075                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 72678.483362                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 72678.483362                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     52538420                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     52538420                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data     46489103                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total     46489103                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 2462447488157                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 2462447488157                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.336166                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.336166                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 52968.272762                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52968.272762                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.977434                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            167030043                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           46744455                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.573259                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              188500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.977434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999956                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999956                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          332                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          180                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1807113023                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1807113023                       # Number of data accesses (Count)
system.cpu.dcache.tags.replInvtagdata               0                       # Number of initial replacements (Count)
system.cpu.dcache.tags.replLocal                    0                       # Number of local replacements (Count)
system.cpu.dcache.tags.replGlobal                   0                       # Number of global replacements (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 38917434                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1235179460                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  74141944                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              17421328                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 459840                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             40977702                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 57505                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              538487768                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                155127                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts          1025799056                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop               1661223                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         46845190                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       583107353                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      145362698                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.749903                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      130186305                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     130225996                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1197095596                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    297173027                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         728470051                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     56342820                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites         1704                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads        67295                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites        24233                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads       1651249                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites       148839                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           42958620                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1271081482                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1033114                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  327                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles             1                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  89307173                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                165622                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1366120006                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.400466                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.521457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1233848688     90.32%     90.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 36269225      2.65%     92.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 24884386      1.82%     94.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  3225500      0.24%     95.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 19038516      1.39%     96.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1873468      0.14%     96.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  4150430      0.30%     96.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1692378      0.12%     96.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 41137415      3.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1366120006                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             541431828                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.395810                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           48194705                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.035232                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     94521523                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       89063305                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          89063305                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      89063305                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         89063305                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       243864                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          243864                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       243864                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         243864                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   4442891497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   4442891497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   4442891497                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   4442891497                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     89307169                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      89307169                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     89307169                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     89307169                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002731                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002731                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002731                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002731                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 18218.726409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 18218.726409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 18218.726409                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 18218.726409                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         2530                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           45                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      56.222222                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       220864                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            220864                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst        22488                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         22488                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst        22488                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        22488                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       221376                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       221376                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       221376                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       221376                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   3902442499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   3902442499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   3902442499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   3902442499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002479                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002479                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002479                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002479                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 17628.119123                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 17628.119123                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 17628.119123                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 17628.119123                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 220864                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     89063305                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        89063305                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       243864                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        243864                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   4442891497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   4442891497                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     89307169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     89307169                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002731                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002731                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 18218.726409                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 18218.726409                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst        22488                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        22488                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       221376                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       221376                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   3902442499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   3902442499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002479                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002479                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 17628.119123                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 17628.119123                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.945826                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             89284681                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             221376                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             403.316895                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               88500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.945826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999894                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999894                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          714678728                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         714678728                       # Number of data accesses (Count)
system.cpu.icache.tags.replInvtagdata               0                       # Number of initial replacements (Count)
system.cpu.icache.tags.replLocal                    0                       # Number of local replacements (Count)
system.cpu.icache.tags.replGlobal                   0                       # Number of global replacements (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    459840                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  156850812                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                212672273                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              535030255                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                11931                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 89025874                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               145843391                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                256848                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    323489                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                212138954                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          23687                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          84084                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       140997                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               225081                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                530933332                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               526827736                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 246270139                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 390429410                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.385133                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.630767                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                     6704072                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 4206472                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 4504                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               23687                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                7543283                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               373612                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache               37436052                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           84819402                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean            123.913167                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           212.853314                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               35201308     41.50%     41.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1523296      1.80%     43.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1901288      2.24%     45.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39              4175989      4.92%     50.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               923210      1.09%     51.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59               748775      0.88%     52.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              1393102      1.64%     54.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              1561112      1.84%     55.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89              1544067      1.82%     57.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99              1840684      2.17%     59.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109            2985844      3.52%     63.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119            1080504      1.27%     64.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             547484      0.65%     65.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139            2108923      2.49%     67.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149            2299651      2.71%     70.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            1716475      2.02%     72.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            1573171      1.85%     74.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            4258821      5.02%     79.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189            3698120      4.36%     83.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199            1222397      1.44%     85.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1281850      1.51%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219            1089996      1.29%     88.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             403011      0.48%     88.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239             306740      0.36%     88.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249             167283      0.20%     89.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              96219      0.11%     89.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             217923      0.26%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             389306      0.46%     89.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289             723380      0.85%     90.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299             252467      0.30%     91.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows          7587006      8.94%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2405                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             84819402                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 459840                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 46388287                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               380752025                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         684596                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  82582602                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             855252656                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              536229460                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  1905                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               32223139                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               34352087                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              815343581                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           474389183                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   982381276                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                706409038                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  1767407                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups                50026                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.committedMaps             447590928                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 26798227                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   54749                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 351                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 115278275                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       1856690430                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1067827102                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                500000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  505009725                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   309                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 217577                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data               31187280                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  31404857                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                217577                       # number of overall hits (Count)
system.l2.overallHits::cpu.data              31187280                       # number of overall hits (Count)
system.l2.overallHits::total                 31404857                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 3799                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             15555780                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                15559579                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                3799                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            15555780                       # number of overall misses (Count)
system.l2.overallMisses::total               15559579                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       372462500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    1891309172500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       1891681635000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      372462500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   1891309172500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      1891681635000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             221376                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           46743060                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              46964436                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            221376                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          46743060                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             46964436                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.017161                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.332793                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.331306                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.017161                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.332793                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.331306                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 98042.247960                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 121582.406829                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    121576.659304                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 98042.247960                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 121582.406829                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   121576.659304                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks             15418405                       # number of writebacks (Count)
system.l2.writebacks::total                  15418405                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             3799                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         15555780                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            15559579                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3799                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        15555780                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           15559579                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    334472500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 1735751402500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   1736085875000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    334472500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 1735751402500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  1736085875000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.017161                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.332793                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.331306                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.017161                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.332793                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.331306                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 88042.247960                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 111582.408757                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 111576.661232                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 88042.247960                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 111582.408757                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 111576.661232                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       15489523                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          293                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            293                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            279                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               279                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         1119                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            1119                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         1398                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          1398                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.800429                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.800429                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         1119                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         1119                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     25798500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     25798500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.800429                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.800429                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 23054.959786                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 23054.959786                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          217577                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             217577                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3799                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3799                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    372462500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    372462500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       221376                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         221376                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.017161                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.017161                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 98042.247960                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 98042.247960                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3799                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3799                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    334472500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    334472500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.017161                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.017161                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 88042.247960                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 88042.247960                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data           30941344                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total              30941344                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data         15547708                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total            15547708                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 1890234905500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   1890234905500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data       46489052                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total          46489052                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.334438                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.334438                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 121576.434642                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 121576.434642                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data     15547708                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total        15547708                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 1734757855500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 1734757855500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.334438                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.334438                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 111576.436572                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 111576.436572                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         245936                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            245936                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         8072                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            8072                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1074267000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1074267000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       254008                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        254008                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.031779                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.031779                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 133085.604559                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 133085.604559                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         8072                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         8072                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    993547000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    993547000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.031779                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.031779                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 123085.604559                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 123085.604559                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       219481                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           219481                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       219481                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       219481                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks     46620553                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total         46620553                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks     46620553                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total     46620553                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 128032.258006                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     93927827                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   15620874                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.012969                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     510.622049                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       100.948469                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     127420.687488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002226                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.555510                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.558176                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024         131072                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  327                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2989                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                24019                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                84277                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                19460                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.571429                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                 2645639650                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                2645639650                       # Number of data accesses (Count)
system.l2.tags.replInvtagdata                  131351                       # Number of initial replacements (Count)
system.l2.tags.replLocal                            0                       # Number of local replacements (Count)
system.l2.tags.replGlobal                    15489523                       # Number of global replacements (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples  15418404.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      3799.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  15555476.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000029406326                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       905397                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       905397                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            37373341                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState           14542704                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    15559577                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                   15418404                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  15559577                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                 15418404                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    302                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      60.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              15559577                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6             15418404                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 5025512                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 5577761                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 3874229                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 1081738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                 128122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                 177960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                 416654                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                 742729                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                 828526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                 838387                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                 840066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                 853897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                 848386                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                 871106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                 879339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                 861761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                1126861                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                 826876                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                 827626                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                 829178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                 830878                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                 833021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                  17754                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                  16669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                  16420                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                  16897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                  18690                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                  20507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                  23612                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                  25782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                  27440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                  29257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                  30996                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                  32635                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                  33031                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                  33135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                  33081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                  33125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                  33531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                  33874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                  33666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                  34529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                  35762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                  35822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                  34225                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                  33960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                  34075                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                  33994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                  34062                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                  34094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                  35219                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                  35303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                  77253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                  74126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                  73081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                 113868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                  67556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                 64856                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                 62803                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                 60809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                 58836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                 57003                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                 54827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                 52823                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                 50999                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                 48995                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                 46672                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                  1028                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       905397                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.185020                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.365690                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    136.742754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047       905396    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::129024-131071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        905397                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       905397                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.029375                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.796288                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.543795                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           744391     82.22%     82.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             2745      0.30%     82.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            50630      5.59%     88.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19            59676      6.59%     94.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20            17440      1.93%     96.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21             1003      0.11%     96.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              392      0.04%     96.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               99      0.01%     96.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               33      0.00%     96.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               19      0.00%     96.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               19      0.00%     96.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               26      0.00%     96.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               32      0.00%     96.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               34      0.00%     96.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30               31      0.00%     96.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               63      0.01%     96.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32               56      0.01%     96.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33              142      0.02%     96.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34              415      0.05%     96.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35             5791      0.64%     97.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36            22353      2.47%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                5      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        905397                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   19328                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               995812928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            986777856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1455963179.38853335                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1442753135.82990599                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  683954727500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      22078.74                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       243136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    995550464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    986774080                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 355485.506996561540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1455579434.701986074448                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1442747614.996814966202                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         3799                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     15555778                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks     15418404                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    162637966                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 1023465123356                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 41264670829984                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     42810.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     65793.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2676325.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       243136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    995569792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      995812928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       243136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       243136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    986777856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    986777856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         3799                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     15555778                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        15559577                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks     15418404                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total       15418404                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         355486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1455607694                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1455963179                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       355486                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        355486                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1442753136                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1442753136                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1442753136                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        355486                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1455607694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2898716315                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             15559275                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts            15418345                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       489496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       485962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       486187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       485899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       486151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       485822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       485813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       485551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       485654                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       486008                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       486397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       486215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       486310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       486310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       488298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       485965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       485805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17       485803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       486254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       486154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       486023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       486270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       486193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23       486117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24       486211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       486268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       486281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27       486013                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28       486159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       486132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30       485796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31       485758                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       481703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       481847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       481803                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       481760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       481988                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       481799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       481747                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       481684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       481718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       481960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       481866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       481862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       481773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       481818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       482297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       481680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16       481693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17       481828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18       481946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19       481741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20       481753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21       481912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22       481726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23       481846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24       482069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25       481945                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26       481959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27       481813                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28       481774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29       481744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30       481495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31       481796                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            751464923022                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           51843504300                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       1023627761322                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                48296.91                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           65788.91                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate             0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate            0.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples     30977620                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean           64                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::64-71     30977620    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total     30977620                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         995793600                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten      986774080                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1455.934920                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1442.747615                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   15.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.58                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               7.51                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate                0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    24156828481.968739                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    42646093358.551376                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   21345370707.091938                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  18186682216.078022                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 59370530754.536087                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 129186899727.931686                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 134057964892.185287                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  428950370138.419800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   627.161917                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 345544088460                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  30745750000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 307664908540                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    24148928683.152397                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    42632147175.256935                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   21332202032.670055                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  18186057066.238113                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 59370530754.536087                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 129084585773.889832                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 134128597875.686432                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  428883049361.508728                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   627.063488                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 345833769480                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  30745750000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 307375227520                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               11871                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty      15418404                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10705                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq           15547706                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp          15547705                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          11871                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           1119                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     46549381                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                46549381                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   1982590720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1982590720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           15560696                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 15560696    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             15560696                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         96468368000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        82526838606                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       30989805                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     15429109                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             475384                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     62038958                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       220864                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           194508                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq          46489052                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp         46489049                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         221376                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        254008                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          1398                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         1398                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       663616                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    140232856                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total              140896472                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     28303360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   5975271040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              6003574400                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        15489523                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 986777920                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          62455357                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000994                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.031518                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                62393252     99.90%     99.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   62105      0.10%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            62455357                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 683954747000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        93806737500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         332065497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       70115287494                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      93930641                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     46964807                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1399                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           60706                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        60706                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
