1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/MultipleAssignments/top.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/MultipleAssignments/top.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/MultipleAssignments/top.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
        |vpiParent:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:32:20, endln:32:28
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:32:30, endln:32:37
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:32:39, endln:32:46
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:32:48, endln:32:57
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:32:59, endln:32:65
          |vpiParent:
          \_enum_typespec: (state), line:32:5, endln:32:74
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:8:14, endln:8:17
      |vpiParent:
      \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:SHIFT
    |vpiFullName:work@top.SHIFT
  |vpiParamAssign:
  \_param_assign: , line:8:18, endln:8:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:8:26, endln:8:27
      |vpiParent:
      \_param_assign: , line:8:18, endln:8:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:8:14, endln:8:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.clk), line:2:17, endln:2:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_i
    |vpiFullName:work@top.wire_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_o
    |vpiFullName:work@top.wire_o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:register_o
    |vpiFullName:work@top.register_o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.register), line:9:21, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:9:3, endln:9:20
      |vpiRange:
      \_range: , line:9:9, endln:9:20
        |vpiParent:
        \_logic_typespec: , line:9:3, endln:9:20
        |vpiLeftRange:
        \_operation: , line:9:10, endln:9:17
          |vpiParent:
          \_range: , line:9:9, endln:9:20
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (SHIFT), line:9:10, endln:9:15
            |vpiParent:
            \_operation: , line:9:10, endln:9:17
            |vpiName:SHIFT
          |vpiOperand:
          \_constant: , line:9:16, endln:9:17
            |vpiParent:
            \_operation: , line:9:10, endln:9:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:18, endln:9:19
          |vpiParent:
          \_range: , line:9:9, endln:9:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:register
    |vpiFullName:work@top.register
    |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:2:17, endln:2:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk.clk), line:2:17, endln:2:20
      |vpiParent:
      \_port: (clk), line:2:17, endln:2:20
      |vpiName:clk
      |vpiFullName:work@top.clk.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:2:17, endln:2:20
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:16
  |vpiPort:
  \_port: (wire_i), line:3:17, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.wire_i.wire_i), line:3:17, endln:3:23
      |vpiParent:
      \_port: (wire_i), line:3:17, endln:3:23
      |vpiName:wire_i
      |vpiFullName:work@top.wire_i.wire_i
      |vpiActual:
      \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiTypedef:
    \_logic_typespec: , line:3:11, endln:3:16
  |vpiPort:
  \_port: (wire_o), line:4:18, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.wire_o.wire_o), line:4:18, endln:4:24
      |vpiParent:
      \_port: (wire_o), line:4:18, endln:4:24
      |vpiName:wire_o
      |vpiFullName:work@top.wire_o.wire_o
      |vpiActual:
      \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:17
  |vpiPort:
  \_port: (register_o), line:5:18, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:register_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.register_o.register_o), line:5:18, endln:5:28
      |vpiParent:
      \_port: (register_o), line:5:18, endln:5:28
      |vpiName:register_o
      |vpiFullName:work@top.register_o.register_o
      |vpiActual:
      \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:17
  |vpiProcess:
  \_always: , line:11:3, endln:17:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiStmt:
    \_event_control: , line:11:13, endln:11:27
      |vpiParent:
      \_always: , line:11:3, endln:17:6
      |vpiCondition:
      \_operation: , line:11:15, endln:11:26
        |vpiParent:
        \_event_control: , line:11:13, endln:11:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.clk), line:11:23, endln:11:26
          |vpiParent:
          \_operation: , line:11:15, endln:11:26
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:17, endln:2:20
      |vpiStmt:
      \_begin: (work@top), line:11:28, endln:17:6
        |vpiParent:
        \_event_control: , line:11:13, endln:11:27
        |vpiFullName:work@top
        |vpiStmt:
        \_for_stmt: (work@top), line:12:7, endln:12:10
          |vpiParent:
          \_begin: (work@top), line:11:28, endln:17:6
          |vpiFullName:work@top
          |vpiForInitStmt:
          \_assign_stmt: , line:12:12, endln:12:27
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiRhs:
            \_operation: , line:12:20, endln:12:27
              |vpiParent:
              \_assign_stmt: , line:12:12, endln:12:27
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.SHIFT), line:12:20, endln:12:25
                |vpiParent:
                \_operation: , line:12:20, endln:12:27
                |vpiName:SHIFT
                |vpiFullName:work@top.SHIFT
              |vpiOperand:
              \_constant: , line:12:26, endln:12:27
                |vpiParent:
                \_operation: , line:12:20, endln:12:27
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_int_var: (work@top.i), line:12:16, endln:12:17
              |vpiParent:
              \_assign_stmt: , line:12:12, endln:12:27
              |vpiTypespec:
              \_int_typespec: , line:12:12, endln:12:15
                |vpiSigned:1
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiSigned:1
          |vpiForIncStmt:
          \_assignment: , line:12:37, endln:12:46
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:12:41, endln:12:46
              |vpiParent:
              \_assignment: , line:12:37, endln:12:46
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.i), line:12:41, endln:12:42
                |vpiParent:
                \_operation: , line:12:41, endln:12:46
                |vpiName:i
                |vpiFullName:work@top.i
                |vpiActual:
                \_int_var: (work@top.i), line:12:16, endln:12:17
              |vpiOperand:
              \_constant: , line:12:45, endln:12:46
                |vpiParent:
                \_operation: , line:12:41, endln:12:46
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@top.i), line:12:37, endln:12:38
              |vpiParent:
              \_assignment: , line:12:37, endln:12:46
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_var: (work@top.i), line:12:16, endln:12:17
          |vpiCondition:
          \_operation: , line:12:29, endln:12:35
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiOpType:19
            |vpiOperand:
            \_ref_obj: (work@top.i), line:12:29, endln:12:30
              |vpiParent:
              \_operation: , line:12:29, endln:12:35
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_var: (work@top.i), line:12:16, endln:12:17
            |vpiOperand:
            \_constant: , line:12:34, endln:12:35
              |vpiParent:
              \_operation: , line:12:29, endln:12:35
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiStmt:
          \_begin: (work@top), line:12:47, endln:14:10
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiFullName:work@top
            |vpiStmt:
            \_assignment: , line:13:11, endln:13:38
              |vpiParent:
              \_begin: (work@top), line:12:47, endln:14:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_bit_select: (work@top.register), line:13:34, endln:13:37
                |vpiParent:
                \_assignment: , line:13:11, endln:13:38
                |vpiName:register
                |vpiFullName:work@top.register
                |vpiIndex:
                \_operation: , line:13:34, endln:13:37
                  |vpiParent:
                  \_bit_select: (work@top.register), line:13:34, endln:13:37
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@top.register.i), line:13:34, endln:13:35
                    |vpiParent:
                    \_operation: , line:13:34, endln:13:37
                    |vpiName:i
                    |vpiFullName:work@top.register.i
                    |vpiActual:
                    \_int_var: (work@top.i), line:12:16, endln:12:17
                  |vpiOperand:
                  \_constant: , line:13:36, endln:13:37
                    |vpiParent:
                    \_operation: , line:13:34, endln:13:37
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
              |vpiLhs:
              \_bit_select: (work@top.register), line:13:11, endln:13:22
                |vpiParent:
                \_assignment: , line:13:11, endln:13:38
                |vpiName:register
                |vpiFullName:work@top.register
                |vpiIndex:
                \_ref_obj: (work@top.i), line:13:20, endln:13:21
                  |vpiParent:
                  \_bit_select: (work@top.register), line:13:11, endln:13:22
                  |vpiName:i
                  |vpiFullName:work@top.i
                  |vpiActual:
                  \_int_var: (work@top.i), line:12:16, endln:12:17
        |vpiStmt:
        \_assignment: , line:15:7, endln:15:27
          |vpiParent:
          \_begin: (work@top), line:11:28, endln:17:6
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@top.wire_i), line:15:21, endln:15:27
            |vpiParent:
            \_assignment: , line:15:7, endln:15:27
            |vpiName:wire_i
            |vpiFullName:work@top.wire_i
            |vpiActual:
            \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
          |vpiLhs:
          \_bit_select: (work@top.register), line:15:7, endln:15:18
            |vpiParent:
            \_assignment: , line:15:7, endln:15:27
            |vpiName:register
            |vpiFullName:work@top.register
            |vpiIndex:
            \_constant: , line:15:16, endln:15:17
              |vpiParent:
              \_bit_select: (work@top.register), line:15:7, endln:15:18
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:16:7, endln:16:38
          |vpiParent:
          \_begin: (work@top), line:11:28, endln:17:6
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@top.register), line:16:30, endln:16:37
            |vpiParent:
            \_assignment: , line:16:7, endln:16:38
            |vpiName:register
            |vpiFullName:work@top.register
            |vpiIndex:
            \_operation: , line:16:30, endln:16:37
              |vpiParent:
              \_bit_select: (work@top.register), line:16:30, endln:16:37
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.register.SHIFT), line:16:30, endln:16:35
                |vpiParent:
                \_operation: , line:16:30, endln:16:37
                |vpiName:SHIFT
                |vpiFullName:work@top.register.SHIFT
              |vpiOperand:
              \_constant: , line:16:36, endln:16:37
                |vpiParent:
                \_operation: , line:16:30, endln:16:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@top.register_o), line:16:7, endln:16:17
            |vpiParent:
            \_assignment: , line:16:7, endln:16:38
            |vpiName:register_o
            |vpiFullName:work@top.register_o
            |vpiActual:
            \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiAlwaysType:3
  |vpiContAssign:
  \_cont_assign: , line:19:10, endln:19:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_ref_obj: (work@top.wire_i), line:19:19, endln:19:25
      |vpiParent:
      \_cont_assign: , line:19:10, endln:19:25
      |vpiName:wire_i
      |vpiFullName:work@top.wire_i
      |vpiActual:
      \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiLhs:
    \_ref_obj: (work@top.wire_o), line:19:10, endln:19:16
      |vpiParent:
      \_cont_assign: , line:19:10, endln:19:25
      |vpiName:wire_o
      |vpiFullName:work@top.wire_o
      |vpiActual:
      \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.register), line:9:21, endln:9:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:9:3, endln:9:20
      |vpiParent:
      \_logic_var: (work@top.register), line:9:21, endln:9:29
      |vpiRange:
      \_range: , line:9:9, endln:9:20
        |vpiParent:
        \_logic_typespec: , line:9:3, endln:9:20
        |vpiLeftRange:
        \_constant: , line:9:10, endln:9:15
          |vpiParent:
          \_range: , line:9:9, endln:9:20
          |vpiDecompile:2
          |vpiSize:64
          |INT:2
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:9:18, endln:9:19
          |vpiParent:
          \_range: , line:9:9, endln:9:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:register
    |vpiFullName:work@top.register
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:9:9, endln:9:20
      |vpiParent:
      \_logic_var: (work@top.register), line:9:21, endln:9:29
      |vpiLeftRange:
      \_constant: , line:9:10, endln:9:15
        |vpiParent:
        \_range: , line:9:9, endln:9:20
        |vpiDecompile:2
        |vpiSize:64
        |INT:2
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:9:18, endln:9:19
        |vpiParent:
        \_range: , line:9:9, endln:9:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: , line:8:14, endln:8:17
      |vpiParent:
      \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
      |vpiSigned:1
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:SHIFT
    |vpiFullName:work@top.SHIFT
  |vpiParamAssign:
  \_param_assign: , line:8:18, endln:8:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_constant: , line:8:26, endln:8:27
      |vpiParent:
      \_param_assign: , line:8:18, endln:8:27
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: , line:8:14, endln:8:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.clk), line:2:17, endln:2:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:2:11, endln:2:16
      |vpiParent:
      \_logic_net: (work@top.clk), line:2:17, endln:2:20
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:3:11, endln:3:16
      |vpiParent:
      \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiName:wire_i
    |vpiFullName:work@top.wire_i
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:4:12, endln:4:17
    |vpiName:wire_o
    |vpiFullName:work@top.wire_o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:5:12, endln:5:17
      |vpiParent:
      \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiName:register_o
    |vpiFullName:work@top.register_o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:2:17, endln:2:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.clk), line:2:17, endln:2:20
      |vpiParent:
      \_port: (clk), line:2:17, endln:2:20
      |vpiName:clk
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_net: (work@top.clk), line:2:17, endln:2:20
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
  |vpiPort:
  \_port: (wire_i), line:3:17, endln:3:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.wire_i), line:3:17, endln:3:23
      |vpiParent:
      \_port: (wire_i), line:3:17, endln:3:23
      |vpiName:wire_i
      |vpiFullName:work@top.wire_i
      |vpiActual:
      \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiTypedef:
    \_logic_typespec: , line:3:11, endln:3:16
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
  |vpiPort:
  \_port: (wire_o), line:4:18, endln:4:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:wire_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.wire_o), line:4:18, endln:4:24
      |vpiParent:
      \_port: (wire_o), line:4:18, endln:4:24
      |vpiName:wire_o
      |vpiFullName:work@top.wire_o
      |vpiActual:
      \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
    |vpiTypedef:
    \_logic_typespec: , line:4:12, endln:4:17
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
  |vpiPort:
  \_port: (register_o), line:5:18, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiName:register_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.register_o), line:5:18, endln:5:28
      |vpiParent:
      \_port: (register_o), line:5:18, endln:5:28
      |vpiName:register_o
      |vpiFullName:work@top.register_o
      |vpiActual:
      \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiTypedef:
    \_logic_typespec: , line:5:12, endln:5:17
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
  |vpiProcess:
  \_always: , line:11:3, endln:17:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiStmt:
    \_event_control: , line:11:13, endln:11:27
      |vpiParent:
      \_always: , line:11:3, endln:17:6
      |vpiCondition:
      \_operation: , line:11:15, endln:11:26
        |vpiParent:
        \_event_control: , line:11:13, endln:11:27
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.clk), line:11:23, endln:11:26
          |vpiParent:
          \_operation: , line:11:15, endln:11:26
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_logic_net: (work@top.clk), line:2:17, endln:2:20
      |vpiStmt:
      \_begin: (work@top), line:11:28, endln:17:6
        |vpiParent:
        \_event_control: , line:11:13, endln:11:27
        |vpiFullName:work@top
        |vpiStmt:
        \_for_stmt: (work@top), line:12:7, endln:12:10
          |vpiParent:
          \_begin: (work@top), line:11:28, endln:17:6
          |vpiFullName:work@top
          |vpiForInitStmt:
          \_assign_stmt: , line:12:12, endln:12:27
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiRhs:
            \_operation: , line:12:20, endln:12:27
              |vpiParent:
              \_assign_stmt: , line:12:12, endln:12:27
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.SHIFT), line:12:20, endln:12:25
                |vpiParent:
                \_operation: , line:12:20, endln:12:27
                |vpiName:SHIFT
                |vpiFullName:work@top.SHIFT
                |vpiActual:
                \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
              |vpiOperand:
              \_constant: , line:12:26, endln:12:27
            |vpiLhs:
            \_int_var: (work@top.i), line:12:16, endln:12:17
              |vpiParent:
              \_assign_stmt: , line:12:12, endln:12:27
              |vpiTypespec:
              \_int_typespec: , line:12:12, endln:12:15
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiSigned:1
          |vpiForIncStmt:
          \_assignment: , line:12:37, endln:12:46
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:12:41, endln:12:46
              |vpiParent:
              \_assignment: , line:12:37, endln:12:46
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.i), line:12:41, endln:12:42
                |vpiParent:
                \_operation: , line:12:41, endln:12:46
                |vpiName:i
                |vpiFullName:work@top.i
                |vpiActual:
                \_int_var: (work@top.i), line:12:16, endln:12:17
              |vpiOperand:
              \_constant: , line:12:45, endln:12:46
            |vpiLhs:
            \_ref_obj: (work@top.i), line:12:37, endln:12:38
              |vpiParent:
              \_assignment: , line:12:37, endln:12:46
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_var: (work@top.i), line:12:16, endln:12:17
          |vpiCondition:
          \_operation: , line:12:29, endln:12:35
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiOpType:19
            |vpiOperand:
            \_ref_obj: (work@top.i), line:12:29, endln:12:30
              |vpiParent:
              \_operation: , line:12:29, endln:12:35
              |vpiName:i
              |vpiFullName:work@top.i
              |vpiActual:
              \_int_var: (work@top.i), line:12:16, endln:12:17
            |vpiOperand:
            \_constant: , line:12:34, endln:12:35
          |vpiStmt:
          \_begin: (work@top), line:12:47, endln:14:10
            |vpiParent:
            \_for_stmt: (work@top), line:12:7, endln:12:10
            |vpiFullName:work@top
            |vpiStmt:
            \_assignment: , line:13:11, endln:13:38
              |vpiParent:
              \_begin: (work@top), line:12:47, endln:14:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_bit_select: (work@top.register), line:13:34, endln:13:37
                |vpiParent:
                \_assignment: , line:13:11, endln:13:38
                |vpiName:register
                |vpiFullName:work@top.register
                |vpiActual:
                \_logic_var: (work@top.register), line:9:21, endln:9:29
                |vpiIndex:
                \_operation: , line:13:34, endln:13:37
                  |vpiParent:
                  \_bit_select: (work@top.register), line:13:34, endln:13:37
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@top.register.i), line:13:34, endln:13:35
                    |vpiParent:
                    \_operation: , line:13:34, endln:13:37
                    |vpiName:i
                    |vpiFullName:work@top.register.i
                    |vpiActual:
                    \_int_var: (work@top.i), line:12:16, endln:12:17
                  |vpiOperand:
                  \_constant: , line:13:36, endln:13:37
              |vpiLhs:
              \_bit_select: (work@top.register), line:13:11, endln:13:22
                |vpiParent:
                \_assignment: , line:13:11, endln:13:38
                |vpiName:register
                |vpiFullName:work@top.register
                |vpiActual:
                \_logic_var: (work@top.register), line:9:21, endln:9:29
                |vpiIndex:
                \_ref_obj: (work@top.i), line:13:20, endln:13:21
                  |vpiParent:
                  \_bit_select: (work@top.register), line:13:11, endln:13:22
                  |vpiName:i
                  |vpiFullName:work@top.i
                  |vpiActual:
                  \_int_var: (work@top.i), line:12:16, endln:12:17
        |vpiStmt:
        \_assignment: , line:15:7, endln:15:27
          |vpiParent:
          \_begin: (work@top), line:11:28, endln:17:6
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@top.wire_i), line:15:21, endln:15:27
            |vpiParent:
            \_assignment: , line:15:7, endln:15:27
            |vpiName:wire_i
            |vpiFullName:work@top.wire_i
            |vpiActual:
            \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
          |vpiLhs:
          \_bit_select: (work@top.register), line:15:7, endln:15:18
            |vpiParent:
            \_assignment: , line:15:7, endln:15:27
            |vpiName:register
            |vpiFullName:work@top.register
            |vpiActual:
            \_logic_var: (work@top.register), line:9:21, endln:9:29
            |vpiIndex:
            \_constant: , line:15:16, endln:15:17
        |vpiStmt:
        \_assignment: , line:16:7, endln:16:38
          |vpiParent:
          \_begin: (work@top), line:11:28, endln:17:6
          |vpiOpType:82
          |vpiRhs:
          \_bit_select: (work@top.register), line:16:30, endln:16:37
            |vpiParent:
            \_assignment: , line:16:7, endln:16:38
            |vpiName:register
            |vpiFullName:work@top.register
            |vpiActual:
            \_logic_var: (work@top.register), line:9:21, endln:9:29
            |vpiIndex:
            \_operation: , line:16:30, endln:16:37
              |vpiParent:
              \_bit_select: (work@top.register), line:16:30, endln:16:37
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@top.register.SHIFT), line:16:30, endln:16:35
                |vpiParent:
                \_operation: , line:16:30, endln:16:37
                |vpiName:SHIFT
                |vpiFullName:work@top.register.SHIFT
                |vpiActual:
                \_parameter: (work@top.SHIFT), line:8:18, endln:8:23
              |vpiOperand:
              \_constant: , line:16:36, endln:16:37
          |vpiLhs:
          \_ref_obj: (work@top.register_o), line:16:7, endln:16:17
            |vpiParent:
            \_assignment: , line:16:7, endln:16:38
            |vpiName:register_o
            |vpiFullName:work@top.register_o
            |vpiActual:
            \_logic_net: (work@top.register_o), line:5:18, endln:5:28
    |vpiAlwaysType:3
  |vpiContAssign:
  \_cont_assign: , line:19:10, endln:19:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/MultipleAssignments/top.sv, line:1:1, endln:21:10
    |vpiRhs:
    \_ref_obj: (work@top.wire_i), line:19:19, endln:19:25
      |vpiParent:
      \_cont_assign: , line:19:10, endln:19:25
      |vpiName:wire_i
      |vpiFullName:work@top.wire_i
      |vpiActual:
      \_logic_net: (work@top.wire_i), line:3:17, endln:3:23
    |vpiLhs:
    \_ref_obj: (work@top.wire_o), line:19:10, endln:19:16
      |vpiParent:
      \_cont_assign: , line:19:10, endln:19:25
      |vpiName:wire_o
      |vpiFullName:work@top.wire_o
      |vpiActual:
      \_logic_net: (work@top.wire_o), line:4:18, endln:4:24
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'SHIFT' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'SHIFT' of type 'parameter'
      Object '' of type 'constant'
    Object 'clk' of type 'logic_net'
    Object 'wire_i' of type 'logic_net'
    Object 'wire_o' of type 'logic_net'
    Object 'register_o' of type 'logic_net'
    Object 'register' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'operation'
            Object 'SHIFT' of type 'ref_obj'
            Object '' of type 'constant'
          Object '' of type 'constant'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clk' of type 'ref_obj'
        Object '' of type 'begin'
          Object '' of type 'for_stmt'
            Object '' of type 'assign_stmt'
              Object 'i' of type 'int_var'
              Object '' of type 'operation'
                Object 'SHIFT' of type 'ref_obj'
                Object '' of type 'constant'
            Object '' of type 'operation'
              Object 'i' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'assignment'
              Object 'i' of type 'ref_obj'
              Object '' of type 'operation'
                Object 'i' of type 'ref_obj'
                Object '' of type 'constant'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'register' of type 'bit_select'
                  Object 'i' of type 'ref_obj'
                Object 'register' of type 'bit_select'
                  Object '' of type 'operation'
                    Object 'i' of type 'ref_obj'
                    Object '' of type 'constant'
          Object '' of type 'assignment'
            Object 'register' of type 'bit_select'
              Object '' of type 'constant'
            Object 'wire_i' of type 'ref_obj'
          Object '' of type 'assignment'
            Object 'register_o' of type 'ref_obj'
            Object 'register' of type 'bit_select'
              Object '' of type 'operation'
                Object 'SHIFT' of type 'ref_obj'
                Object '' of type 'constant'
  Object 'work@top' of type 'module_inst'
    Object 'SHIFT' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'SHIFT' of type 'parameter'
      Object '' of type 'constant'
    Object 'clk' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'wire_i' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'wire_o' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'register_o' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'clk' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'wire_i' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'wire_o' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'register_o' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object '' of type 'cont_assign'
      Object 'wire_o' of type 'ref_obj'
      Object 'wire_i' of type 'ref_obj'
    Object 'register' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:1.1-21.10> str='\top'
      AST_LOCALPARAM <UHDM-integration-tests/tests/MultipleAssignments/top.sv:8.18-8.27> str='\SHIFT' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) signed range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:2.17-2.20> str='\clk' input logic port=1 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:3.17-3.23> str='\wire_i' input logic port=2 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:4.18-4.24> str='\wire_o' output logic port=3 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:5.18-5.28> str='\register_o' output logic port=4 multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:9.21-9.29> str='\register' logic
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:9.9-9.20>
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/MultipleAssignments/top.sv:19.10-19.25>
        AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:19.10-19.16> str='\wire_o'
        AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:19.19-19.25> str='\wire_i'
      AST_ALWAYS <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.3-17.6>
        ATTR \always_ff:
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) range=[31:0] int=1
        AST_POSEDGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.15-11.26>
          AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.23-11.26> str='\clk'
        AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.13-11.27>
          AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.28-17.6>
            AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.7-12.10> str='$fordecl_block0'
              AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.16-12.17> str='\i' logic signed range=[0:0]
                AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0>
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_FOR <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.7-12.10> str='$loop0'
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.12-12.27>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.16-12.17> str='\i'
                  AST_SUB <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.20-12.27>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.20-12.25> str='\SHIFT'
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_GE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.29-12.35>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.29-12.30> str='\i'
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.37-12.46>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.37-12.38> str='\i'
                  AST_SUB <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.41-12.46>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.41-12.42> str='\i'
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
                AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.47-14.10> str='$loop0'
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.38>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.22> str='\register'
                      AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.22>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.20-13.21> str='\i'
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37> str='\register'
                      AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37>
                        AST_SUB <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37>
                          AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.35> str='\i'
                          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.7-15.27>
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.7-15.18> str='\register'
                AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.7-15.18>
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.21-15.27> str='\wire_i'
            AST_ASSIGN_LE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.7-16.38>
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.7-16.17> str='\register_o'
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.30-16.37> str='\register'
                AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.30-16.37>
                  AST_SUB <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.30-16.37>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.30-16.35> str='\SHIFT'
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) signed range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(clk, wire_i, wire_o, register_o);
      /** AST_LOCALPARAM **/
      input [0:0] clk;
      input [0:0] wire_i;
      output [0:0] wire_o;
      output [0:0] register_o;
      wire [2:0] register;
      assign wire_o = wire_i;
      (* always_ff = 1 *)
      always @(posedge clk)
        begin
          begin
            wire signed [31:0] i;
            /** AST_FOR **/
          end
          register[0] = wire_i;
          register_o <= register[(SHIFT)-(1)];
        end
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:1.1-21.10> str='\top' basic_prep
      AST_LOCALPARAM <UHDM-integration-tests/tests/MultipleAssignments/top.sv:8.18-8.27> str='\SHIFT' basic_prep range=[31:0] multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000011'(32) basic_prep range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:2.17-2.20> str='\clk' input logic basic_prep port=1 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:3.17-3.23> str='\wire_i' input logic basic_prep port=2 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:4.18-4.24> str='\wire_o' output logic basic_prep port=3 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:5.18-5.28> str='\register_o' output logic reg basic_prep port=4 range=[0:0] multirange=[ 0 1 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[0:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:9.21-9.29> str='\register' logic reg basic_prep range=[2:0]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:9.9-9.20> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_ASSIGN <UHDM-integration-tests/tests/MultipleAssignments/top.sv:19.10-19.25> basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:19.10-19.16> str='\wire_o' basic_prep
        AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:19.19-19.25> str='\wire_i' basic_prep
      AST_ALWAYS <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.3-17.6> basic_prep
        ATTR \always_ff:
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
        AST_POSEDGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.15-11.26> basic_prep
          AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.23-11.26> str='\clk' basic_prep
        AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.13-11.27> basic_prep
          AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.28-17.6> basic_prep
            AST_BLOCK <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.7-12.10> basic_prep
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.38> basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.22> str='\register' basic_prep
                  AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.22> basic_prep range=[2:2]
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.20-13.21> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
                AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37> str='\register' basic_prep
                  AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37> basic_prep range=[1:1]
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37> bits='00000000000000000000000000000001'(32) basic_prep range=[31:0] int=1
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.38> basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.22> str='\register' basic_prep
                  AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.11-13.22> basic_prep range=[1:1]
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.20-13.21> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
                AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37> str='\register' basic_prep
                  AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37> basic_prep range=[0:0]
                    AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:13.34-13.37> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
              AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.37-12.46> basic_prep
                AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.37-12.38> str='$fordecl_block0.i' basic_prep
                AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.41-12.46> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
              AST_FOR <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.7-12.10> str='$loop0' basic_prep
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.7-15.27> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.7-15.18> str='\register' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.7-15.18> basic_prep range=[0:0]
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:15.21-15.27> str='\wire_i' basic_prep
            AST_ASSIGN_LE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.7-16.38> basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.7-16.17> str='\register_o' basic_prep
              AST_IDENTIFIER <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.30-16.37> str='\register' basic_prep
                AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.30-16.37> basic_prep range=[2:2]
                  AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:16.30-16.37> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
      AST_WIRE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.16-12.17> str='$fordecl_block0.i' logic reg signed basic_prep range=[31:0]
        AST_RANGE <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_LOCALPARAM <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> str='$fordecl_block0.$loop0[2].i' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.20-12.27> bits='00000000000000000000000000000010'(32) basic_prep range=[31:0] int=2
      AST_LOCALPARAM <UHDM-integration-tests/tests/MultipleAssignments/top.sv:0.0-0.0> str='$fordecl_block0.$loop0[1].i' basic_prep
        AST_CONSTANT <UHDM-integration-tests/tests/MultipleAssignments/top.sv:12.41-12.46> bits='00000000000000000000000000000001'(32) signed basic_prep range=[31:0] int=1
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(clk, wire_i, wire_o, register_o);
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      /** AST_LOCALPARAM **/
      input [0:0] clk;
      input [0:0] wire_i;
      output [0:0] wire_o;
      output reg [0:0] register_o;
      reg [2:0] register;
      reg signed [31:0] \$fordecl_block0.i ;
      assign wire_o = wire_i;
      (* always_ff = 1 *)
      always @(posedge clk)
        begin
          begin
            register[2:2] = register[1:1];
            register[1:1] = register[0:0];
            \$fordecl_block0.i  = 0;
            /** AST_FOR **/
          end
          register[0:0] = wire_i;
          register_o <= register[2:2];
        end
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top

2.1.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 5 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$UHDM-integration-tests/tests/MultipleAssignments/top.sv:11$1'.

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\register_o' using process `\top.$proc$UHDM-integration-tests/tests/MultipleAssignments/top.sv:11$1'.
  created $dff cell `$procdff$3' with positive edge clock.
Creating register for signal `\top.\register' using process `\top.$proc$UHDM-integration-tests/tests/MultipleAssignments/top.sv:11$1'.
  created $dff cell `$procdff$4' with positive edge clock.
Creating register for signal `\top.$fordecl_block0.i' using process `\top.$proc$UHDM-integration-tests/tests/MultipleAssignments/top.sv:11$1'.
  created $dff cell `$procdff$5' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$UHDM-integration-tests/tests/MultipleAssignments/top.sv:11$1'.
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.6.8. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 3) from FF cell top.$procdff$4 ($dff).
Removed top 1 bits (of 3) from wire top.register.

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== top ===

   Number of wires:                  5
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            2

2.12. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.

(* top =  1  *)
(* src = "UHDM-integration-tests/tests/MultipleAssignments/top.sv:1.1-21.10" *)
module top(clk, wire_i, wire_o, register_o);
  (* src = "UHDM-integration-tests/tests/MultipleAssignments/top.sv:2.17-2.20" *)
  input clk;
  wire clk;
  reg [1:0] register;
  (* src = "UHDM-integration-tests/tests/MultipleAssignments/top.sv:5.18-5.28" *)
  output register_o;
  reg register_o;
  (* src = "UHDM-integration-tests/tests/MultipleAssignments/top.sv:3.17-3.23" *)
  input wire_i;
  wire wire_i;
  (* src = "UHDM-integration-tests/tests/MultipleAssignments/top.sv:4.18-4.24" *)
  output wire_o;
  wire wire_o;
  (* \always_ff  = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.3-17.6" *)
  always @(posedge clk)
    register_o <= register[1];
  (* \always_ff  = 32'd1 *)
  (* src = "UHDM-integration-tests/tests/MultipleAssignments/top.sv:11.3-17.6" *)
  always @(posedge clk)
    register <= { register[0], wire_i };
  assign wire_o = wire_i;
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `\top'.

5. Executing SIM pass (simulate the circuit).
Simulating cycle 0.
Simulating cycle 1.
Simulating cycle 2.
Simulating cycle 3.
Simulating cycle 4.
Simulating cycle 5.
Simulating cycle 6.
Simulating cycle 7.
Simulating cycle 8.
Simulating cycle 9.
Simulating cycle 10.
Simulating cycle 11.
Simulating cycle 12.
Simulating cycle 13.
Simulating cycle 14.
Simulating cycle 15.
Simulating cycle 16.
Simulating cycle 17.
Simulating cycle 18.
Simulating cycle 19.
Simulating cycle 20.
Simulating cycle 21.
Simulating cycle 22.
Simulating cycle 23.
Simulating cycle 24.
Simulating cycle 25.
Simulating cycle 26.
Simulating cycle 27.
Simulating cycle 28.
Simulating cycle 29.
Simulating cycle 30.
Simulating cycle 31.
Simulating cycle 32.
Simulating cycle 33.
Simulating cycle 34.
Simulating cycle 35.
Simulating cycle 36.
Simulating cycle 37.
Simulating cycle 38.
Simulating cycle 39.
Simulating cycle 40.

Yosys 0.30+16 (git sha1 8b2a00102, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
