// Section definition - outputs generated by the .RULE logic
//  - only a single .SIGNALS section is allowed

.OUTPUTS {
    // <num_bits>: <name>[, <default>];    (normal, aktive high)
    // !<num bits>: <name>[, <default>];   (inverted, aktive low)
    // use _UNUSED for any number of bits to be ignored (will be generated as 0's)
    // counting of bits starts at first line with bit 0

    // === Rom0 ===
    1: Imm_mux, 0;
    3: Imm_ctrl;
    1: rs1_en,  0;
    1: rs2_en,  0;
    1: rd_en,   0;
    1: WB_mux;

    // === Rom1 ===
    1: Mem_rd,  0;
    1: Mem_wr,  0;
    1: Mem_mux;
    5: ALU_ctrl;

    // === Rom3 ===
    8: _UNUSED;
}
