Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct  9 18:57:31 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_module_control_sets_placed.rpt
| Design       : TOP_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           12 |
| Yes          | No                    | No                     |               5 |            1 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                   Enable Signal                  |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk100MHZ/inst/clk_out1 | uart_basic_inst/uart_tx_blk/SR[0]                | main_FSM/AS[0]                      |                2 |              5 |         2.50 |
|  clk100MHZ/inst/clk_out1 | uart_basic_inst/rx_ready                         |                                     |                1 |              5 |         5.00 |
|  clk100MHZ/inst/clk_out1 | uart_basic_inst/rx_ready                         | main_FSM/AR[0]                      |                1 |              5 |         5.00 |
|  clk100MHZ/inst/clk_out1 | main_FSM/E[0]                                    | uart_basic_inst/uart_rx_blk/reset_n |                2 |              8 |         4.00 |
|  clk100MHZ/inst/clk_out1 | main_FSM/FSM_sequential_CurrentState_reg[2]_0[0] | uart_basic_inst/uart_rx_blk/reset_n |                2 |              8 |         4.00 |
|  clk100MHZ/inst/clk_out1 | uart_basic_inst/uart_rx_blk/rx_data[7]_i_1_n_0   | uart_basic_inst/uart_rx_blk/reset_n |                2 |              8 |         4.00 |
|  clk100MHZ/inst/clk_out1 |                                                  | uart_basic_inst/uart_rx_blk/reset_n |                7 |             14 |         2.00 |
|  clk100MHZ/inst/clk_out1 |                                                  | uart_basic_inst/uart_tx_blk/SR[0]   |                5 |             19 |         3.80 |
|  clk100MHZ/inst/clk_out1 |                                                  |                                     |                8 |             29 |         3.62 |
+--------------------------+--------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


