$date
	Sun Nov 16 16:40:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mux $end
$var wire 9 ! mux_out [8:0] $end
$var parameter 32 " DATA_WIDTH $end
$var reg 1 # clk $end
$var reg 9 $ din_0 [8:0] $end
$var reg 9 % din_1 [8:0] $end
$var reg 9 & din_2 [8:0] $end
$var reg 9 ' din_3 [8:0] $end
$var reg 1 ( reset_n $end
$var reg 2 ) sel [1:0] $end
$scope module mux0 $end
$var wire 1 # clk $end
$var wire 9 * din_0 [8:0] $end
$var wire 9 + din_1 [8:0] $end
$var wire 9 , din_2 [8:0] $end
$var wire 9 - din_3 [8:0] $end
$var wire 1 ( reset_n $end
$var wire 2 . sel [1:0] $end
$var parameter 32 / DATA_WIDTH $end
$var reg 9 0 mux_out [8:0] $end
$upscope $end
$scope task loop_sel $end
$var integer 32 1 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 /
b1000 "
$end
#0
$dumpvars
b0 1
b100100100 0
b0 .
b1100011 -
b1001 ,
b10000001 +
b100100100 *
b0 )
1(
b1100011 '
b1001 &
b10000001 %
b100100100 $
0#
b100100100 !
$end
#50
b10000001 !
b10000001 0
1#
b1 )
b1 .
b1 1
#100
b1001 !
b1001 0
0#
b10 )
b10 .
b10 1
#150
b1100011 !
b1100011 0
1#
b11 )
b11 .
b11 1
#200
0#
b100 1
#250
b0 !
b0 0
1#
0(
#300
0#
#350
1#
#400
b100001101 !
b100001101 0
0#
b0 )
b0 .
b0 1
b10010 '
b10010 -
b1100101 &
b1100101 ,
b110001101 %
b110001101 +
b100001101 $
b100001101 *
1(
#450
b110001101 !
b110001101 0
1#
b1 )
b1 .
b1 1
#500
b1100101 !
b1100101 0
0#
b10 )
b10 .
b10 1
#550
b10010 !
b10010 0
1#
b11 )
b11 .
b11 1
#600
0#
b100 1
#650
1#
