module andgate(a, b, c);
	input a, b;
	output c;
	
	assign c = a and b'
endmodule;