<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp7_watch\impl\gwsynthesis\watch.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp7_watch\src\top_watch.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Uncle\Desktop\FPGA\mini_star(1)\exp7_watch\src\watch.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 03 12:06:35 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>310</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>297</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>display_ctl/clk_1khz</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>display_ctl/div_clk/flag_s6/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>138.055(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>display_ctl/clk_1khz</td>
<td>50.000(MHz)</td>
<td>204.155(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>display_ctl/clk_1khz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>display_ctl/clk_1khz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.756</td>
<td>u_watch_data_gen/key_out_reg_1_s0/Q</td>
<td>u_watch_data_gen/hour_l_fix_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.947</td>
</tr>
<tr>
<td>2</td>
<td>12.978</td>
<td>u_watch_data_gen/key_out_reg_1_s0/Q</td>
<td>u_watch_data_gen/minutes_l_fix_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.726</td>
</tr>
<tr>
<td>3</td>
<td>13.111</td>
<td>u_watch_data_gen/key_out_reg_1_s0/Q</td>
<td>u_watch_data_gen/minutes_l_fix_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.593</td>
</tr>
<tr>
<td>4</td>
<td>13.329</td>
<td>u_watch_data_gen/key_out_reg_1_s0/Q</td>
<td>u_watch_data_gen/minutes_l_fix_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.375</td>
</tr>
<tr>
<td>5</td>
<td>13.387</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/minutes_h_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.316</td>
</tr>
<tr>
<td>6</td>
<td>13.425</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_h_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.543</td>
</tr>
<tr>
<td>7</td>
<td>13.427</td>
<td>u_watch_data_gen/key_out_reg_1_s0/Q</td>
<td>u_watch_data_gen/hour_l_fix_2_s1/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.541</td>
</tr>
<tr>
<td>8</td>
<td>13.477</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_l_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.491</td>
</tr>
<tr>
<td>9</td>
<td>13.485</td>
<td>u_watch_data_gen/minutes_l_0_s1/Q</td>
<td>u_watch_data_gen/minutes_h_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.483</td>
</tr>
<tr>
<td>10</td>
<td>13.615</td>
<td>u_watch_data_gen/key_out_reg_1_s0/Q</td>
<td>u_watch_data_gen/hour_l_fix_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.089</td>
</tr>
<tr>
<td>11</td>
<td>13.692</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_h_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.276</td>
</tr>
<tr>
<td>12</td>
<td>13.692</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_h_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.276</td>
</tr>
<tr>
<td>13</td>
<td>13.710</td>
<td>u_watch_data_gen/key_out_reg_1_s0/Q</td>
<td>u_watch_data_gen/minutes_h_fix_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.993</td>
</tr>
<tr>
<td>14</td>
<td>13.735</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_l_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.968</td>
</tr>
<tr>
<td>15</td>
<td>13.735</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_l_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.968</td>
</tr>
<tr>
<td>16</td>
<td>13.735</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_l_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.968</td>
</tr>
<tr>
<td>17</td>
<td>13.744</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_l_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.224</td>
</tr>
<tr>
<td>18</td>
<td>13.744</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_l_2_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.224</td>
</tr>
<tr>
<td>19</td>
<td>13.744</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/hour_l_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.224</td>
</tr>
<tr>
<td>20</td>
<td>13.752</td>
<td>u_watch_data_gen/minutes_l_0_s1/Q</td>
<td>u_watch_data_gen/minutes_h_0_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.216</td>
</tr>
<tr>
<td>21</td>
<td>13.752</td>
<td>u_watch_data_gen/minutes_l_0_s1/Q</td>
<td>u_watch_data_gen/minutes_h_2_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.216</td>
</tr>
<tr>
<td>22</td>
<td>13.752</td>
<td>u_watch_data_gen/minutes_l_0_s1/Q</td>
<td>u_watch_data_gen/minutes_h_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.216</td>
</tr>
<tr>
<td>23</td>
<td>13.802</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/second_flag_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.166</td>
</tr>
<tr>
<td>24</td>
<td>13.802</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/second_flag_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.166</td>
</tr>
<tr>
<td>25</td>
<td>13.802</td>
<td>u_watch_data_gen/second_cnt_10_s0/Q</td>
<td>u_watch_data_gen/second_flag_3_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.166</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>u_watch_data_gen/btn_deb_key/time_cnt_0_s0/Q</td>
<td>u_watch_data_gen/btn_deb_key/time_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>u_watch_data_gen/second_cnt_0_s0/Q</td>
<td>u_watch_data_gen/second_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>rstn_cnt_3_s1/Q</td>
<td>rstn_cnt_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>rstn_cnt_2_s1/Q</td>
<td>rstn_cnt_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.524</td>
<td>display_ctl/dig_1_s3/Q</td>
<td>display_ctl/dig_1_s3/D</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>6</td>
<td>0.524</td>
<td>display_ctl/dig_2_s3/Q</td>
<td>display_ctl/dig_2_s3/D</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>7</td>
<td>0.524</td>
<td>display_ctl/dig_3_s4/Q</td>
<td>display_ctl/dig_3_s4/D</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>display_ctl/div_clk/cnt_0_s0/Q</td>
<td>display_ctl/div_clk/cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>u_watch_data_gen/hour_h_2_s1/Q</td>
<td>u_watch_data_gen/hour_h_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>u_watch_data_gen/minutes_l_0_s1/Q</td>
<td>u_watch_data_gen/minutes_l_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>u_watch_data_gen/minutes_h_fix_0_s1/Q</td>
<td>u_watch_data_gen/minutes_h_fix_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>12</td>
<td>0.526</td>
<td>u_watch_data_gen/hour_h_3_s1/Q</td>
<td>u_watch_data_gen/hour_h_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>13</td>
<td>0.526</td>
<td>u_watch_data_gen/minutes_h_3_s1/Q</td>
<td>u_watch_data_gen/minutes_h_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>14</td>
<td>0.526</td>
<td>u_watch_data_gen/hour_l_fix_2_s1/Q</td>
<td>u_watch_data_gen/hour_l_fix_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>15</td>
<td>0.526</td>
<td>u_watch_data_gen/minutes_l_fix_0_s1/Q</td>
<td>u_watch_data_gen/minutes_l_fix_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>16</td>
<td>0.526</td>
<td>display_ctl/sel_0_s0/Q</td>
<td>display_ctl/sel_0_s0/D</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>17</td>
<td>0.527</td>
<td>u_watch_data_gen/minutes_h_0_s1/Q</td>
<td>u_watch_data_gen/minutes_h_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>18</td>
<td>0.527</td>
<td>u_watch_data_gen/hour_l_fix_1_s1/Q</td>
<td>u_watch_data_gen/hour_l_fix_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>19</td>
<td>0.528</td>
<td>u_watch_data_gen/key_cnt_0_s1/Q</td>
<td>u_watch_data_gen/key_cnt_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.528</td>
</tr>
<tr>
<td>20</td>
<td>0.528</td>
<td>display_ctl/sel_1_s0/Q</td>
<td>display_ctl/sel_1_s0/D</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>display_ctl/clk_1khz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.528</td>
</tr>
<tr>
<td>21</td>
<td>0.531</td>
<td>u_watch_data_gen/key_cnt_2_s0/Q</td>
<td>u_watch_data_gen/key_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.531</td>
</tr>
<tr>
<td>22</td>
<td>0.541</td>
<td>display_ctl/div_clk/cnt_3_s0/Q</td>
<td>display_ctl/div_clk/cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>23</td>
<td>0.541</td>
<td>display_ctl/div_clk/cnt_7_s0/Q</td>
<td>display_ctl/div_clk/cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>24</td>
<td>0.541</td>
<td>display_ctl/div_clk/cnt_9_s0/Q</td>
<td>display_ctl/div_clk/cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>25</td>
<td>0.541</td>
<td>display_ctl/div_clk/cnt_13_s0/Q</td>
<td>display_ctl/div_clk/cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/sel_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/sel_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/dig_3_s4</td>
</tr>
<tr>
<td>4</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/smg_3_s3</td>
</tr>
<tr>
<td>5</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/smg_2_s3</td>
</tr>
<tr>
<td>6</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/smg_1_s3</td>
</tr>
<tr>
<td>7</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/smg_0_s3</td>
</tr>
<tr>
<td>8</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/dig_2_s3</td>
</tr>
<tr>
<td>9</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/dig_1_s3</td>
</tr>
<tr>
<td>10</td>
<td>8.683</td>
<td>9.609</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>display_ctl/clk_1khz</td>
<td>display_ctl/dig_0_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/key_out_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_fix_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_watch_data_gen/key_out_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_out_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>u_watch_data_gen/minutes_l_fix_3_s5/I1</td>
</tr>
<tr>
<td>3.729</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_l_fix_3_s5/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>u_watch_data_gen/n382_s5/I0</td>
</tr>
<tr>
<td>4.663</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n382_s5/F</td>
</tr>
<tr>
<td>6.232</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[2][B]</td>
<td>u_watch_data_gen/n384_s3/I3</td>
</tr>
<tr>
<td>6.997</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[2][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n384_s3/F</td>
</tr>
<tr>
<td>7.246</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>u_watch_data_gen/n384_s2/I2</td>
</tr>
<tr>
<td>7.855</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n384_s2/F</td>
</tr>
<tr>
<td>7.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_fix_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>u_watch_data_gen/hour_l_fix_3_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>u_watch_data_gen/hour_l_fix_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.769, 39.860%; route: 3.838, 55.251%; tC2Q: 0.340, 4.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/key_out_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_l_fix_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_watch_data_gen/key_out_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_out_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>u_watch_data_gen/minutes_l_fix_3_s5/I1</td>
</tr>
<tr>
<td>3.757</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_l_fix_3_s5/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_watch_data_gen/n228_s7/I3</td>
</tr>
<tr>
<td>5.451</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n228_s7/F</td>
</tr>
<tr>
<td>6.051</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>u_watch_data_gen/n228_s2/I2</td>
</tr>
<tr>
<td>6.815</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n228_s2/F</td>
</tr>
<tr>
<td>6.820</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>u_watch_data_gen/n228_s1/I0</td>
</tr>
<tr>
<td>7.634</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n228_s1/F</td>
</tr>
<tr>
<td>7.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_fix_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>u_watch_data_gen/minutes_l_fix_2_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>u_watch_data_gen/minutes_l_fix_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.208, 47.695%; route: 3.178, 47.255%; tC2Q: 0.340, 5.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/key_out_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_l_fix_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_watch_data_gen/key_out_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_out_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>u_watch_data_gen/minutes_l_fix_3_s5/I1</td>
</tr>
<tr>
<td>3.757</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_l_fix_3_s5/F</td>
</tr>
<tr>
<td>4.871</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>u_watch_data_gen/n227_s4/I1</td>
</tr>
<tr>
<td>5.657</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n227_s4/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td>u_watch_data_gen/n227_s2/I2</td>
</tr>
<tr>
<td>6.732</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C22[2][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n227_s2/F</td>
</tr>
<tr>
<td>6.736</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_watch_data_gen/n227_s1/I0</td>
</tr>
<tr>
<td>7.501</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n227_s1/F</td>
</tr>
<tr>
<td>7.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_fix_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_watch_data_gen/minutes_l_fix_3_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C22[0][B]</td>
<td>u_watch_data_gen/minutes_l_fix_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.130, 47.478%; route: 3.123, 47.370%; tC2Q: 0.340, 5.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/key_out_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_l_fix_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_watch_data_gen/key_out_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_out_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>u_watch_data_gen/minutes_l_fix_3_s5/I1</td>
</tr>
<tr>
<td>3.757</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_l_fix_3_s5/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[0][A]</td>
<td>u_watch_data_gen/n228_s7/I3</td>
</tr>
<tr>
<td>5.451</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C22[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n228_s7/F</td>
</tr>
<tr>
<td>6.051</td>
<td>0.599</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>u_watch_data_gen/n229_s2/I2</td>
</tr>
<tr>
<td>6.815</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n229_s2/F</td>
</tr>
<tr>
<td>6.820</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_watch_data_gen/n229_s1/I1</td>
</tr>
<tr>
<td>7.283</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n229_s1/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_fix_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_watch_data_gen/minutes_l_fix_1_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>u_watch_data_gen/minutes_l_fix_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.857, 44.820%; route: 3.178, 49.853%; tC2Q: 0.340, 5.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_h_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.410</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>u_watch_data_gen/n710_s1/I1</td>
</tr>
<tr>
<td>7.225</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s1/F</td>
</tr>
<tr>
<td>7.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>u_watch_data_gen/minutes_h_2_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>u_watch_data_gen/minutes_h_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.229, 51.127%; route: 2.747, 43.496%; tC2Q: 0.340, 5.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_h_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.191</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>u_watch_data_gen/hour_h_3_s3/I1</td>
</tr>
<tr>
<td>6.654</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C29[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/hour_h_3_s3/F</td>
</tr>
<tr>
<td>7.451</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_h_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>u_watch_data_gen/hour_h_1_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>u_watch_data_gen/hour_h_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 43.989%; route: 3.325, 50.820%; tC2Q: 0.340, 5.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/key_out_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_fix_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_watch_data_gen/key_out_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_out_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>u_watch_data_gen/minutes_l_fix_3_s5/I1</td>
</tr>
<tr>
<td>3.729</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_l_fix_3_s5/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>u_watch_data_gen/n1116_s1/I3</td>
</tr>
<tr>
<td>4.663</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n1116_s1/F</td>
</tr>
<tr>
<td>4.667</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>u_watch_data_gen/n1116_s0/I2</td>
</tr>
<tr>
<td>5.276</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n1116_s0/F</td>
</tr>
<tr>
<td>5.288</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td>u_watch_data_gen/n1117_s0/I0</td>
</tr>
<tr>
<td>6.074</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n1117_s0/F</td>
</tr>
<tr>
<td>7.450</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_fix_2_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_2_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.791, 42.661%; route: 3.411, 52.147%; tC2Q: 0.340, 5.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.413</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>u_watch_data_gen/hour_l_3_s4/I3</td>
</tr>
<tr>
<td>6.876</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/hour_l_3_s4/F</td>
</tr>
<tr>
<td>7.399</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>u_watch_data_gen/hour_l_0_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>u_watch_data_gen/hour_l_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 44.342%; route: 3.273, 50.425%; tC2Q: 0.340, 5.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/minutes_l_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_h_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_watch_data_gen/minutes_l_0_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_0_s1/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>u_watch_data_gen/n614_s6/I3</td>
</tr>
<tr>
<td>2.694</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s6/F</td>
</tr>
<tr>
<td>2.698</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>u_watch_data_gen/n614_s5/I3</td>
</tr>
<tr>
<td>3.512</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s5/F</td>
</tr>
<tr>
<td>4.721</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_watch_data_gen/n614_s3/I3</td>
</tr>
<tr>
<td>5.184</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s3/F</td>
</tr>
<tr>
<td>6.274</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td>u_watch_data_gen/minutes_h_3_s4/I3</td>
</tr>
<tr>
<td>6.868</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C24[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_h_3_s4/F</td>
</tr>
<tr>
<td>7.391</td>
<td>0.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>u_watch_data_gen/minutes_h_1_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>u_watch_data_gen/minutes_h_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.687, 41.446%; route: 3.456, 53.315%; tC2Q: 0.340, 5.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/key_out_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_fix_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_watch_data_gen/key_out_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_out_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>u_watch_data_gen/minutes_l_fix_3_s5/I1</td>
</tr>
<tr>
<td>3.729</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_l_fix_3_s5/F</td>
</tr>
<tr>
<td>4.054</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>u_watch_data_gen/n382_s5/I0</td>
</tr>
<tr>
<td>4.663</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C25[2][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n382_s5/F</td>
</tr>
<tr>
<td>6.232</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_watch_data_gen/n382_s2/I3</td>
</tr>
<tr>
<td>6.997</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n382_s2/F</td>
</tr>
<tr>
<td>6.997</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_fix_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_1_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.160, 35.475%; route: 3.589, 58.947%; tC2Q: 0.340, 5.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_h_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.191</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>u_watch_data_gen/hour_h_3_s3/I1</td>
</tr>
<tr>
<td>6.654</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C29[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/hour_h_3_s3/F</td>
</tr>
<tr>
<td>7.184</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_h_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_watch_data_gen/hour_h_0_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>u_watch_data_gen/hour_h_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 45.860%; route: 3.058, 48.728%; tC2Q: 0.340, 5.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_h_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.191</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][B]</td>
<td>u_watch_data_gen/hour_h_3_s3/I1</td>
</tr>
<tr>
<td>6.654</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C29[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/hour_h_3_s3/F</td>
</tr>
<tr>
<td>7.184</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_h_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_watch_data_gen/hour_h_3_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_watch_data_gen/hour_h_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 45.860%; route: 3.058, 48.728%; tC2Q: 0.340, 5.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/key_out_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_h_fix_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_watch_data_gen/key_out_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_out_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>1.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>u_watch_data_gen/minutes_l_fix_3_s5/I1</td>
</tr>
<tr>
<td>3.757</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_l_fix_3_s5/F</td>
</tr>
<tr>
<td>4.398</td>
<td>0.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>u_watch_data_gen/n291_s3/I1</td>
</tr>
<tr>
<td>5.007</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n291_s3/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_watch_data_gen/n290_s4/I2</td>
</tr>
<tr>
<td>5.775</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n290_s4/F</td>
</tr>
<tr>
<td>6.087</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>u_watch_data_gen/n290_s1/I3</td>
</tr>
<tr>
<td>6.901</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n290_s1/F</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_fix_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>u_watch_data_gen/minutes_h_fix_3_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>u_watch_data_gen/minutes_h_fix_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.998, 50.025%; route: 2.655, 44.308%; tC2Q: 0.340, 5.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.413</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>u_watch_data_gen/n864_s1/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n864_s1/F</td>
</tr>
<tr>
<td>6.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>u_watch_data_gen/hour_l_1_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>u_watch_data_gen/hour_l_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 48.235%; route: 2.750, 46.075%; tC2Q: 0.340, 5.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.413</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_watch_data_gen/n863_s1/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n863_s1/F</td>
</tr>
<tr>
<td>6.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_watch_data_gen/hour_l_2_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_watch_data_gen/hour_l_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 48.235%; route: 2.750, 46.075%; tC2Q: 0.340, 5.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.413</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>u_watch_data_gen/n862_s1/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n862_s1/F</td>
</tr>
<tr>
<td>6.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>u_watch_data_gen/hour_l_3_s1/CLK</td>
</tr>
<tr>
<td>20.612</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>u_watch_data_gen/hour_l_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.879, 48.235%; route: 2.750, 46.075%; tC2Q: 0.340, 5.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.413</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>u_watch_data_gen/hour_l_3_s4/I3</td>
</tr>
<tr>
<td>6.876</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/hour_l_3_s4/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>u_watch_data_gen/hour_l_1_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[1][A]</td>
<td>u_watch_data_gen/hour_l_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 46.244%; route: 3.006, 48.299%; tC2Q: 0.340, 5.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.413</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>u_watch_data_gen/hour_l_3_s4/I3</td>
</tr>
<tr>
<td>6.876</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/hour_l_3_s4/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_watch_data_gen/hour_l_2_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>u_watch_data_gen/hour_l_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 46.244%; route: 3.006, 48.299%; tC2Q: 0.340, 5.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>u_watch_data_gen/n710_s3/I2</td>
</tr>
<tr>
<td>5.085</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n710_s3/F</td>
</tr>
<tr>
<td>6.413</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>u_watch_data_gen/hour_l_3_s4/I3</td>
</tr>
<tr>
<td>6.876</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/hour_l_3_s4/F</td>
</tr>
<tr>
<td>7.132</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>u_watch_data_gen/hour_l_3_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>u_watch_data_gen/hour_l_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 46.244%; route: 3.006, 48.299%; tC2Q: 0.340, 5.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/minutes_l_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_h_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_watch_data_gen/minutes_l_0_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_0_s1/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>u_watch_data_gen/n614_s6/I3</td>
</tr>
<tr>
<td>2.694</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s6/F</td>
</tr>
<tr>
<td>2.698</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>u_watch_data_gen/n614_s5/I3</td>
</tr>
<tr>
<td>3.512</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s5/F</td>
</tr>
<tr>
<td>4.721</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_watch_data_gen/n614_s3/I3</td>
</tr>
<tr>
<td>5.184</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s3/F</td>
</tr>
<tr>
<td>6.274</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td>u_watch_data_gen/minutes_h_3_s4/I3</td>
</tr>
<tr>
<td>6.868</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C24[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_h_3_s4/F</td>
</tr>
<tr>
<td>7.124</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_watch_data_gen/minutes_h_0_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_watch_data_gen/minutes_h_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.687, 43.226%; route: 3.189, 51.310%; tC2Q: 0.340, 5.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/minutes_l_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_h_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_watch_data_gen/minutes_l_0_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_0_s1/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>u_watch_data_gen/n614_s6/I3</td>
</tr>
<tr>
<td>2.694</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s6/F</td>
</tr>
<tr>
<td>2.698</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>u_watch_data_gen/n614_s5/I3</td>
</tr>
<tr>
<td>3.512</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s5/F</td>
</tr>
<tr>
<td>4.721</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_watch_data_gen/n614_s3/I3</td>
</tr>
<tr>
<td>5.184</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s3/F</td>
</tr>
<tr>
<td>6.274</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td>u_watch_data_gen/minutes_h_3_s4/I3</td>
</tr>
<tr>
<td>6.868</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C24[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_h_3_s4/F</td>
</tr>
<tr>
<td>7.124</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>u_watch_data_gen/minutes_h_2_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>u_watch_data_gen/minutes_h_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.687, 43.226%; route: 3.189, 51.310%; tC2Q: 0.340, 5.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/minutes_l_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_h_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_watch_data_gen/minutes_l_0_s1/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_0_s1/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>0.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>u_watch_data_gen/n614_s6/I3</td>
</tr>
<tr>
<td>2.694</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s6/F</td>
</tr>
<tr>
<td>2.698</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][B]</td>
<td>u_watch_data_gen/n614_s5/I3</td>
</tr>
<tr>
<td>3.512</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s5/F</td>
</tr>
<tr>
<td>4.721</td>
<td>1.209</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>u_watch_data_gen/n614_s3/I3</td>
</tr>
<tr>
<td>5.184</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n614_s3/F</td>
</tr>
<tr>
<td>6.274</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td>u_watch_data_gen/minutes_h_3_s4/I3</td>
</tr>
<tr>
<td>6.868</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C24[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/minutes_h_3_s4/F</td>
</tr>
<tr>
<td>7.124</td>
<td>0.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>u_watch_data_gen/minutes_h_3_s1/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>u_watch_data_gen/minutes_h_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.687, 43.226%; route: 3.189, 51.310%; tC2Q: 0.340, 5.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/second_flag_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>u_watch_data_gen/n24_s9/I2</td>
</tr>
<tr>
<td>4.734</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s9/F</td>
</tr>
<tr>
<td>5.475</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>u_watch_data_gen/n497_s3/I0</td>
</tr>
<tr>
<td>5.939</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n497_s3/F</td>
</tr>
<tr>
<td>7.074</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_flag_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_watch_data_gen/second_flag_1_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>u_watch_data_gen/second_flag_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.528, 40.992%; route: 3.299, 53.500%; tC2Q: 0.340, 5.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/second_flag_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>u_watch_data_gen/n24_s9/I2</td>
</tr>
<tr>
<td>4.734</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s9/F</td>
</tr>
<tr>
<td>5.475</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>u_watch_data_gen/n497_s3/I0</td>
</tr>
<tr>
<td>5.939</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n497_s3/F</td>
</tr>
<tr>
<td>7.074</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_flag_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>u_watch_data_gen/second_flag_2_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>u_watch_data_gen/second_flag_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.528, 40.992%; route: 3.299, 53.500%; tC2Q: 0.340, 5.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.802</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/second_flag_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[2][A]</td>
<td>u_watch_data_gen/second_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C23[2][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.503</td>
<td>0.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>u_watch_data_gen/n24_s8/I1</td>
</tr>
<tr>
<td>2.290</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s8/F</td>
</tr>
<tr>
<td>2.600</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[3][A]</td>
<td>u_watch_data_gen/n24_s3/I3</td>
</tr>
<tr>
<td>3.414</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R9C24[3][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s3/F</td>
</tr>
<tr>
<td>4.270</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>u_watch_data_gen/n24_s9/I2</td>
</tr>
<tr>
<td>4.734</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n24_s9/F</td>
</tr>
<tr>
<td>5.475</td>
<td>0.741</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][B]</td>
<td>u_watch_data_gen/n497_s3/I0</td>
</tr>
<tr>
<td>5.939</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C22[3][B]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n497_s3/F</td>
</tr>
<tr>
<td>7.074</td>
<td>1.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_flag_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.728</td>
<td>0.728</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.908</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>u_watch_data_gen/second_flag_3_s0/CLK</td>
</tr>
<tr>
<td>20.876</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[1][B]</td>
<td>u_watch_data_gen/second_flag_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.528, 40.992%; route: 3.299, 53.500%; tC2Q: 0.340, 5.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.728, 80.100%; route: 0.181, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/btn_deb_key/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/btn_deb_key/time_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_watch_data_gen/btn_deb_key/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/btn_deb_key/time_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_watch_data_gen/btn_deb_key/n38_s2/I0</td>
</tr>
<tr>
<td>1.287</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/btn_deb_key/n38_s2/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/btn_deb_key/time_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_watch_data_gen/btn_deb_key/time_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>u_watch_data_gen/btn_deb_key/time_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/second_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/second_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_watch_data_gen/second_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_watch_data_gen/n51_s2/I0</td>
</tr>
<tr>
<td>1.287</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n51_s2/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/second_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_watch_data_gen/second_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_watch_data_gen/second_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rstn_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rstn_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">rstn_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rstn_cnt_3_s3/I1</td>
</tr>
<tr>
<td>1.287</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">rstn_cnt_3_s3/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">rstn_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rstn_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>rstn_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rstn_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>rstn_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">rstn_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>rstn_cnt_2_s3/I3</td>
</tr>
<tr>
<td>1.287</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">rstn_cnt_2_s3/F</td>
</tr>
<tr>
<td>1.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">rstn_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>rstn_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>rstn_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/dig_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/dig_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>display_ctl/dig_1_s3/CLK</td>
</tr>
<tr>
<td>1.001</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">display_ctl/dig_1_s3/Q</td>
</tr>
<tr>
<td>1.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>display_ctl/n74_s6/I2</td>
</tr>
<tr>
<td>1.278</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">display_ctl/n74_s6/F</td>
</tr>
<tr>
<td>1.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">display_ctl/dig_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>display_ctl/dig_1_s3/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>display_ctl/dig_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/dig_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/dig_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>display_ctl/dig_2_s3/CLK</td>
</tr>
<tr>
<td>1.001</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">display_ctl/dig_2_s3/Q</td>
</tr>
<tr>
<td>1.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>display_ctl/n73_s5/I2</td>
</tr>
<tr>
<td>1.278</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" background: #97FFFF;">display_ctl/n73_s5/F</td>
</tr>
<tr>
<td>1.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">display_ctl/dig_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>display_ctl/dig_2_s3/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>display_ctl/dig_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/dig_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/dig_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>display_ctl/dig_3_s4/CLK</td>
</tr>
<tr>
<td>1.001</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">display_ctl/dig_3_s4/Q</td>
</tr>
<tr>
<td>1.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>display_ctl/n72_s6/I0</td>
</tr>
<tr>
<td>1.278</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">display_ctl/n72_s6/F</td>
</tr>
<tr>
<td>1.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">display_ctl/dig_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>display_ctl/dig_3_s4/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>display_ctl/dig_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/div_clk/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/div_clk/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>display_ctl/div_clk/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>display_ctl/div_clk/n31_s2/I0</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">display_ctl/div_clk/n31_s2/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>display_ctl/div_clk/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>display_ctl/div_clk/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/hour_h_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_h_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_watch_data_gen/hour_h_2_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_h_2_s1/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_watch_data_gen/n973_s1/I2</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n973_s1/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_h_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_watch_data_gen/hour_h_2_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>u_watch_data_gen/hour_h_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/minutes_l_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_l_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_watch_data_gen/minutes_l_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_0_s1/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_watch_data_gen/n617_s1/I0</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n617_s1/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_watch_data_gen/minutes_l_0_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>u_watch_data_gen/minutes_l_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/minutes_h_fix_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_h_fix_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_watch_data_gen/minutes_h_fix_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_fix_0_s1/Q</td>
</tr>
<tr>
<td>1.012</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_watch_data_gen/n293_s2/I1</td>
</tr>
<tr>
<td>1.288</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n293_s2/F</td>
</tr>
<tr>
<td>1.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_fix_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_watch_data_gen/minutes_h_fix_0_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>u_watch_data_gen/minutes_h_fix_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/hour_h_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_h_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_watch_data_gen/hour_h_3_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_h_3_s1/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_watch_data_gen/n972_s1/I2</td>
</tr>
<tr>
<td>1.289</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n972_s1/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_h_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_watch_data_gen/hour_h_3_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>u_watch_data_gen/hour_h_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/minutes_h_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_h_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>u_watch_data_gen/minutes_h_3_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_3_s1/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>u_watch_data_gen/n709_s1/I2</td>
</tr>
<tr>
<td>1.289</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n709_s1/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>u_watch_data_gen/minutes_h_3_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>u_watch_data_gen/minutes_h_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/hour_l_fix_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_fix_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_2_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_fix_2_s1/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_watch_data_gen/n377_s0/I2</td>
</tr>
<tr>
<td>1.289</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n377_s0/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_fix_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_2_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/minutes_l_fix_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_l_fix_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>u_watch_data_gen/minutes_l_fix_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_fix_0_s1/Q</td>
</tr>
<tr>
<td>1.013</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>u_watch_data_gen/n230_s1/I1</td>
</tr>
<tr>
<td>1.289</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n230_s1/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_l_fix_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>u_watch_data_gen/minutes_l_fix_0_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>u_watch_data_gen/minutes_l_fix_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/sel_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/sel_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>display_ctl/sel_0_s0/CLK</td>
</tr>
<tr>
<td>1.001</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">display_ctl/sel_0_s0/Q</td>
</tr>
<tr>
<td>1.004</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>display_ctl/n8_s2/I0</td>
</tr>
<tr>
<td>1.280</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">display_ctl/n8_s2/F</td>
</tr>
<tr>
<td>1.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">display_ctl/sel_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>display_ctl/sel_0_s0/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>display_ctl/sel_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/minutes_h_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/minutes_h_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_watch_data_gen/minutes_h_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_0_s1/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_watch_data_gen/n712_s1/I0</td>
</tr>
<tr>
<td>1.289</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n712_s1/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/minutes_h_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_watch_data_gen/minutes_h_0_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>u_watch_data_gen/minutes_h_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/hour_l_fix_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/hour_l_fix_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_1_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_fix_1_s1/Q</td>
</tr>
<tr>
<td>1.014</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_watch_data_gen/n382_s2/I2</td>
</tr>
<tr>
<td>1.289</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n382_s2/F</td>
</tr>
<tr>
<td>1.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/hour_l_fix_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_1_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[1][A]</td>
<td>u_watch_data_gen/hour_l_fix_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/key_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/key_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>u_watch_data_gen/key_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>u_watch_data_gen/n167_s3/I0</td>
</tr>
<tr>
<td>1.290</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n167_s3/F</td>
</tr>
<tr>
<td>1.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>u_watch_data_gen/key_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>u_watch_data_gen/key_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.217%; route: 0.005, 0.994%; tC2Q: 0.247, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.754</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/sel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/sel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>display_ctl/clk_1khz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>display_ctl/sel_1_s0/CLK</td>
</tr>
<tr>
<td>1.001</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">display_ctl/sel_1_s0/Q</td>
</tr>
<tr>
<td>1.006</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>display_ctl/n7_s3/I1</td>
</tr>
<tr>
<td>1.282</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">display_ctl/n7_s3/F</td>
</tr>
<tr>
<td>1.282</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">display_ctl/sel_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R11C16[1][A]</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>0.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>display_ctl/sel_1_s0/CLK</td>
</tr>
<tr>
<td>0.754</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>display_ctl/sel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.217%; route: 0.005, 0.994%; tC2Q: 0.247, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.754, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_watch_data_gen/key_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_watch_data_gen/key_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_watch_data_gen/key_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_cnt_2_s0/Q</td>
</tr>
<tr>
<td>1.017</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_watch_data_gen/n165_s0/I2</td>
</tr>
<tr>
<td>1.293</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">u_watch_data_gen/n165_s0/F</td>
</tr>
<tr>
<td>1.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">u_watch_data_gen/key_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_watch_data_gen/key_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_watch_data_gen/key_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 51.958%; route: 0.008, 1.484%; tC2Q: 0.247, 46.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/div_clk/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/div_clk/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>display_ctl/div_clk/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C16[1][A]</td>
<td>display_ctl/div_clk/n28_s/I1</td>
</tr>
<tr>
<td>1.303</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">display_ctl/div_clk/n28_s/SUM</td>
</tr>
<tr>
<td>1.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>display_ctl/div_clk/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>display_ctl/div_clk/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/div_clk/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/div_clk/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>display_ctl/div_clk/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C17[0][A]</td>
<td>display_ctl/div_clk/n24_s/I1</td>
</tr>
<tr>
<td>1.303</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">display_ctl/div_clk/n24_s/SUM</td>
</tr>
<tr>
<td>1.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>display_ctl/div_clk/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>display_ctl/div_clk/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/div_clk/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/div_clk/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>display_ctl/div_clk/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_9_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C17[1][A]</td>
<td>display_ctl/div_clk/n22_s/I1</td>
</tr>
<tr>
<td>1.303</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">display_ctl/div_clk/n22_s/SUM</td>
</tr>
<tr>
<td>1.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>display_ctl/div_clk/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>display_ctl/div_clk/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_ctl/div_clk/cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_ctl/div_clk/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>display_ctl/div_clk/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.009</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.011</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[0][A]</td>
<td>display_ctl/div_clk/n18_s/I1</td>
</tr>
<tr>
<td>1.303</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" background: #97FFFF;">display_ctl/div_clk/n18_s/SUM</td>
</tr>
<tr>
<td>1.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">display_ctl/div_clk/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB22[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>134</td>
<td>IOB22[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.762</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>display_ctl/div_clk/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.762</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>display_ctl/div_clk/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 82.061%; route: 0.137, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/sel_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/sel_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/sel_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/sel_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/sel_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/sel_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/dig_3_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/dig_3_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/dig_3_s4/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/smg_3_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/smg_3_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/smg_3_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/smg_2_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/smg_2_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/smg_2_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/smg_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/smg_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/smg_1_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/smg_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/smg_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/smg_0_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/dig_2_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/dig_2_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/dig_2_s3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/dig_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/dig_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/dig_1_s3/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.683</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.609</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display_ctl/dig_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>11.144</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>display_ctl/dig_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>display_ctl/clk_1khz</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>display_ctl/div_clk/flag_s6/Q</td>
</tr>
<tr>
<td>20.754</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>display_ctl/dig_0_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>134</td>
<td>clk_d</td>
<td>12.756</td>
<td>0.195</td>
</tr>
<tr>
<td>33</td>
<td>n24_14</td>
<td>13.802</td>
<td>1.101</td>
</tr>
<tr>
<td>23</td>
<td>n17_3</td>
<td>14.507</td>
<td>1.591</td>
</tr>
<tr>
<td>21</td>
<td>rstn_cnt[4]</td>
<td>17.483</td>
<td>1.110</td>
</tr>
<tr>
<td>20</td>
<td>sel[1]</td>
<td>15.653</td>
<td>1.001</td>
</tr>
<tr>
<td>19</td>
<td>key_cnt[0]</td>
<td>14.308</td>
<td>1.914</td>
</tr>
<tr>
<td>18</td>
<td>key_cnt[1]</td>
<td>14.163</td>
<td>2.040</td>
</tr>
<tr>
<td>17</td>
<td>sel[0]</td>
<td>15.102</td>
<td>0.993</td>
</tr>
<tr>
<td>17</td>
<td>key_cnt[2]</td>
<td>14.425</td>
<td>1.459</td>
</tr>
<tr>
<td>16</td>
<td>n15_3</td>
<td>14.296</td>
<td>0.635</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C27</td>
<td>48.61%</td>
</tr>
<tr>
<td>R11C26</td>
<td>47.22%</td>
</tr>
<tr>
<td>R11C28</td>
<td>47.22%</td>
</tr>
<tr>
<td>R11C20</td>
<td>38.89%</td>
</tr>
<tr>
<td>R11C25</td>
<td>38.89%</td>
</tr>
<tr>
<td>R12C28</td>
<td>36.11%</td>
</tr>
<tr>
<td>R9C18</td>
<td>36.11%</td>
</tr>
<tr>
<td>R9C20</td>
<td>36.11%</td>
</tr>
<tr>
<td>R11C19</td>
<td>36.11%</td>
</tr>
<tr>
<td>R11C24</td>
<td>34.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
