Source Block: hdl/library/common/up_axis_dma_tx.v@111:121@HdlIdDef

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;

  // decode block select


Diff Content:
- 116   wire            up_preset_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_axis_dma_tx.v@110:120
  reg     [31:0]  up_rdata = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;

  // decode block select

Clone Blocks 2:
hdl/library/common/up_axis_dma_rx.v@125:135
  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_dma_status_s;

  // decode block select


Clone Blocks 3:
hdl/library/common/up_axis_dma_tx.v@109:119
  reg             up_rack = 'd0;
  reg     [31:0]  up_rdata = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;


Clone Blocks 4:
hdl/library/common/up_axis_dma_rx.v@124:134

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_dma_status_s;

  // decode block select

Clone Blocks 5:
hdl/library/common/up_axis_dma_rx.v@123:133
  reg             dma_start = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_preset_s;
  wire            up_dma_ovf_s;
  wire            up_dma_unf_s;
  wire            up_dma_status_s;


