{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709309732219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709309732234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 10:15:32 2024 " "Processing started: Fri Mar 01 10:15:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709309732234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309732234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SEMAFORO -c SEMAFORO " "Command: quartus_map --read_settings_files=on --write_settings_files=off SEMAFORO -c SEMAFORO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309732234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709309733099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709309733100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/mestados/mestados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/mestados/mestados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MESTADOS-ARC " "Found design unit 1: MESTADOS-ARC" {  } { { "../MESTADOS/MESTADOS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOS/MESTADOS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745357 ""} { "Info" "ISGN_ENTITY_NAME" "1 MESTADOS " "Found entity 1: MESTADOS" {  } { { "../MESTADOS/MESTADOS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOS/MESTADOS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/mux_hora/mux_hora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/mux_hora/mux_hora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_HORA-RTL " "Found design unit 1: MUX_HORA-RTL" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745365 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_HORA " "Found entity 1: MUX_HORA" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745374 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/HA/HA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contador24bits/contador24bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contador24bits/contador24bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR24BITS-RTL " "Found design unit 1: CONTADOR24BITS-RTL" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR24BITS/CONTADOR24BITS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745375 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR24BITS " "Found entity 1: CONTADOR24BITS" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR24BITS/CONTADOR24BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/contador5bits/contador5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/contador5bits/contador5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR5BITS-RTL " "Found design unit 1: CONTADOR5BITS-RTL" {  } { { "../CONTADOR5BITS/CONTADOR5BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR5BITS/CONTADOR5BITS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745381 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR5BITS " "Found entity 1: CONTADOR5BITS" {  } { { "../CONTADOR5BITS/CONTADOR5BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR5BITS/CONTADOR5BITS.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno5/sumauno5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno5/sumauno5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO5-RTL " "Found design unit 1: SUMAUNO5-RTL" {  } { { "../SUMAUNO5/SUMAUNO5.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO5/SUMAUNO5.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745389 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO5 " "Found entity 1: SUMAUNO5" {  } { { "../SUMAUNO5/SUMAUNO5.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO5/SUMAUNO5.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo/desktop/logica_progra/vhdl/sumauno24/sumauno24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo/desktop/logica_progra/vhdl/sumauno24/sumauno24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMAUNO24-RTL " "Found design unit 1: SUMAUNO24-RTL" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO24/SUMAUNO24.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745398 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUMAUNO24 " "Found entity 1: SUMAUNO24" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO24/SUMAUNO24.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaforo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semaforo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEMAFORO-RTL " "Found design unit 1: SEMAFORO-RTL" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745406 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEMAFORO " "Found entity 1: SEMAFORO" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709309745406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SEMAFORO " "Elaborating entity \"SEMAFORO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709309745465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_HORA MUX_HORA:IO " "Elaborating entity \"MUX_HORA\" for hierarchy \"MUX_HORA:IO\"" {  } { { "SEMAFORO.vhd" "IO" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T0 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T0\", which holds its previous value in one or more paths through the process" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T1\", which holds its previous value in one or more paths through the process" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T2\", which holds its previous value in one or more paths through the process" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T3 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T3\", which holds its previous value in one or more paths through the process" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T4 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T4\", which holds its previous value in one or more paths through the process" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T5 MUX_HORA.vhd(25) " "VHDL Process Statement warning at MUX_HORA.vhd(25): inferring latch(es) for signal or variable \"T5\", which holds its previous value in one or more paths through the process" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[0\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[1\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[2\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[3\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T5\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T5\[4\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[0\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[1\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[2\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[3\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T4\[4\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[0\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[1\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[2\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[3\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T3\[4\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[0\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[1\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[2\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[3\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T2\[4\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[0\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[1\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[2\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[3\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745477 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T1\[4\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745485 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[0\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[0\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745485 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[1\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[1\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745485 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[2\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[2\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745485 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[3\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[3\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745485 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[4\] MUX_HORA.vhd(25) " "Inferred latch for \"T0\[4\]\" at MUX_HORA.vhd(25)" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309745485 "|SEMAFORO|MUX_HORA:IO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR24BITS CONTADOR24BITS:I1 " "Elaborating entity \"CONTADOR24BITS\" for hierarchy \"CONTADOR24BITS:I1\"" {  } { { "SEMAFORO.vhd" "I1" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709309745486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO24 CONTADOR24BITS:I1\|SUMAUNO24:I0 " "Elaborating entity \"SUMAUNO24\" for hierarchy \"CONTADOR24BITS:I1\|SUMAUNO24:I0\"" {  } { { "../CONTADOR24BITS/CONTADOR24BITS.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR24BITS/CONTADOR24BITS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709309745497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha CONTADOR24BITS:I1\|SUMAUNO24:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"CONTADOR24BITS:I1\|SUMAUNO24:I0\|ha:I0\"" {  } { { "../SUMAUNO24/SUMAUNO24.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SUMAUNO24/SUMAUNO24.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709309745504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR5BITS CONTADOR5BITS:I2 " "Elaborating entity \"CONTADOR5BITS\" for hierarchy \"CONTADOR5BITS:I2\"" {  } { { "SEMAFORO.vhd" "I2" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709309745546 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENA CONTADOR5BITS.vhd(41) " "VHDL Process Statement warning at CONTADOR5BITS.vhd(41): signal \"ENA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTADOR5BITS/CONTADOR5BITS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR5BITS/CONTADOR5BITS.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709309745547 "|SEMAFORO|CONTADOR5BITS:I2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUMAUNO5 CONTADOR5BITS:I2\|SUMAUNO5:I0 " "Elaborating entity \"SUMAUNO5\" for hierarchy \"CONTADOR5BITS:I2\|SUMAUNO5:I0\"" {  } { { "../CONTADOR5BITS/CONTADOR5BITS.vhd" "I0" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/CONTADOR5BITS/CONTADOR5BITS.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709309745556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MESTADOS MESTADOS:I3 " "Elaborating entity \"MESTADOS\" for hierarchy \"MESTADOS:I3\"" {  } { { "SEMAFORO.vhd" "I3" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709309745559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EDO MESTADOS.vhd(93) " "VHDL Process Statement warning at MESTADOS.vhd(93): signal \"EDO\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../MESTADOS/MESTADOS.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MESTADOS/MESTADOS.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709309745559 "|SEMAFORO|MESTADOS:I3"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T2\[1\] MUX_HORA:IO\|T2\[0\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T2\[1\]\" merged with LATCH primitive \"MUX_HORA:IO\|T2\[0\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T3\[1\] MUX_HORA:IO\|T2\[2\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T3\[1\]\" merged with LATCH primitive \"MUX_HORA:IO\|T2\[2\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T3\[0\] MUX_HORA:IO\|T1\[0\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T3\[0\]\" merged with LATCH primitive \"MUX_HORA:IO\|T1\[0\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T0\[0\] MUX_HORA:IO\|T1\[1\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T0\[0\]\" merged with LATCH primitive \"MUX_HORA:IO\|T1\[1\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T3\[4\] MUX_HORA:IO\|T4\[1\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T3\[4\]\" merged with LATCH primitive \"MUX_HORA:IO\|T4\[1\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T4\[4\] MUX_HORA:IO\|T4\[1\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T4\[4\]\" merged with LATCH primitive \"MUX_HORA:IO\|T4\[1\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T5\[4\] MUX_HORA:IO\|T4\[1\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T5\[4\]\" merged with LATCH primitive \"MUX_HORA:IO\|T4\[1\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T5\[3\] MUX_HORA:IO\|T4\[1\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T5\[3\]\" merged with LATCH primitive \"MUX_HORA:IO\|T4\[1\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T5\[0\] MUX_HORA:IO\|T4\[1\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T5\[0\]\" merged with LATCH primitive \"MUX_HORA:IO\|T4\[1\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MUX_HORA:IO\|T0\[2\] MUX_HORA:IO\|T3\[2\] " "Duplicate LATCH primitive \"MUX_HORA:IO\|T0\[2\]\" merged with LATCH primitive \"MUX_HORA:IO\|T3\[2\]\"" {  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1709309746146 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T2\[0\] " "Latch MUX_HORA:IO\|T2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T2\[2\] " "Latch MUX_HORA:IO\|T2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T2\[3\] " "Latch MUX_HORA:IO\|T2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[1\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[1\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T2\[4\] " "Latch MUX_HORA:IO\|T2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[1\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[1\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T1\[0\] " "Latch MUX_HORA:IO\|T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[2\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[2\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T1\[1\] " "Latch MUX_HORA:IO\|T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T1\[2\] " "Latch MUX_HORA:IO\|T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[2\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[2\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T1\[3\] " "Latch MUX_HORA:IO\|T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T4\[0\] " "Latch MUX_HORA:IO\|T4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T4\[1\] " "Latch MUX_HORA:IO\|T4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[2\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[2\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T4\[2\] " "Latch MUX_HORA:IO\|T4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T4\[3\] " "Latch MUX_HORA:IO\|T4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T3\[2\] " "Latch MUX_HORA:IO\|T3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T3\[3\] " "Latch MUX_HORA:IO\|T3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T0\[1\] " "Latch MUX_HORA:IO\|T0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[1\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[1\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MUX_HORA:IO\|T0\[3\] " "Latch MUX_HORA:IO\|T0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HORARIO\[0\] " "Ports D and ENA on the latch are fed by the same signal HORARIO\[0\]" {  } { { "SEMAFORO.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/SEMAFORO/SEMAFORO.vhd" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709309746146 ""}  } { { "../MUX_HORA/MUX_HORA.vhd" "" { Text "C:/Users/Eduardo/Desktop/Logica_Progra/VHDL/MUX_HORA/MUX_HORA.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709309746146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709309746239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709309746818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709309746818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709309746877 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709309746877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709309746877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709309746877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709309746918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 01 10:15:46 2024 " "Processing ended: Fri Mar 01 10:15:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709309746918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709309746918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709309746918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709309746918 ""}
