Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov  7 10:36:39 2018
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   171 |
| Unused register locations in slices containing registers |   210 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            3 |
|      6 |            1 |
|      8 |           21 |
|     10 |            4 |
|     12 |            3 |
|     14 |            3 |
|    16+ |          136 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             442 |           91 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             392 |           89 |
| Yes          | No                    | No                     |            3152 |          448 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1804 |          277 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                              Enable Signal                                                                             |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                        |                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternColorBars_fu_590_ap_ce                                                                                        |                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14500                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_13_reg_1460_reg[6]                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_1_reg_1600_reg[6]_1                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_1_reg_1600_reg[6]_0                                                                                  |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_reg_1615_reg[6]_0                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_reg_1615_reg[6]                                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_4_reg_1580_reg[3]                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_4_reg_1580_reg[7]                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_14950                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_9_reg_1505_reg[6]                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15450                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_6_reg_1550_reg[7]                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                       |                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_536_ap_ce                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_503_ap_ce                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/p_read_reg_210_reg[0]                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/p_read_reg_210_reg[0]                                                                                |                                                                                                                                                                |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_667/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_667_ap_ready   |                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_649/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_649_ap_ready |                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_10_reg_1465_reg[7][0]                                                                                        |                                                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/sel_tmp4_reg_8400                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/sel_tmp4_reg_840_reg[1]                                                                                             |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_13_reg_1435_reg[7][0]                                                                                        |                                                                                                                                                                |                1 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_503_ap_ce                                                                                       |                                                                                                                                                                |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/yCount_V_4                                                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                            |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                          | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                           |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/DPtpgBarSelYuv_601_u_2_reg_830_reg[1][0]                                                                                    |                                                                                                                                                                |                1 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_536_ap_ce                                                                                       |                                                                                                                                                                |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5920                                                                                                   |                                                                                                                                                                |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0         |                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                     |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6220                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_1_reg_622_reg[7]                                                                                     |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6220                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_1_reg_627_reg[7]                                                                                     |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6220                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_2_s_reg_632_reg[7]_1                                                                                              |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ap_ready_reg_0[0]                                                                                                       |                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                          |                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14200                                                                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_1_V_17_reg_1425[7]_i_1_n_2                                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14200                                                                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/outpix_val_0_V_15_reg_1420[7]_i_1_n_2                                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14200                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_16_reg_1430_reg[0]                                                                                   |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                           |                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_1_reg[0][0]                                                                                                         |                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampStart_load_reg_1392_reg[7][0]                                                                                           |                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p[0]                                                                                                                        |                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                       |                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                             |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]               |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_625/rampVal                                                                                 |                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/b_reg_668_reg[0][0] |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_condition_653                                                                                                       |                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/g_reg_662_reg[0][0] |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]              |                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_64_reg_7200                                                                                  |                                                                                                                                                                |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_19_reg_742[7]_i_1_n_2                                                                |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_637/call_ret13_tpgPatternVerticalHo_fu_637_ap_ready                                        |                                                                                                                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_614/call_ret16_tpgPatternDPColorRam_fu_614_ap_ready                                        |                                                                                                                                                                |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt[7]_i_1_n_0                                                                                             |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/grp_tpgPatternDPColorSqu_fu_438_ap_ready                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_reg_300                                          |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                      |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_2012                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/yCount_V                                                                              |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg[25]_i_1_n_0                                                                                             |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/yCount_V_3                                                                            |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_0_reg[0][0]                                                                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_503/xCount_V_0[9]_i_1_n_2                                                                 |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/grp_reg_ap_uint_10_s_fu_192/E[0]                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/grp_reg_ap_uint_10_s_fu_192/SR[0]                                                     |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_reg_1615_reg[6]_0                                                                                            |                                                                                                                                                                |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_1_reg_1600_reg[6]_1                                                                                          |                                                                                                                                                                |                4 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14500                                                                                                 |                                                                                                                                                                |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/vHatch[0]_i_2_n_2                                                                             | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_569/vHatch0                                                                               |                3 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_14950                                                                                                  |                                                                                                                                                                |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                        |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state8                                                                                                       | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_261/SR[0]                                                                          |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/i_1_reg_4920                                                                                                           |                                                                                                                                                                |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                   |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                              |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                        |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCrossHatch_fu_569_ap_ce                                                                                       |                                                                                                                                                                |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/j_reg_2140                                                                                                             | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                     |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/ap_condition_220                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/ap_phi_reg_pp0_iter2_hBarSel_0_loc_reg_210                                            |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_261/ap_NS_fsm1                                                                             |                                                                                                                                                                |                3 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                            |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                     |                                                                                                                                                                |                4 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_267/ap_NS_fsm1                                                                             |                                                                                                                                                                |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                      |                                                                                                                                                                |                3 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                        |                                                                                                                                                                |                3 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_condition_173                                                                                                            | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_590/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_reg_154                                           |                5 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/q0_reg[0]_1[0]                                                                                                              |                                                                                                                                                                |                3 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_536/tpgBarSelYuv_y352_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                        |                                                                                                                                                                |                3 |             30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart_reg[0]_0[0]                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                    |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                           |                                                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tmp_8_reg_417_reg_0[0]                                                                         | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/SR[0]                                                                                  |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/p_19_in                                                                                                                       |                                                                                                                                                                |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                         |                                                                                                                                                                |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0][0]                                                                                                          |                                                                                                                                                                |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state14                                                                                                             | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_reg_405                                                                                                             |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                        |                                                                                                                                                                |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_1[0]                                                                                                        |                                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter3_reg_0[1]                                                                                              |                                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                         |                                                                                                                                                                |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                        | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                              |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                        |                                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_1_reg_566[0]_i_1_n_2                                                                                                        |                                                                                                                                                                |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                          |                                                                                                                                                                |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[1][0][0]                                                                                                          |                                                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                        |                                                                                                                                                                |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state10                                                                                                             | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_reg_259                                                                                                             |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                              |                                                                                                                                                                |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5920                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_592_reg[7]                                                                                     |                3 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_8_reg_1520_reg[0]_0[0]                                                                                       |                                                                                                                                                                |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_9_reg_1480_reg[7][0]                                                                                         |                                                                                                                                                                |                5 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                       | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                6 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/ram_rd_en_pf                              | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                6 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_0_V_fu_314_reg[7][0]                                                                                                |                                                                                                                                                                |               17 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_2_reg_607_reg[7][0]                                                                                          |                                                                                                                                                                |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                       |                                                                                                                                                                |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5710                                                                                                        |                                                                                                                                                                |                5 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_3300                                                                                     | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_330[7]_i_1_n_2                                                                   |                5 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_reg_2830                                                                                  |                                                                                                                                                                |                4 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/tmp_val_0_V_reg_5110                                                                                                   |                                                                                                                                                                |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_reg_2830                                                                                  |                                                                                                                                                                |                9 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                       |                                                                                                                                                                |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_318                                                                                                              | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_outpix_val_0_V_reg_307[7]_i_1_n_2                                                                |                5 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_reg_2830                                                                                  |                                                                                                                                                                |                5 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_438/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                     |                                                                                                                                                                |                5 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                             |                                                                                                                                                                |                9 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                        |                                                                                                                                                                |                9 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                             |                                                                                                                                                                |                6 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_438_ap_ce                                                                                       |                                                                                                                                                                |                9 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                          |                                                                                                                                                                |                6 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                        |                                                                                                                                                                |                8 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                      |                                                                                                                                                                |                5 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_condition_251                                                                                     |                                                                                                                                                                |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/storemerge_reg_586_reg[0][0]                                                                                                |                                                                                                                                                                |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag[0]_i_1_n_0                                                                                                 |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_condition_172                                                                                     | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_phi_reg_pp0_iter2_boxTop_reg_177[15]_i_1_n_2                                              |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/zonePlateVDelta[0]_i_1_n_2                                                                     |                                                                                                                                                                |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/call_ret15_tpgPRBS_fu_694_ap_ready                                                                                          |                                                                                                                                                                |               11 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_261/E[0]                                                                                   |                                                                                                                                                                |                8 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_483/tpgSinTableArray_ce0                                                                           |                                                                                                                                                                |               10 |             80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/p_9_in                                                                                         |                                                                                                                                                                |               10 |             86 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                           |               16 |            100 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                        |               19 |            104 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/p                           |                                                                                                                                                                |               29 |            190 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                        |               45 |            192 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                   |                                                                                                                                                                |               25 |            198 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternBox_fu_352_ap_ce                                                                                              |                                                                                                                                                                |               45 |            390 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                        |                                                                                                                                                                |               92 |            444 |
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


