Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 21 18:44:40 2022
| Host         : LAPTOP-SHO4DDS4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 197 register/latch pins with no clock driven by root clock pin: TCK (HIGH)

 There are 990 register/latch pins with no clock driven by root clock pin: div32/clk_p_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/regs_q_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart2_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pullup_TCK/O (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2952 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 10863 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.375        0.000                      0                29299        0.010        0.000                      0                29283        3.000        0.000                       0                 11354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
CLK100MHZ                                                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_mmcm                                                                             {0.000 31.250}     62.500          16.000          
  clk_out2_mmcm                                                                             {0.000 15.625}     31.250          32.000          
  clkfbout_mmcm                                                                             {0.000 25.000}     50.000          20.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_mmcm_1                                                                           {0.000 31.250}     62.500          16.000          
  clk_out2_mmcm_1                                                                           {0.000 15.625}     31.250          32.000          
  clkfbout_mmcm_1                                                                           {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_mmcm                                                                                  14.375        0.000                      0                18915        0.187        0.000                      0                18915       30.000        0.000                       0                  9444  
  clk_out2_mmcm                                                                                  22.324        0.000                      0                 2308        0.166        0.000                      0                 2308       14.375        0.000                       0                  1423  
  clkfbout_mmcm                                                                                                                                                                                                                              47.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.005        0.000                      0                  928        0.083        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_mmcm_1                                                                                14.385        0.000                      0                18915        0.187        0.000                      0                18915       30.000        0.000                       0                  9444  
  clk_out2_mmcm_1                                                                                22.328        0.000                      0                 2308        0.166        0.000                      0                 2308       14.375        0.000                       0                  1423  
  clkfbout_mmcm_1                                                                                                                                                                                                                            47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1                                                                             clk_out1_mmcm                                                                                    14.375        0.000                      0                18915        0.010        0.000                      0                18915  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_mmcm                                                                                    31.712        0.000                      0                    8                                                                        
clk_out2_mmcm_1                                                                             clk_out2_mmcm                                                                                    22.324        0.000                      0                 2308        0.011        0.000                      0                 2308  
clk_out2_mmcm                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.974        0.000                      0                    8                                                                        
clk_out2_mmcm_1                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.974        0.000                      0                    8                                                                        
clk_out1_mmcm                                                                               clk_out1_mmcm_1                                                                                  14.375        0.000                      0                18915        0.010        0.000                      0                18915  
clk_out2_mmcm                                                                               clk_out2_mmcm_1                                                                                  22.324        0.000                      0                 2308        0.011        0.000                      0                 2308  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out2_mmcm_1                                                                                  31.712        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_mmcm                                                                               clk_out1_mmcm                                                                                    26.969        0.000                      0                 6941        0.593        0.000                      0                 6941  
**async_default**                                                                           clk_out1_mmcm_1                                                                             clk_out1_mmcm                                                                                    26.969        0.000                      0                 6941        0.417        0.000                      0                 6941  
**async_default**                                                                           clk_out1_mmcm                                                                               clk_out1_mmcm_1                                                                                  26.969        0.000                      0                 6941        0.417        0.000                      0                 6941  
**async_default**                                                                           clk_out1_mmcm_1                                                                             clk_out1_mmcm_1                                                                                  26.979        0.000                      0                 6941        0.593        0.000                      0                 6941  
**async_default**                                                                           clk_out2_mmcm                                                                               clk_out2_mmcm                                                                                    28.132        0.000                      0                   91        0.315        0.000                      0                   91  
**async_default**                                                                           clk_out2_mmcm_1                                                                             clk_out2_mmcm                                                                                    28.132        0.000                      0                   91        0.160        0.000                      0                   91  
**async_default**                                                                           clk_out2_mmcm                                                                               clk_out2_mmcm_1                                                                                  28.132        0.000                      0                   91        0.160        0.000                      0                   91  
**async_default**                                                                           clk_out2_mmcm_1                                                                             clk_out2_mmcm_1                                                                                  28.137        0.000                      0                   91        0.315        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.890        0.000                      0                  100        0.338        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       14.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.227ns  (logic 10.346ns (21.907%)  route 36.881ns (78.093%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.152    46.488    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.488    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.463ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.139ns  (logic 10.346ns (21.948%)  route 36.793ns (78.052%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          0.846    42.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.124    42.955 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__33/O
                         net (fo=23, routed)          1.008    43.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.124    44.087 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.313    46.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.400    
  -------------------------------------------------------------------
                         slack                                 14.463    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.036ns  (logic 10.346ns (21.996%)  route 36.690ns (78.004%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 61.034 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          1.961    46.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.555    61.034    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.487    61.522    
                         clock uncertainty           -0.177    61.345    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.779    
                         arrival time                         -46.297    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.012ns  (logic 10.346ns (22.007%)  route 36.666ns (77.993%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          0.952    42.937    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.061 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.856    43.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.232    46.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.273    
  -------------------------------------------------------------------
                         slack                                 14.590    

Slack (MET) :             14.603ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.999ns  (logic 10.346ns (22.013%)  route 36.653ns (77.987%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.110    43.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X57Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[84]_i_1/O
                         net (fo=2, routed)           0.830    44.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[48]
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.086    46.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.260    
  -------------------------------------------------------------------
                         slack                                 14.603    

Slack (MET) :             14.635ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.966ns  (logic 10.346ns (22.029%)  route 36.620ns (77.971%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.684    43.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124    43.969 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.258    46.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.177    61.428    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    60.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.862    
                         arrival time                         -46.227    
  -------------------------------------------------------------------
                         slack                                 14.635    

Slack (MET) :             14.646ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.166ns  (logic 10.346ns (21.935%)  route 36.820ns (78.065%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 61.249 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.092    46.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.769    61.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.568    61.817    
                         clock uncertainty           -0.177    61.640    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    61.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.074    
                         arrival time                         -46.428    
  -------------------------------------------------------------------
                         slack                                 14.646    

Slack (MET) :             14.663ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.938ns  (logic 10.346ns (22.042%)  route 36.592ns (77.958%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.738    43.899    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124    44.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=17, routed)          2.176    46.199    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[9]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.177    61.428    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    60.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.862    
                         arrival time                         -46.199    
  -------------------------------------------------------------------
                         slack                                 14.663    

Slack (MET) :             14.667ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.935ns  (logic 10.346ns (22.043%)  route 36.589ns (77.957%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.078    43.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X52Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.188 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[79]_i_1/O
                         net (fo=2, routed)           0.634    43.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[43]
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124    43.946 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.251    46.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.196    
  -------------------------------------------------------------------
                         slack                                 14.667    

Slack (MET) :             14.718ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.882ns  (logic 10.346ns (22.068%)  route 36.536ns (77.932%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.810    43.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124    44.095 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.049    46.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.177    61.428    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    60.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.862    
                         arrival time                         -46.144    
  -------------------------------------------------------------------
                         slack                                 14.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.409%)  route 0.138ns (42.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.564    -0.600    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X52Y55         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/Q
                         net (fo=1, routed)           0.138    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/s_timer1_apb_arm
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.276 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_i_1__0_n_0
    SLICE_X54Y56         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.834    -0.839    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/hfextclk
    SLICE_X54Y56         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/C
                         clock pessimism              0.255    -0.584    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.121    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.161%)  route 0.087ns (25.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.641    -0.523    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X15Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.295    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status[23]
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[23]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[23]_i_3__0_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]_0
    SLICE_X14Y43         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X14Y43         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.134    -0.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.637    -0.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X13Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[9]
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[9]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.911    -0.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X12Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.121    -0.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.635    -0.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/hfextclk
    SLICE_X27Y36         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/Q
                         net (fo=2, routed)           0.109    -0.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]_4[1]
    SLICE_X26Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[1]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_0
    SLICE_X26Y36         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.910    -0.763    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X26Y36         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/C
                         clock pessimism              0.248    -0.516    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.091    -0.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.627    -0.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X23Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/Q
                         net (fo=2, routed)           0.109    -0.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[32][42]
    SLICE_X22Y25         LUT4 (Prop_lut4_I3_O)        0.045    -0.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r[43]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/D[43]
    SLICE_X22Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.900    -0.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/hfextclk
    SLICE_X22Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X22Y25         FDCE (Hold_fdce_C_D)         0.091    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.627    -0.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/hfextclk
    SLICE_X51Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/Q
                         net (fo=1, routed)           0.091    -0.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[31]_0[7]
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[22]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[22]_i_2__1_n_0
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]_0
    SLICE_X50Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.899    -0.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X50Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.134    -0.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.637    -0.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X15Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[5]
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.201 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1_n_0
    SLICE_X14Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.911    -0.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X14Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120    -0.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.868%)  route 0.166ns (47.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.651    -0.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/hfextclk
    SLICE_X72Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/Q
                         net (fo=2, routed)           0.166    -0.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg_n_0_[3]
    SLICE_X74Y37         LUT5 (Prop_lut5_I4_O)        0.045    -0.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_next[7]
    SLICE_X74Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.926    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/hfextclk
    SLICE_X74Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X74Y37         FDCE (Hold_fdce_C_D)         0.121    -0.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.531%)  route 0.169ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.639    -0.525    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X29Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/Q
                         net (fo=2, routed)           0.169    -0.215    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[15]_0[24]
    SLICE_X27Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/hfextclk
    SLICE_X27Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X27Y49         FDCE (Hold_fdce_C_D)         0.075    -0.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.568    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X30Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/Q
                         net (fo=2, routed)           0.110    -0.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[15]_1[10]
    SLICE_X30Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.840    -0.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/hfextclk
    SLICE_X30Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X30Y61         FDCE (Hold_fdce_C_D)         0.059    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y11     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y31     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y31     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y31     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y31     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       22.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.324ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.382ns (15.950%)  route 7.282ns (84.050%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          2.225     7.428    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.332     7.760 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_1/O
                         net (fo=1, routed)           0.000     7.760    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_2
    SLICE_X44Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.155    30.054    
    SLICE_X44Y101        FDRE (Setup_fdre_C_D)        0.029    30.083    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                         30.083    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 22.324    

Slack (MET) :             22.577ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.382ns (16.216%)  route 7.140ns (83.784%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          2.083     7.286    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.332     7.618 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_1/O
                         net (fo=1, routed)           0.000     7.618    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_4
    SLICE_X44Y99         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y99         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism              0.575    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.029    30.195    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                         30.195    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 22.577    

Slack (MET) :             22.610ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 1.382ns (16.500%)  route 6.994ns (83.500%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.936     7.139    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.471 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000     7.471    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_11
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.498    29.727    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.480    30.208    
                         clock uncertainty           -0.155    30.052    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.029    30.081    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                         30.081    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 22.610    

Slack (MET) :             22.767ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 1.382ns (16.806%)  route 6.841ns (83.194%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.784     6.987    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X45Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.319 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_1/O
                         net (fo=1, routed)           0.000     7.319    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_9
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.155    30.054    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.031    30.085    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 22.767    

Slack (MET) :             22.770ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 1.382ns (16.816%)  route 6.836ns (83.184%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.779     6.982    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X45Y100        LUT5 (Prop_lut5_I1_O)        0.332     7.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_1/O
                         net (fo=1, routed)           0.000     7.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_3
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.155    30.054    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.029    30.083    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]
  -------------------------------------------------------------------
                         required time                         30.083    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 22.770    

Slack (MET) :             22.837ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 1.382ns (16.950%)  route 6.772ns (83.050%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.732 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.714     6.917    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[3]_1
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.332     7.249 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[3]_i_1/O
                         net (fo=1, routed)           0.000     7.249    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9_n_0
    SLICE_X40Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.503    29.732    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism              0.480    30.213    
                         clock uncertainty           -0.155    30.057    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.029    30.086    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         30.086    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                 22.837    

Slack (MET) :             22.840ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.382ns (16.962%)  route 6.766ns (83.038%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.708     6.911    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.243 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_1/O
                         net (fo=1, routed)           0.000     7.243    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_6
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.498    29.727    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/C
                         clock pessimism              0.480    30.208    
                         clock uncertainty           -0.155    30.052    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.031    30.083    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]
  -------------------------------------------------------------------
                         required time                         30.083    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 22.840    

Slack (MET) :             23.044ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 1.382ns (17.195%)  route 6.655ns (82.805%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 29.744 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.598     6.801    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.332     7.133 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_1/O
                         net (fo=1, routed)           0.000     7.133    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_8
    SLICE_X47Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.514    29.744    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism              0.559    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.029    30.177    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                         30.177    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 23.044    

Slack (MET) :             23.062ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 1.382ns (17.194%)  route 6.656ns (82.806%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.598     6.801    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y98         LUT5 (Prop_lut5_I1_O)        0.332     7.133 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=1, routed)           0.000     7.133    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_0
    SLICE_X44Y98         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y98         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism              0.575    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.029    30.195    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                         30.195    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 23.062    

Slack (MET) :             23.187ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.382ns (17.506%)  route 6.512ns (82.494%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 29.744 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.455     6.658    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.332     6.990 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000     6.990    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_10
    SLICE_X49Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.514    29.744    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.559    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.029    30.177    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         30.177    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 23.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.562    -0.602    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X40Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/Q
                         net (fo=1, routed)           0.085    -0.376    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[9]
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]
    SLICE_X41Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.834    -0.839    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X41Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.092    -0.497    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.481%)  route 0.156ns (52.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.156    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.838    -0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.253    -0.582    
    SLICE_X38Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (44.992%)  route 0.156ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.156    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.839    -0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X38Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X40Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.342    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[0]
    SLICE_X41Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X41Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/C
                         clock pessimism              0.250    -0.588    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.070    -0.518    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.565    -0.599    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X59Y90         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.111    -0.347    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X60Y89         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X60Y89         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.059    -0.525    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.566    -0.598    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X32Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/Q
                         net (fo=2, routed)           0.098    -0.359    u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa
    SLICE_X33Y102        LUT5 (Prop_lut5_I2_O)        0.045    -0.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1[0]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.837    -0.836    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X33Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.092    -0.493    u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/Q
                         net (fo=1, routed)           0.097    -0.359    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]
    SLICE_X44Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.837    -0.836    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.091    -0.493    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.569    -0.595    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y92         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[1]
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.840    -0.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.070    -0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y92         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[15]
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.839    -0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X38Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.327    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_do_o[0]
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887_n_0
    SLICE_X38Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X38Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.120    -0.465    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         31.250      28.306     RAMB18_X1Y36     u_lia_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         31.250      28.306     RAMB18_X1Y36     u_lia_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y17   ip_mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X34Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X34Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X34Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X34Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X33Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X33Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.005ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 1.622ns (23.269%)  route 5.349ns (76.731%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.387 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.419     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.693     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.299     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.101     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.498     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.056    10.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y76         LUT3 (Prop_lut3_I1_O)        0.124    10.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.402    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X39Y76         FDRE (Setup_fdre_C_D)        0.031    36.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.784    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 26.005    

Slack (MET) :             26.215ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 1.622ns (23.999%)  route 5.137ns (76.001%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.387 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.419     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.693     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.299     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.101     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.498     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.844    10.443    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y76         LUT3 (Prop_lut3_I1_O)        0.124    10.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.402    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X39Y76         FDRE (Setup_fdre_C_D)        0.029    36.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 26.215    

Slack (MET) :             26.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 1.622ns (23.992%)  route 5.139ns (76.008%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.387 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.419     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.693     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.299     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.101     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.498     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.846    10.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y76         LUT3 (Prop_lut3_I1_O)        0.124    10.569 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.402    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X39Y76         FDRE (Setup_fdre_C_D)        0.032    36.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -10.569    
  -------------------------------------------------------------------
                         slack                                 26.216    

Slack (MET) :             26.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 1.622ns (24.701%)  route 4.945ns (75.299%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.387 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.419     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.693     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.299     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.101     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.498     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.652    10.251    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X39Y76         LUT3 (Prop_lut3_I1_O)        0.124    10.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.402    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X39Y76         FDRE (Setup_fdre_C_D)        0.031    36.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.784    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                 26.409    

Slack (MET) :             26.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.622ns (24.589%)  route 4.975ns (75.411%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.419     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.693     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.299     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.101     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.498     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.682    10.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.498    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.402    36.787    
                         clock uncertainty           -0.035    36.751    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.081    36.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.832    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                 26.427    

Slack (MET) :             26.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.622ns (25.879%)  route 4.646ns (74.121%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.387 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.419     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.693     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.299     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.101     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.498     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.353     9.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124    10.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.402    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.077    36.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.830    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                 26.754    

Slack (MET) :             26.761ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.622ns (25.892%)  route 4.643ns (74.108%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.387 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.419     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.693     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.299     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.101     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.498     9.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.124     9.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.350     9.949    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.124    10.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.073    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.500    36.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.402    36.789    
                         clock uncertainty           -0.035    36.753    
    SLICE_X38Y76         FDRE (Setup_fdre_C_D)        0.081    36.834    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.834    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                 26.761    

Slack (MET) :             26.955ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 1.622ns (26.862%)  route 4.416ns (73.138%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.419     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.693     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.299     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.101     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.921     8.898    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.022 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.701     9.723    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124     9.847 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.847    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.498    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.424    36.809    
                         clock uncertainty           -0.035    36.773    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)        0.029    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                 26.955    

Slack (MET) :             26.999ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 1.622ns (26.941%)  route 4.399ns (73.059%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 36.385 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.419     4.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.693     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.299     6.220 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           1.101     7.321    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X31Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.977 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.775     8.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.829     9.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     9.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.498    36.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.402    36.787    
                         clock uncertainty           -0.035    36.751    
    SLICE_X38Y75         FDRE (Setup_fdre_C_D)        0.077    36.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.828    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                 26.999    

Slack (MET) :             27.737ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 0.766ns (16.484%)  route 3.881ns (83.516%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.395ns = ( 36.395 - 33.000 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.636     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X34Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     4.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          1.604     5.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/out[0]
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.985     7.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.292     8.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X46Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.508    36.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.385    36.780    
                         clock uncertainty           -0.035    36.744    
    SLICE_X46Y90         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         36.211    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                 27.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.947%)  route 0.125ns (47.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.125     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X46Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.369     1.461    
    SLICE_X46Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.129     1.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X46Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.369     1.460    
    SLICE_X46Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.117     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X46Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.369     1.460    
    SLICE_X46Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.141     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.122     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X46Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.390     1.439    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.947%)  route 0.125ns (47.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDCE (Prop_fdce_C_Q)         0.141     1.566 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.125     1.691    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X46Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.369     1.461    
    SLICE_X46Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.406     1.427    
    SLICE_X37Y89         FDCE (Hold_fdce_C_D)         0.076     1.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X29Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.056     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X29Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X29Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.404     1.427    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.075     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.406     1.427    
    SLICE_X37Y89         FDCE (Hold_fdce_C_D)         0.075     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     1.568 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.406     1.427    
    SLICE_X37Y88         FDCE (Hold_fdce_C_D)         0.075     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.564 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X41Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.405     1.423    
    SLICE_X41Y84         FDPE (Hold_fdpe_C_D)         0.075     1.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X35Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X34Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y81   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y90   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       14.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.385ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.227ns  (logic 10.346ns (21.907%)  route 36.881ns (78.093%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.152    46.488    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.167    61.439    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.873    
                         arrival time                         -46.488    
  -------------------------------------------------------------------
                         slack                                 14.385    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.139ns  (logic 10.346ns (21.948%)  route 36.793ns (78.052%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          0.846    42.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.124    42.955 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__33/O
                         net (fo=23, routed)          1.008    43.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.124    44.087 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.313    46.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.167    61.439    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    60.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.873    
                         arrival time                         -46.400    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.492ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.036ns  (logic 10.346ns (21.996%)  route 36.690ns (78.004%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 61.034 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          1.961    46.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.555    61.034    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.487    61.522    
                         clock uncertainty           -0.167    61.355    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.789    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.789    
                         arrival time                         -46.297    
  -------------------------------------------------------------------
                         slack                                 14.492    

Slack (MET) :             14.600ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.012ns  (logic 10.346ns (22.007%)  route 36.666ns (77.993%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          0.952    42.937    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.061 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.856    43.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.232    46.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.167    61.439    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    60.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.873    
                         arrival time                         -46.273    
  -------------------------------------------------------------------
                         slack                                 14.600    

Slack (MET) :             14.613ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.999ns  (logic 10.346ns (22.013%)  route 36.653ns (77.987%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.110    43.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X57Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[84]_i_1/O
                         net (fo=2, routed)           0.830    44.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[48]
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.086    46.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.167    61.439    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    60.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.873    
                         arrival time                         -46.260    
  -------------------------------------------------------------------
                         slack                                 14.613    

Slack (MET) :             14.645ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.966ns  (logic 10.346ns (22.029%)  route 36.620ns (77.971%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.684    43.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124    43.969 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.258    46.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.167    61.438    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    60.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.872    
                         arrival time                         -46.227    
  -------------------------------------------------------------------
                         slack                                 14.645    

Slack (MET) :             14.656ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.166ns  (logic 10.346ns (21.935%)  route 36.820ns (78.065%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 61.249 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.092    46.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.769    61.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.568    61.817    
                         clock uncertainty           -0.167    61.650    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    61.084    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.084    
                         arrival time                         -46.428    
  -------------------------------------------------------------------
                         slack                                 14.656    

Slack (MET) :             14.673ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.938ns  (logic 10.346ns (22.042%)  route 36.592ns (77.958%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.738    43.899    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124    44.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=17, routed)          2.176    46.199    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[9]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.167    61.438    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    60.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.872    
                         arrival time                         -46.199    
  -------------------------------------------------------------------
                         slack                                 14.673    

Slack (MET) :             14.677ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.935ns  (logic 10.346ns (22.043%)  route 36.589ns (77.957%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.078    43.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X52Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.188 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[79]_i_1/O
                         net (fo=2, routed)           0.634    43.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[43]
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124    43.946 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.251    46.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.167    61.439    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    60.873    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.873    
                         arrival time                         -46.196    
  -------------------------------------------------------------------
                         slack                                 14.677    

Slack (MET) :             14.728ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.882ns  (logic 10.346ns (22.068%)  route 36.536ns (77.932%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.810    43.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124    44.095 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.049    46.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.167    61.438    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    60.872    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.872    
                         arrival time                         -46.144    
  -------------------------------------------------------------------
                         slack                                 14.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.409%)  route 0.138ns (42.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.564    -0.600    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X52Y55         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/Q
                         net (fo=1, routed)           0.138    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/s_timer1_apb_arm
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.276 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_i_1__0_n_0
    SLICE_X54Y56         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.834    -0.839    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/hfextclk
    SLICE_X54Y56         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/C
                         clock pessimism              0.255    -0.584    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.121    -0.463    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.161%)  route 0.087ns (25.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.641    -0.523    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X15Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.295    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status[23]
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[23]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[23]_i_3__0_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]_0
    SLICE_X14Y43         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X14Y43         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.134    -0.376    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.637    -0.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X13Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[9]
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[9]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.911    -0.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X12Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.121    -0.393    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.635    -0.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/hfextclk
    SLICE_X27Y36         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/Q
                         net (fo=2, routed)           0.109    -0.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]_4[1]
    SLICE_X26Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[1]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_0
    SLICE_X26Y36         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.910    -0.763    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X26Y36         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/C
                         clock pessimism              0.248    -0.516    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.091    -0.425    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.627    -0.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X23Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/Q
                         net (fo=2, routed)           0.109    -0.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[32][42]
    SLICE_X22Y25         LUT4 (Prop_lut4_I3_O)        0.045    -0.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r[43]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/D[43]
    SLICE_X22Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.900    -0.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/hfextclk
    SLICE_X22Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X22Y25         FDCE (Hold_fdce_C_D)         0.091    -0.433    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.627    -0.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/hfextclk
    SLICE_X51Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/Q
                         net (fo=1, routed)           0.091    -0.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[31]_0[7]
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[22]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[22]_i_2__1_n_0
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]_0
    SLICE_X50Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.899    -0.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X50Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.134    -0.390    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.637    -0.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X15Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[5]
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.201 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1_n_0
    SLICE_X14Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.911    -0.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X14Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120    -0.394    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.868%)  route 0.166ns (47.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.651    -0.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/hfextclk
    SLICE_X72Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/Q
                         net (fo=2, routed)           0.166    -0.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg_n_0_[3]
    SLICE_X74Y37         LUT5 (Prop_lut5_I4_O)        0.045    -0.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_next[7]
    SLICE_X74Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.926    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/hfextclk
    SLICE_X74Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/C
                         clock pessimism              0.272    -0.476    
    SLICE_X74Y37         FDCE (Hold_fdce_C_D)         0.121    -0.355    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.531%)  route 0.169ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.639    -0.525    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X29Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/Q
                         net (fo=2, routed)           0.169    -0.215    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[15]_0[24]
    SLICE_X27Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/hfextclk
    SLICE_X27Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X27Y49         FDCE (Hold_fdce_C_D)         0.075    -0.411    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.568    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X30Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/Q
                         net (fo=2, routed)           0.110    -0.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[15]_1[10]
    SLICE_X30Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.840    -0.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/hfextclk
    SLICE_X30Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X30Y61         FDCE (Hold_fdce_C_D)         0.059    -0.520    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y11     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y2      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y9      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y6      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y5      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X1Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y7      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X2Y0      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         62.500      59.556     RAMB36_X0Y8      dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X30Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y31     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y31     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y30     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y31     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         31.250      30.000     SLICE_X14Y31     dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       22.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.328ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.382ns (15.950%)  route 7.282ns (84.050%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          2.225     7.428    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.332     7.760 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_1/O
                         net (fo=1, routed)           0.000     7.760    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_2
    SLICE_X44Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.151    30.058    
    SLICE_X44Y101        FDRE (Setup_fdre_C_D)        0.029    30.087    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                         30.087    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 22.328    

Slack (MET) :             22.581ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.382ns (16.216%)  route 7.140ns (83.784%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          2.083     7.286    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.332     7.618 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_1/O
                         net (fo=1, routed)           0.000     7.618    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_4
    SLICE_X44Y99         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y99         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism              0.575    30.321    
                         clock uncertainty           -0.151    30.170    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.029    30.199    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                         30.199    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 22.581    

Slack (MET) :             22.614ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 1.382ns (16.500%)  route 6.994ns (83.500%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.936     7.139    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.471 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000     7.471    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_11
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.498    29.727    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.480    30.208    
                         clock uncertainty           -0.151    30.056    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.029    30.085    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 22.614    

Slack (MET) :             22.771ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 1.382ns (16.806%)  route 6.841ns (83.194%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.784     6.987    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X45Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.319 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_1/O
                         net (fo=1, routed)           0.000     7.319    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_9
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.151    30.058    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.031    30.089    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]
  -------------------------------------------------------------------
                         required time                         30.089    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 22.771    

Slack (MET) :             22.774ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 1.382ns (16.816%)  route 6.836ns (83.184%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.779     6.982    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X45Y100        LUT5 (Prop_lut5_I1_O)        0.332     7.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_1/O
                         net (fo=1, routed)           0.000     7.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_3
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.151    30.058    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.029    30.087    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]
  -------------------------------------------------------------------
                         required time                         30.087    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 22.774    

Slack (MET) :             22.842ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 1.382ns (16.950%)  route 6.772ns (83.050%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.732 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.714     6.917    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[3]_1
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.332     7.249 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[3]_i_1/O
                         net (fo=1, routed)           0.000     7.249    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9_n_0
    SLICE_X40Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.503    29.732    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism              0.480    30.213    
                         clock uncertainty           -0.151    30.061    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.029    30.090    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         30.090    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                 22.842    

Slack (MET) :             22.844ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.382ns (16.962%)  route 6.766ns (83.038%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.708     6.911    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.243 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_1/O
                         net (fo=1, routed)           0.000     7.243    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_6
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.498    29.727    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/C
                         clock pessimism              0.480    30.208    
                         clock uncertainty           -0.151    30.056    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.031    30.087    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]
  -------------------------------------------------------------------
                         required time                         30.087    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 22.844    

Slack (MET) :             23.048ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 1.382ns (17.195%)  route 6.655ns (82.805%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 29.744 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.598     6.801    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.332     7.133 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_1/O
                         net (fo=1, routed)           0.000     7.133    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_8
    SLICE_X47Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.514    29.744    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism              0.559    30.303    
                         clock uncertainty           -0.151    30.152    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.029    30.181    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                         30.181    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 23.048    

Slack (MET) :             23.066ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 1.382ns (17.194%)  route 6.656ns (82.806%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.598     6.801    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y98         LUT5 (Prop_lut5_I1_O)        0.332     7.133 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=1, routed)           0.000     7.133    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_0
    SLICE_X44Y98         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y98         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism              0.575    30.321    
                         clock uncertainty           -0.151    30.170    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.029    30.199    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                         30.199    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 23.066    

Slack (MET) :             23.191ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.382ns (17.506%)  route 6.512ns (82.494%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 29.744 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.455     6.658    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.332     6.990 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000     6.990    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_10
    SLICE_X49Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.514    29.744    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.559    30.303    
                         clock uncertainty           -0.151    30.152    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.029    30.181    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         30.181    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 23.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.562    -0.602    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X40Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/Q
                         net (fo=1, routed)           0.085    -0.376    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[9]
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]
    SLICE_X41Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.834    -0.839    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X41Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/C
                         clock pessimism              0.250    -0.589    
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.092    -0.497    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.481%)  route 0.156ns (52.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.156    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.838    -0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.253    -0.582    
    SLICE_X38Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (44.992%)  route 0.156ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.156    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.839    -0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X38Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X40Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.342    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[0]
    SLICE_X41Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X41Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/C
                         clock pessimism              0.250    -0.588    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.070    -0.518    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.565    -0.599    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X59Y90         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.111    -0.347    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X60Y89         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X60Y89         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.059    -0.525    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.566    -0.598    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X32Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/Q
                         net (fo=2, routed)           0.098    -0.359    u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa
    SLICE_X33Y102        LUT5 (Prop_lut5_I2_O)        0.045    -0.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1[0]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.837    -0.836    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X33Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/C
                         clock pessimism              0.251    -0.585    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.092    -0.493    u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/Q
                         net (fo=1, routed)           0.097    -0.359    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]
    SLICE_X44Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.837    -0.836    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.091    -0.493    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.569    -0.595    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y92         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[1]
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.840    -0.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.070    -0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y92         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[15]
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.839    -0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076    -0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X38Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.327    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_do_o[0]
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887_n_0
    SLICE_X38Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X38Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.120    -0.465    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm_1
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         31.250      28.306     RAMB18_X1Y36     u_lia_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         31.250      28.306     RAMB18_X1Y36     u_lia_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y17   ip_mmcm/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X34Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X34Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X34Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X34Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X33Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X33Y85     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y91     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.625      14.375     SLICE_X38Y89     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       14.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.227ns  (logic 10.346ns (21.907%)  route 36.881ns (78.093%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.152    46.488    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.488    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.463ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.139ns  (logic 10.346ns (21.948%)  route 36.793ns (78.052%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          0.846    42.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.124    42.955 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__33/O
                         net (fo=23, routed)          1.008    43.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.124    44.087 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.313    46.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.400    
  -------------------------------------------------------------------
                         slack                                 14.463    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.036ns  (logic 10.346ns (21.996%)  route 36.690ns (78.004%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 61.034 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          1.961    46.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.555    61.034    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.487    61.522    
                         clock uncertainty           -0.177    61.345    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.779    
                         arrival time                         -46.297    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.012ns  (logic 10.346ns (22.007%)  route 36.666ns (77.993%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          0.952    42.937    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.061 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.856    43.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.232    46.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.273    
  -------------------------------------------------------------------
                         slack                                 14.590    

Slack (MET) :             14.603ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.999ns  (logic 10.346ns (22.013%)  route 36.653ns (77.987%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.110    43.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X57Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[84]_i_1/O
                         net (fo=2, routed)           0.830    44.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[48]
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.086    46.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.260    
  -------------------------------------------------------------------
                         slack                                 14.603    

Slack (MET) :             14.635ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.966ns  (logic 10.346ns (22.029%)  route 36.620ns (77.971%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.684    43.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124    43.969 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.258    46.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.177    61.428    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    60.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.862    
                         arrival time                         -46.227    
  -------------------------------------------------------------------
                         slack                                 14.635    

Slack (MET) :             14.646ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        47.166ns  (logic 10.346ns (21.935%)  route 36.820ns (78.065%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 61.249 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.092    46.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.769    61.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.568    61.817    
                         clock uncertainty           -0.177    61.640    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    61.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.074    
                         arrival time                         -46.428    
  -------------------------------------------------------------------
                         slack                                 14.646    

Slack (MET) :             14.663ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.938ns  (logic 10.346ns (22.042%)  route 36.592ns (77.958%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.738    43.899    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124    44.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=17, routed)          2.176    46.199    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[9]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.177    61.428    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    60.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.862    
                         arrival time                         -46.199    
  -------------------------------------------------------------------
                         slack                                 14.663    

Slack (MET) :             14.667ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.935ns  (logic 10.346ns (22.043%)  route 36.589ns (77.957%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.078    43.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X52Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.188 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[79]_i_1/O
                         net (fo=2, routed)           0.634    43.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[43]
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124    43.946 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.251    46.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.196    
  -------------------------------------------------------------------
                         slack                                 14.667    

Slack (MET) :             14.718ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        46.882ns  (logic 10.346ns (22.068%)  route 36.536ns (77.932%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.810    43.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124    44.095 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.049    46.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.177    61.428    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    60.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.862    
                         arrival time                         -46.144    
  -------------------------------------------------------------------
                         slack                                 14.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.409%)  route 0.138ns (42.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.564    -0.600    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X52Y55         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/Q
                         net (fo=1, routed)           0.138    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/s_timer1_apb_arm
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.276 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_i_1__0_n_0
    SLICE_X54Y56         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.834    -0.839    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/hfextclk
    SLICE_X54Y56         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.177    -0.408    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.121    -0.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.161%)  route 0.087ns (25.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.641    -0.523    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X15Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.295    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status[23]
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[23]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[23]_i_3__0_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]_0
    SLICE_X14Y43         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X14Y43         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.177    -0.333    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.134    -0.199    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.637    -0.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X13Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[9]
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[9]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.911    -0.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X12Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.177    -0.337    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.121    -0.216    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.635    -0.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/hfextclk
    SLICE_X27Y36         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/Q
                         net (fo=2, routed)           0.109    -0.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]_4[1]
    SLICE_X26Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[1]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_0
    SLICE_X26Y36         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.910    -0.763    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X26Y36         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/C
                         clock pessimism              0.248    -0.516    
                         clock uncertainty            0.177    -0.339    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.091    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.627    -0.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X23Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/Q
                         net (fo=2, routed)           0.109    -0.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[32][42]
    SLICE_X22Y25         LUT4 (Prop_lut4_I3_O)        0.045    -0.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r[43]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/D[43]
    SLICE_X22Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.900    -0.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/hfextclk
    SLICE_X22Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.177    -0.347    
    SLICE_X22Y25         FDCE (Hold_fdce_C_D)         0.091    -0.256    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.627    -0.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/hfextclk
    SLICE_X51Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/Q
                         net (fo=1, routed)           0.091    -0.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[31]_0[7]
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[22]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[22]_i_2__1_n_0
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]_0
    SLICE_X50Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.899    -0.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X50Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/C
                         clock pessimism              0.251    -0.524    
                         clock uncertainty            0.177    -0.347    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.134    -0.213    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.637    -0.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X15Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[5]
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.201 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1_n_0
    SLICE_X14Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.911    -0.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X14Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.177    -0.337    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120    -0.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.868%)  route 0.166ns (47.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.651    -0.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/hfextclk
    SLICE_X72Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/Q
                         net (fo=2, routed)           0.166    -0.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg_n_0_[3]
    SLICE_X74Y37         LUT5 (Prop_lut5_I4_O)        0.045    -0.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_next[7]
    SLICE_X74Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.926    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/hfextclk
    SLICE_X74Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.177    -0.299    
    SLICE_X74Y37         FDCE (Hold_fdce_C_D)         0.121    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.531%)  route 0.169ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.639    -0.525    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X29Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/Q
                         net (fo=2, routed)           0.169    -0.215    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[15]_0[24]
    SLICE_X27Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/hfextclk
    SLICE_X27Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.177    -0.309    
    SLICE_X27Y49         FDCE (Hold_fdce_C_D)         0.075    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.568    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X30Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/Q
                         net (fo=2, routed)           0.110    -0.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[15]_1[10]
    SLICE_X30Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.840    -0.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/hfextclk
    SLICE_X30Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.177    -0.403    
    SLICE_X30Y61         FDCE (Hold_fdce_C_D)         0.059    -0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       31.712ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.018%)  route 0.603ns (58.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.603     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y87         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 31.712    

Slack (MET) :             31.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.351%)  route 0.733ns (61.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.733     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 31.718    

Slack (MET) :             31.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.417%)  route 0.593ns (58.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.593     1.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y87         FDCE (Setup_fdce_C_D)       -0.264    32.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.736    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 31.724    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.069%)  route 0.577ns (57.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X37Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.577     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y89         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.163%)  route 0.509ns (54.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.509     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y89         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 31.802    

Slack (MET) :             31.811ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.921ns  (logic 0.419ns (45.500%)  route 0.502ns (54.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.502     0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                 31.811    

Slack (MET) :             31.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.479     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y87         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 31.970    

Slack (MET) :             32.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.649%)  route 0.444ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y87         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       22.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.324ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.382ns (15.950%)  route 7.282ns (84.050%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          2.225     7.428    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.332     7.760 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_1/O
                         net (fo=1, routed)           0.000     7.760    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_2
    SLICE_X44Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.155    30.054    
    SLICE_X44Y101        FDRE (Setup_fdre_C_D)        0.029    30.083    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                         30.083    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 22.324    

Slack (MET) :             22.577ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.382ns (16.216%)  route 7.140ns (83.784%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          2.083     7.286    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.332     7.618 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_1/O
                         net (fo=1, routed)           0.000     7.618    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_4
    SLICE_X44Y99         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y99         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism              0.575    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.029    30.195    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                         30.195    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 22.577    

Slack (MET) :             22.610ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 1.382ns (16.500%)  route 6.994ns (83.500%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.936     7.139    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.471 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000     7.471    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_11
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.498    29.727    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.480    30.208    
                         clock uncertainty           -0.155    30.052    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.029    30.081    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                         30.081    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 22.610    

Slack (MET) :             22.767ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 1.382ns (16.806%)  route 6.841ns (83.194%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.784     6.987    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X45Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.319 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_1/O
                         net (fo=1, routed)           0.000     7.319    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_9
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.155    30.054    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.031    30.085    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 22.767    

Slack (MET) :             22.770ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 1.382ns (16.816%)  route 6.836ns (83.184%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.779     6.982    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X45Y100        LUT5 (Prop_lut5_I1_O)        0.332     7.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_1/O
                         net (fo=1, routed)           0.000     7.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_3
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.155    30.054    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.029    30.083    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]
  -------------------------------------------------------------------
                         required time                         30.083    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 22.770    

Slack (MET) :             22.837ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 1.382ns (16.950%)  route 6.772ns (83.050%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.732 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.714     6.917    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[3]_1
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.332     7.249 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[3]_i_1/O
                         net (fo=1, routed)           0.000     7.249    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9_n_0
    SLICE_X40Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.503    29.732    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism              0.480    30.213    
                         clock uncertainty           -0.155    30.057    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.029    30.086    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         30.086    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                 22.837    

Slack (MET) :             22.840ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.382ns (16.962%)  route 6.766ns (83.038%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.708     6.911    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.243 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_1/O
                         net (fo=1, routed)           0.000     7.243    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_6
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.498    29.727    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/C
                         clock pessimism              0.480    30.208    
                         clock uncertainty           -0.155    30.052    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.031    30.083    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]
  -------------------------------------------------------------------
                         required time                         30.083    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 22.840    

Slack (MET) :             23.044ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 1.382ns (17.195%)  route 6.655ns (82.805%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 29.744 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.598     6.801    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.332     7.133 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_1/O
                         net (fo=1, routed)           0.000     7.133    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_8
    SLICE_X47Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.514    29.744    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism              0.559    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.029    30.177    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                         30.177    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 23.044    

Slack (MET) :             23.062ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 1.382ns (17.194%)  route 6.656ns (82.806%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.598     6.801    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y98         LUT5 (Prop_lut5_I1_O)        0.332     7.133 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=1, routed)           0.000     7.133    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_0
    SLICE_X44Y98         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y98         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism              0.575    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.029    30.195    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                         30.195    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 23.062    

Slack (MET) :             23.187ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.382ns (17.506%)  route 6.512ns (82.494%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 29.744 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.455     6.658    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.332     6.990 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000     6.990    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_10
    SLICE_X49Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.514    29.744    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.559    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.029    30.177    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         30.177    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 23.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.562    -0.602    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X40Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/Q
                         net (fo=1, routed)           0.085    -0.376    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[9]
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]
    SLICE_X41Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.834    -0.839    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X41Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.155    -0.434    
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.092    -0.342    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.481%)  route 0.156ns (52.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.156    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.838    -0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.155    -0.427    
    SLICE_X38Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (44.992%)  route 0.156ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.156    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.839    -0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.155    -0.426    
    SLICE_X38Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X40Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.342    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[0]
    SLICE_X41Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X41Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.155    -0.433    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.070    -0.363    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.565    -0.599    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X59Y90         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.111    -0.347    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X60Y89         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X60Y89         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.155    -0.429    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.059    -0.370    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.566    -0.598    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X32Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/Q
                         net (fo=2, routed)           0.098    -0.359    u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa
    SLICE_X33Y102        LUT5 (Prop_lut5_I2_O)        0.045    -0.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1[0]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.837    -0.836    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X33Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.155    -0.430    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.092    -0.338    u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/Q
                         net (fo=1, routed)           0.097    -0.359    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]
    SLICE_X44Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.837    -0.836    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.155    -0.429    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.091    -0.338    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.569    -0.595    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y92         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[1]
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.840    -0.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.155    -0.427    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.070    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y92         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[15]
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.839    -0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.155    -0.442    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X38Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.327    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_do_o[0]
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887_n_0
    SLICE_X38Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X38Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.155    -0.430    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.120    -0.310    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.028    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.974ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.569%)  route 0.589ns (58.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X37Y89         FDCE (Setup_fdce_C_D)       -0.268    30.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         30.982    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 29.974    

Slack (MET) :             29.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.750%)  route 0.585ns (58.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X37Y88         FDCE (Setup_fdce_C_D)       -0.268    30.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         30.982    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 29.978    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.175ns  (logic 0.456ns (38.804%)  route 0.719ns (61.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.719     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X37Y89         FDCE (Setup_fdce_C_D)       -0.093    31.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.157    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             30.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.593%)  route 0.670ns (56.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.670     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.045    31.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         31.205    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                 30.017    

Slack (MET) :             30.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        0.983ns  (logic 0.478ns (48.630%)  route 0.505ns (51.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.505     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X46Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.214    31.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         31.036    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                 30.053    

Slack (MET) :             30.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.561%)  route 0.449ns (48.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.449     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.222    31.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         31.028    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 30.101    

Slack (MET) :             30.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.552%)  route 0.591ns (56.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X37Y89         FDCE (Setup_fdce_C_D)       -0.095    31.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         31.155    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 30.108    

Slack (MET) :             30.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        0.977ns  (logic 0.518ns (53.022%)  route 0.459ns (46.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.459     0.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X47Y86         FDCE (Setup_fdce_C_D)       -0.095    31.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.155    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 30.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.974ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.974ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.569%)  route 0.589ns (58.431%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.589     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X37Y89         FDCE (Setup_fdce_C_D)       -0.268    30.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         30.982    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 29.974    

Slack (MET) :             29.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.750%)  route 0.585ns (58.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.585     1.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X37Y88         FDCE (Setup_fdce_C_D)       -0.268    30.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         30.982    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 29.978    

Slack (MET) :             29.982ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.175ns  (logic 0.456ns (38.804%)  route 0.719ns (61.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.719     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X37Y89         FDCE (Setup_fdce_C_D)       -0.093    31.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.157    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 29.982    

Slack (MET) :             30.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.593%)  route 0.670ns (56.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.670     1.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X46Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.045    31.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         31.205    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                 30.017    

Slack (MET) :             30.053ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        0.983ns  (logic 0.478ns (48.630%)  route 0.505ns (51.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.505     0.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X46Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.214    31.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         31.036    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                 30.053    

Slack (MET) :             30.101ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.561%)  route 0.449ns (48.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.449     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X46Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X46Y86         FDCE (Setup_fdce_C_D)       -0.222    31.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         31.028    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 30.101    

Slack (MET) :             30.108ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.552%)  route 0.591ns (56.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X37Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X37Y89         FDCE (Setup_fdce_C_D)       -0.095    31.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         31.155    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 30.108    

Slack (MET) :             30.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        0.977ns  (logic 0.518ns (53.022%)  route 0.459ns (46.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X46Y87         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.459     0.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
    SLICE_X47Y86         FDCE (Setup_fdce_C_D)       -0.095    31.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         31.155    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                 30.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       14.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.375ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.227ns  (logic 10.346ns (21.907%)  route 36.881ns (78.093%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.152    46.488    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.488    
  -------------------------------------------------------------------
                         slack                                 14.375    

Slack (MET) :             14.463ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.139ns  (logic 10.346ns (21.948%)  route 36.793ns (78.052%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          0.846    42.831    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r_reg[1]
    SLICE_X49Y24         LUT5 (Prop_lut5_I1_O)        0.124    42.955 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0.vld_dfflr/qout_r[1]_i_2__33/O
                         net (fo=23, routed)          1.008    43.963    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.124    44.087 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_17/O
                         net (fo=16, routed)          2.313    46.400    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.400    
  -------------------------------------------------------------------
                         slack                                 14.463    

Slack (MET) :             14.482ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.036ns  (logic 10.346ns (21.996%)  route 36.690ns (78.004%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 61.034 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          1.961    46.297    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.555    61.034    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X1Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKBWRCLK
                         clock pessimism              0.487    61.522    
                         clock uncertainty           -0.177    61.345    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    60.779    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1
  -------------------------------------------------------------------
                         required time                         60.779    
                         arrival time                         -46.297    
  -------------------------------------------------------------------
                         slack                                 14.482    

Slack (MET) :             14.590ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.012ns  (logic 10.346ns (22.007%)  route 36.666ns (77.993%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          0.952    42.937    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.061 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[78]_i_1/O
                         net (fo=2, routed)           0.856    43.917    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[42]
    SLICE_X55Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_26/O
                         net (fo=16, routed)          2.232    46.273    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[1]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.273    
  -------------------------------------------------------------------
                         slack                                 14.590    

Slack (MET) :             14.603ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.999ns  (logic 10.346ns (22.013%)  route 36.653ns (77.987%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.110    43.096    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X57Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.220 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[84]_i_1/O
                         net (fo=2, routed)           0.830    44.050    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[48]
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.174 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_20/O
                         net (fo=16, routed)          2.086    46.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[7]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.260    
  -------------------------------------------------------------------
                         slack                                 14.603    

Slack (MET) :             14.635ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.966ns  (logic 10.346ns (22.029%)  route 36.620ns (77.971%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.684    43.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124    43.969 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_8/O
                         net (fo=17, routed)          2.258    46.227    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[6]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.177    61.428    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    60.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.862    
                         arrival time                         -46.227    
  -------------------------------------------------------------------
                         slack                                 14.635    

Slack (MET) :             14.646ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        47.166ns  (logic 10.346ns (21.935%)  route 36.820ns (78.065%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 61.249 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.274    43.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X59Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[80]_i_1/O
                         net (fo=2, routed)           0.828    44.212    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[44]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    44.336 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_24/O
                         net (fo=16, routed)          2.092    46.428    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[3]
    RAMB36_X2Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.769    61.249    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y9          RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0/CLKBWRCLK
                         clock pessimism              0.568    61.817    
                         clock uncertainty           -0.177    61.640    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    61.074    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0
  -------------------------------------------------------------------
                         required time                         61.074    
                         arrival time                         -46.428    
  -------------------------------------------------------------------
                         slack                                 14.646    

Slack (MET) :             14.663ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.938ns  (logic 10.346ns (22.042%)  route 36.592ns (77.958%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.738    43.899    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124    44.023 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_5/O
                         net (fo=17, routed)          2.176    46.199    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[9]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.177    61.428    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    60.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.862    
                         arrival time                         -46.199    
  -------------------------------------------------------------------
                         slack                                 14.663    

Slack (MET) :             14.667ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.935ns  (logic 10.346ns (22.043%)  route 36.589ns (77.957%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=8 LUT4=2 LUT5=6 LUT6=24)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 61.118 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.078    43.064    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X52Y25         LUT5 (Prop_lut5_I2_O)        0.124    43.188 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[79]_i_1/O
                         net (fo=2, routed)           0.634    43.822    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/D[43]
    SLICE_X52Y25         LUT6 (Prop_lut6_I2_O)        0.124    43.946 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_25/O
                         net (fo=16, routed)          2.251    46.196    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/ADDRBWRADDR[2]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.639    61.118    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKBWRCLK
                         clock pessimism              0.487    61.606    
                         clock uncertainty           -0.177    61.429    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    60.863    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.863    
                         arrival time                         -46.196    
  -------------------------------------------------------------------
                         slack                                 14.667    

Slack (MET) :             14.718ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        46.882ns  (logic 10.346ns (22.068%)  route 36.536ns (77.932%))
  Logic Levels:           56  (CARRY4=13 LUT2=3 LUT3=9 LUT4=2 LUT5=5 LUT6=24)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 61.117 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.801    -0.739    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/hfextclk
    SLICE_X58Y10         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y10         FDCE (Prop_fdce_C_Q)         0.518    -0.221 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]/Q
                         net (fo=38, routed)          1.705     1.484    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[4]
    SLICE_X53Y7          LUT5 (Prop_lut5_I3_O)        0.152     1.636 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11/O
                         net (fo=7, routed)           0.932     2.568    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_6__11_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.326     2.894 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48/O
                         net (fo=1, routed)           0.438     3.332    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_48_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.456 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32/O
                         net (fo=2, routed)           1.236     4.692    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_32_n_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124     4.816 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_11/O
                         net (fo=18, routed)          0.676     5.492    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_6
    SLICE_X54Y9          LUT5 (Prop_lut5_I0_O)        0.124     5.616 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_13/O
                         net (fo=7, routed)           0.627     6.244    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/dec_ilegl
    SLICE_X46Y9          LUT3 (Prop_lut3_I1_O)        0.124     6.368 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25/O
                         net (fo=5, routed)           0.660     7.027    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__25_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.151 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[30]_i_6__6/O
                         net (fo=94, routed)          1.773     8.925    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_28
    SLICE_X70Y27         LUT2 (Prop_lut2_I0_O)        0.116     9.041 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__3/O
                         net (fo=3, routed)           0.666     9.707    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/mdv_i_info[11]
    SLICE_X72Y27         LUT3 (Prop_lut3_I2_O)        0.322    10.029 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38/O
                         net (fo=5, routed)           0.804    10.834    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__38_n_0
    SLICE_X78Y27         LUT2 (Prop_lut2_I0_O)        0.326    11.160 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_61/O
                         net (fo=3, routed)           0.596    11.755    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_63_0
    SLICE_X79Y27         LUT2 (Prop_lut2_I0_O)        0.149    11.904 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_84/O
                         net (fo=4, routed)           0.476    12.381    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[32]_0
    SLICE_X80Y27         LUT6 (Prop_lut6_I0_O)        0.332    12.713 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82/O
                         net (fo=1, routed)           0.171    12.884    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_82_n_0
    SLICE_X80Y27         LUT5 (Prop_lut5_I0_O)        0.124    13.008 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_50/O
                         net (fo=1, routed)           1.081    14.089    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/muldiv_req_alu_sub
    SLICE_X69Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.213 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_21__0/O
                         net (fo=71, routed)          0.898    15.111    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X75Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.235 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1/O
                         net (fo=1, routed)           0.501    15.736    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_13__1_n_0
    SLICE_X74Y17         LUT3 (Prop_lut3_I2_O)        0.124    15.860 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_5__11/O
                         net (fo=1, routed)           0.465    16.325    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X77Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.905 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5/CO[3]
                         net (fo=1, routed)           0.000    16.905    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[3]_i_3__5_n_0
    SLICE_X77Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.019    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[7]_i_3__0_n_0
    SLICE_X77Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.133 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000    17.133    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[11]_i_3__2_n_0
    SLICE_X77Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.247 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.247    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[15]_i_3__0_n_0
    SLICE_X77Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.361 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    17.361    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[19]_i_3__1_n_0
    SLICE_X77Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.475 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.475    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[23]_i_3_n_0
    SLICE_X77Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.589 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    17.589    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_12_n_0
    SLICE_X77Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.703 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.009    17.712    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X77Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    17.947 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__2/O[0]
                         net (fo=10, routed)          1.110    19.057    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X68Y12         LUT3 (Prop_lut3_I2_O)        0.299    19.356 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1/O
                         net (fo=34, routed)          0.910    20.266    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[32]_i_14__1_n_0
    SLICE_X74Y17         LUT4 (Prop_lut4_I3_O)        0.124    20.390 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8/O
                         net (fo=1, routed)           1.226    21.616    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_9__8_n_0
    SLICE_X69Y12         LUT6 (Prop_lut6_I4_O)        0.124    21.740 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9/O
                         net (fo=1, routed)           0.716    22.457    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__9_n_0
    SLICE_X73Y9          LUT6 (Prop_lut6_I4_O)        0.124    22.581 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          1.034    23.614    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124    23.738 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=42, routed)          1.138    24.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_87
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.124    25.000 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_5__19/O
                         net (fo=8, routed)           0.547    25.548    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[31]_i_7__11_2
    SLICE_X42Y14         LUT6 (Prop_lut6_I4_O)        0.124    25.672 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r[0]_i_7__13/O
                         net (fo=8, routed)           0.343    26.014    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_118
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124    26.138 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__100/O
                         net (fo=7, routed)           0.662    26.801    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.124    26.925 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_8__12/O
                         net (fo=4, routed)           0.869    27.793    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_157
    SLICE_X40Y15         LUT6 (Prop_lut6_I0_O)        0.124    27.917 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__15/O
                         net (fo=6, routed)           0.620    28.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_14
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.124    28.661 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18/O
                         net (fo=5, routed)           0.605    29.267    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_10__18_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I4_O)        0.124    29.391 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__23/O
                         net (fo=7, routed)           0.627    30.018    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_10
    SLICE_X42Y13         LUT6 (Prop_lut6_I5_O)        0.124    30.142 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_7__10/O
                         net (fo=10, routed)          0.493    30.635    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_7
    SLICE_X45Y14         LUT6 (Prop_lut6_I4_O)        0.124    30.759 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7/O
                         net (fo=31, routed)          1.295    32.053    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__7_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I1_O)        0.124    32.177 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_2__6/O
                         net (fo=1, routed)           0.668    32.845    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[18]
    SLICE_X48Y18         LUT5 (Prop_lut5_I0_O)        0.124    32.969 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[18]_i_1__5/O
                         net (fo=4, routed)           0.681    33.651    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc[17]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.124    33.775 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    33.775    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[0]
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.307 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    34.307    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.464 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.753    35.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_151[0]
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.321    35.538 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11/O
                         net (fo=5, routed)           0.599    36.137    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_6__11_n_0
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.328    36.465 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21/O
                         net (fo=39, routed)          1.100    37.565    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__21_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124    37.689 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=2, routed)           0.648    38.337    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    38.461 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_icb_cmd2itcm_carry_i_1/O
                         net (fo=1, routed)           0.000    38.461    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0_0[3]
    SLICE_X49Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.862 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    38.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.019 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=23, routed)          0.745    39.765    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11[0]
    SLICE_X42Y19         LUT6 (Prop_lut6_I2_O)        0.329    40.094 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r[1]_i_3__4/O
                         net (fo=6, routed)           0.439    40.532    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[1]_2
    SLICE_X43Y18         LUT5 (Prop_lut5_I4_O)        0.124    40.656 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__8/O
                         net (fo=2, routed)           0.596    41.253    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_153
    SLICE_X43Y14         LUT6 (Prop_lut6_I5_O)        0.124    41.377 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__10/O
                         net (fo=8, routed)           0.485    41.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_22
    SLICE_X43Y17         LUT6 (Prop_lut6_I2_O)        0.124    41.986 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[77]_i_4/O
                         net (fo=18, routed)          1.051    43.037    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_2
    SLICE_X54Y26         LUT3 (Prop_lut3_I1_O)        0.124    43.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__43/O
                         net (fo=16, routed)          0.810    43.971    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_7_1_13
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124    44.095 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/mem[1].non_last.mem_r_reg_0_0_i_4/O
                         net (fo=17, routed)          2.049    46.144    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_1_0[10]
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.638    61.117    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/hfextclk
    RAMB36_X2Y10         RAMB36E1                                     r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0/CLKARDCLK
                         clock pessimism              0.487    61.605    
                         clock uncertainty           -0.177    61.428    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    60.862    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0
  -------------------------------------------------------------------
                         required time                         60.862    
                         arrival time                         -46.144    
  -------------------------------------------------------------------
                         slack                                 14.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.409%)  route 0.138ns (42.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.564    -0.600    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X52Y55         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_arm_reg/Q
                         net (fo=1, routed)           0.138    -0.321    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/s_timer1_apb_arm
    SLICE_X54Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.276 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_i_1__0_n_0
    SLICE_X54Y56         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.834    -0.839    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/hfextclk
    SLICE_X54Y56         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.177    -0.408    
    SLICE_X54Y56         FDCE (Hold_fdce_C_D)         0.121    -0.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_in_stage/r_armed_reg
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.250ns (74.161%)  route 0.087ns (25.839%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.641    -0.523    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X15Y43         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.295    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_status[23]
    SLICE_X14Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[23]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.250    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r[23]_i_3__0_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.186 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/qout_r_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]_0
    SLICE_X14Y43         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X14Y43         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.177    -0.333    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.134    -0.199    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioA_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.637    -0.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X13Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[9]/Q
                         net (fo=1, routed)           0.138    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[9]
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.203 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[9]_i_1_n_0
    SLICE_X12Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.911    -0.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X12Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.177    -0.337    
    SLICE_X12Y35         FDCE (Hold_fdce_C_D)         0.121    -0.216    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.635    -0.529    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/hfextclk
    SLICE_X27Y36         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_i2c0/r_tx_reg[1]/Q
                         net (fo=2, routed)           0.109    -0.279    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[7]_4[1]
    SLICE_X26Y36         LUT6 (Prop_lut6_I1_O)        0.045    -0.234 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r[1]_i_1__4/O
                         net (fo=1, routed)           0.000    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_0
    SLICE_X26Y36         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.910    -0.763    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X26Y36         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]/C
                         clock pessimism              0.248    -0.516    
                         clock uncertainty            0.177    -0.339    
    SLICE_X26Y36         FDRE (Hold_fdre_C_D)         0.091    -0.248    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_i2c0_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.627    -0.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X23Y25         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[55]/Q
                         net (fo=2, routed)           0.109    -0.287    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[32][42]
    SLICE_X22Y25         LUT4 (Prop_lut4_I3_O)        0.045    -0.242 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r[43]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/D[43]
    SLICE_X22Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.900    -0.773    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/hfextclk
    SLICE_X22Y25         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.177    -0.347    
    SLICE_X22Y25         FDCE (Hold_fdce_C_D)         0.091    -0.256    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_aon_icb_cdc_tx/dat_dfflr/qout_r_reg[43]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.627    -0.537    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/hfextclk
    SLICE_X51Y34         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[22]/Q
                         net (fo=1, routed)           0.091    -0.305    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/r_gpio_dir_reg[31]_0[7]
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[22]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.260    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r[22]_i_2__1_n_0
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.198 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioB/qout_r_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]_0
    SLICE_X50Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.899    -0.774    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/hfextclk
    SLICE_X50Y34         FDRE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]/C
                         clock pessimism              0.251    -0.524    
                         clock uncertainty            0.177    -0.347    
    SLICE_X50Y34         FDRE (Hold_fdre_C_D)         0.134    -0.213    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_gpioB_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.637    -0.527    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X15Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.386 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div_reg[5]/Q
                         net (fo=1, routed)           0.140    -0.246    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/ctrl_sck_div[5]
    SLICE_X14Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.201 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt[5]_i_1_n_0
    SLICE_X14Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.911    -0.762    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/hfextclk
    SLICE_X14Y35         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.177    -0.337    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120    -0.217    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/mac/phy/tcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.868%)  route 0.166ns (47.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.651    -0.513    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/hfextclk
    SLICE_X72Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.372 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[3]/Q
                         net (fo=2, routed)           0.166    -0.206    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg_n_0_[3]
    SLICE_X74Y37         LUT5 (Prop_lut5_I4_O)        0.045    -0.161 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_next[7]
    SLICE_X74Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.926    -0.747    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/hfextclk
    SLICE_X74Y37         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]/C
                         clock pessimism              0.272    -0.476    
                         clock uncertainty            0.177    -0.299    
    SLICE_X74Y37         FDCE (Hold_fdce_C_D)         0.121    -0.178    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_spictrl/u_txreg/data_int_reg[7]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.531%)  route 0.169ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.639    -0.525    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X29Y47         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[24]/Q
                         net (fo=2, routed)           0.169    -0.215    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[15]_0[24]
    SLICE_X27Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/hfextclk
    SLICE_X27Y49         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.177    -0.309    
    SLICE_X27Y49         FDCE (Hold_fdce_C_D)         0.075    -0.234    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_end_reg[8]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.568    -0.596    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/hfextclk
    SLICE_X30Y62         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_ch2_th_reg[10]/Q
                         net (fo=2, routed)           0.110    -0.322    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[15]_1[10]
    SLICE_X30Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.840    -0.833    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/hfextclk
    SLICE_X30Y61         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.177    -0.403    
    SLICE_X30Y61         FDCE (Hold_fdce_C_D)         0.059    -0.344    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch2/r_comp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       22.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.324ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.382ns (15.950%)  route 7.282ns (84.050%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          2.225     7.428    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y101        LUT5 (Prop_lut5_I1_O)        0.332     7.760 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_1/O
                         net (fo=1, routed)           0.000     7.760    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_2
    SLICE_X44Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.155    30.054    
    SLICE_X44Y101        FDRE (Setup_fdre_C_D)        0.029    30.083    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                         30.083    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 22.324    

Slack (MET) :             22.577ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.382ns (16.216%)  route 7.140ns (83.784%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          2.083     7.286    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y99         LUT5 (Prop_lut5_I1_O)        0.332     7.618 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_1/O
                         net (fo=1, routed)           0.000     7.618    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_4
    SLICE_X44Y99         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y99         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism              0.575    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.029    30.195    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                         30.195    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 22.577    

Slack (MET) :             22.610ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 1.382ns (16.500%)  route 6.994ns (83.500%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.936     7.139    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.471 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_1/O
                         net (fo=1, routed)           0.000     7.471    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_11
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.498    29.727    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.480    30.208    
                         clock uncertainty           -0.155    30.052    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.029    30.081    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                         30.081    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 22.610    

Slack (MET) :             22.767ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 1.382ns (16.806%)  route 6.841ns (83.194%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.784     6.987    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X45Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.319 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_1/O
                         net (fo=1, routed)           0.000     7.319    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_9
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.155    30.054    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.031    30.085    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]
  -------------------------------------------------------------------
                         required time                         30.085    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                 22.767    

Slack (MET) :             22.770ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 1.382ns (16.816%)  route 6.836ns (83.184%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.729 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.779     6.982    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X45Y100        LUT5 (Prop_lut5_I1_O)        0.332     7.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_1/O
                         net (fo=1, routed)           0.000     7.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_3
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.500    29.729    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X45Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                         clock pessimism              0.480    30.210    
                         clock uncertainty           -0.155    30.054    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)        0.029    30.083    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]
  -------------------------------------------------------------------
                         required time                         30.083    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                 22.770    

Slack (MET) :             22.837ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 1.382ns (16.950%)  route 6.772ns (83.050%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 29.732 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.714     6.917    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[3]_1
    SLICE_X40Y100        LUT6 (Prop_lut6_I5_O)        0.332     7.249 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[3]_i_1/O
                         net (fo=1, routed)           0.000     7.249    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_9_n_0
    SLICE_X40Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.503    29.732    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X40Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]/C
                         clock pessimism              0.480    30.213    
                         clock uncertainty           -0.155    30.057    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.029    30.086    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]
  -------------------------------------------------------------------
                         required time                         30.086    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                 22.837    

Slack (MET) :             22.840ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.382ns (16.962%)  route 6.766ns (83.038%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.708     6.911    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y100        LUT6 (Prop_lut6_I1_O)        0.332     7.243 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_1/O
                         net (fo=1, routed)           0.000     7.243    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_6
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.498    29.727    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/C
                         clock pessimism              0.480    30.208    
                         clock uncertainty           -0.155    30.052    
    SLICE_X49Y100        FDRE (Setup_fdre_C_D)        0.031    30.083    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]
  -------------------------------------------------------------------
                         required time                         30.083    
                         arrival time                          -7.243    
  -------------------------------------------------------------------
                         slack                                 22.840    

Slack (MET) :             23.044ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 1.382ns (17.195%)  route 6.655ns (82.805%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 29.744 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.598     6.801    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X47Y97         LUT6 (Prop_lut6_I1_O)        0.332     7.133 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_1/O
                         net (fo=1, routed)           0.000     7.133    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_8
    SLICE_X47Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.514    29.744    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism              0.559    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X47Y97         FDRE (Setup_fdre_C_D)        0.029    30.177    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                         30.177    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 23.044    

Slack (MET) :             23.062ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 1.382ns (17.194%)  route 6.656ns (82.806%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.598     6.801    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X44Y98         LUT5 (Prop_lut5_I1_O)        0.332     7.133 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=1, routed)           0.000     7.133    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_0
    SLICE_X44Y98         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X44Y98         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism              0.575    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)        0.029    30.195    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                         30.195    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 23.062    

Slack (MET) :             23.187ns  (required time - arrival time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.382ns (17.506%)  route 6.512ns (82.494%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 29.744 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y94         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=133, routed)         3.508     3.059    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X36Y102        LUT2 (Prop_lut2_I1_O)        0.118     3.177 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10/O
                         net (fo=3, routed)           0.969     4.147    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_10_n_0
    SLICE_X39Y101        LUT6 (Prop_lut6_I2_O)        0.326     4.473 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9/O
                         net (fo=1, routed)           0.580     5.053    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_9_n_0
    SLICE_X43Y101        LUT5 (Prop_lut5_I0_O)        0.150     5.203 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_3/O
                         net (fo=16, routed)          1.455     6.658    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0_reg[15]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.332     6.990 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1/O
                         net (fo=1, routed)           0.000     6.990    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_81_n_10
    SLICE_X49Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.514    29.744    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y97         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.559    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.029    30.177    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                         30.177    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 23.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.562    -0.602    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X40Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]/Q
                         net (fo=1, routed)           0.085    -0.376    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[9]
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]
    SLICE_X41Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.834    -0.839    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X41Y103        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]/C
                         clock pessimism              0.250    -0.589    
                         clock uncertainty            0.155    -0.434    
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.092    -0.342    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.481%)  route 0.156ns (52.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.156    -0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.838    -0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.155    -0.427    
    SLICE_X38Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (44.992%)  route 0.156ns (55.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/Q
                         net (fo=1, routed)           0.156    -0.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.839    -0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.155    -0.426    
    SLICE_X38Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093    -0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X40Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]/Q
                         net (fo=1, routed)           0.118    -0.342    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[0]
    SLICE_X41Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X41Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.155    -0.433    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.070    -0.363    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.565    -0.599    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X59Y90         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.111    -0.347    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X60Y89         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X60Y89         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.155    -0.429    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.059    -0.370    u_lia_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.566    -0.598    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X32Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_reg/Q
                         net (fo=2, routed)           0.098    -0.359    u_lia_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa
    SLICE_X33Y102        LUT5 (Prop_lut5_I2_O)        0.045    -0.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1[0]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.837    -0.836    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X33Y102        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]/C
                         clock pessimism              0.251    -0.585    
                         clock uncertainty            0.155    -0.430    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.092    -0.338    u_lia_inst/inst/ila_core_inst/u_ila_regs/shift_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X45Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]/Q
                         net (fo=1, routed)           0.097    -0.359    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[6]
    SLICE_X44Y91         LUT5 (Prop_lut5_I3_O)        0.045    -0.314 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.314    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]
    SLICE_X44Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.837    -0.836    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X44Y91         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.155    -0.429    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.091    -0.338    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.569    -0.595    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X37Y92         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[1]
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.840    -0.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X36Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.155    -0.427    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.070    -0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.567    -0.597    u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X40Y92         FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]/Q
                         net (fo=1, routed)           0.118    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[15]
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.839    -0.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X40Y92         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.155    -0.442    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.076    -0.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X38Y101        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/Q
                         net (fo=1, routed)           0.110    -0.327    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/s_do_o[0]
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.282 r  u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    u_lia_inst/inst/ila_core_inst/u_ila_regs/reg_887_n_0
    SLICE_X38Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.835    -0.838    u_lia_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X38Y100        FDRE                                         r  u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.155    -0.430    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.120    -0.310    u_lia_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.028    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       31.712ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.712ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.018%)  route 0.603ns (58.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.603     1.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y87         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 31.712    

Slack (MET) :             31.718ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.189ns  (logic 0.456ns (38.351%)  route 0.733ns (61.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.733     1.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 31.718    

Slack (MET) :             31.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.012ns  (logic 0.419ns (41.417%)  route 0.593ns (58.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.593     1.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y87         FDCE (Setup_fdce_C_D)       -0.264    32.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.736    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                 31.724    

Slack (MET) :             31.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.069%)  route 0.577ns (57.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X37Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.577     0.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y89         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                 31.736    

Slack (MET) :             31.802ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.928ns  (logic 0.419ns (45.163%)  route 0.509ns (54.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X40Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.509     0.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y89         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                 31.802    

Slack (MET) :             31.811ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.921ns  (logic 0.419ns (45.500%)  route 0.502ns (54.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X39Y90         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.502     0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                 31.811    

Slack (MET) :             31.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.935ns  (logic 0.456ns (48.786%)  route 0.479ns (51.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.479     0.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y87         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 31.970    

Slack (MET) :             32.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.649%)  route 0.444ns (49.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X47Y87         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.007    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       26.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.969ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/AS[0]
    SLICE_X61Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X61Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 26.969    

Slack (MET) :             26.969ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/AS[0]
    SLICE_X61Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/hfextclk
    SLICE_X61Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 26.969    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/AS[0]
    SLICE_X60Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X60Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDCE (Recov_fdce_C_CLR)     -0.361    60.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/AS[0]
    SLICE_X60Y50         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/hfextclk
    SLICE_X60Y50         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDPE (Recov_fdpe_C_PRE)     -0.361    60.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/AS[0]
    SLICE_X60Y50         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/hfextclk
    SLICE_X60Y50         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDPE (Recov_fdpe_C_PRE)     -0.361    60.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.055ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/AS[0]
    SLICE_X60Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/hfextclk
    SLICE_X60Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDCE (Recov_fdce_C_CLR)     -0.319    60.982    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg
  -------------------------------------------------------------------
                         required time                         60.982    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.544%)  route 0.352ns (65.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.169     0.017    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/reset0
    SLICE_X9Y2           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/hfextclk
    SLICE_X9Y2           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X9Y2           FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/reset0
    SLICE_X11Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/hfextclk
    SLICE_X11Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/reset0
    SLICE_X11Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/hfextclk
    SLICE_X11Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       26.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.969ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/AS[0]
    SLICE_X61Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X61Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 26.969    

Slack (MET) :             26.969ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/AS[0]
    SLICE_X61Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/hfextclk
    SLICE_X61Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 26.969    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/AS[0]
    SLICE_X60Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X60Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDCE (Recov_fdce_C_CLR)     -0.361    60.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/AS[0]
    SLICE_X60Y50         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/hfextclk
    SLICE_X60Y50         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDPE (Recov_fdpe_C_PRE)     -0.361    60.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/AS[0]
    SLICE_X60Y50         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/hfextclk
    SLICE_X60Y50         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDPE (Recov_fdpe_C_PRE)     -0.361    60.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.055ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/AS[0]
    SLICE_X60Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/hfextclk
    SLICE_X60Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDCE (Recov_fdce_C_CLR)     -0.319    60.982    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg
  -------------------------------------------------------------------
                         required time                         60.982    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.544%)  route 0.352ns (65.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.169     0.017    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/reset0
    SLICE_X9Y2           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/hfextclk
    SLICE_X9Y2           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.177    -0.308    
    SLICE_X9Y2           FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/reset0
    SLICE_X11Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/hfextclk
    SLICE_X11Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/reset0
    SLICE_X11Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/hfextclk
    SLICE_X11Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.177    -0.309    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.177    -0.309    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.177    -0.309    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.493    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       26.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.969ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/AS[0]
    SLICE_X61Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X61Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 26.969    

Slack (MET) :             26.969ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/AS[0]
    SLICE_X61Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/hfextclk
    SLICE_X61Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 26.969    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/AS[0]
    SLICE_X60Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X60Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDCE (Recov_fdce_C_CLR)     -0.361    60.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/AS[0]
    SLICE_X60Y50         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/hfextclk
    SLICE_X60Y50         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDPE (Recov_fdpe_C_PRE)     -0.361    60.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.013ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/AS[0]
    SLICE_X60Y50         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/hfextclk
    SLICE_X60Y50         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDPE (Recov_fdpe_C_PRE)     -0.361    60.940    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         60.940    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.013    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.896    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]
  -------------------------------------------------------------------
                         required time                         60.896    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.055ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/AS[0]
    SLICE_X60Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/hfextclk
    SLICE_X60Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.177    61.301    
    SLICE_X60Y50         FDCE (Recov_fdce_C_CLR)     -0.319    60.982    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg
  -------------------------------------------------------------------
                         required time                         60.982    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.544%)  route 0.352ns (65.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.169     0.017    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/reset0
    SLICE_X9Y2           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/hfextclk
    SLICE_X9Y2           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.177    -0.308    
    SLICE_X9Y2           FDCE (Remov_fdce_C_CLR)     -0.092    -0.400    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/reset0
    SLICE_X11Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/hfextclk
    SLICE_X11Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/reset0
    SLICE_X11Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/hfextclk
    SLICE_X11Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
                         clock uncertainty            0.177    -0.329    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.177    -0.309    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.177    -0.309    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.177    -0.309    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.401    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.493    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       26.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.979ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/AS[0]
    SLICE_X61Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X61Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.405    60.906    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync0_reg[12]
  -------------------------------------------------------------------
                         required time                         60.906    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 26.979    

Slack (MET) :             26.979ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/AS[0]
    SLICE_X61Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/hfextclk
    SLICE_X61Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X61Y50         FDCE (Recov_fdce_C_CLR)     -0.405    60.906    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/tx_fifo_clr_q_reg
  -------------------------------------------------------------------
                         required time                         60.906    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 26.979    

Slack (MET) :             27.023ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/AS[0]
    SLICE_X60Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/hfextclk
    SLICE_X60Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X60Y50         FDCE (Recov_fdce_C_CLR)     -0.361    60.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_gpioA/r_gpio_sync1_reg[12]
  -------------------------------------------------------------------
                         required time                         60.950    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.023    

Slack (MET) :             27.023ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/AS[0]
    SLICE_X60Y50         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/hfextclk
    SLICE_X60Y50         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X60Y50         FDPE (Recov_fdpe_C_PRE)     -0.361    60.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         60.950    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.023    

Slack (MET) :             27.023ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/AS[0]
    SLICE_X60Y50         FDPE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/hfextclk
    SLICE_X60Y50         FDPE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X60Y50         FDPE (Recov_fdpe_C_PRE)     -0.361    60.950    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart2/uart_rx_i/reg_rx_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         60.950    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.023    

Slack (MET) :             27.030ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.906    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][19]
  -------------------------------------------------------------------
                         required time                         60.906    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.030    

Slack (MET) :             27.030ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.906    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][5]
  -------------------------------------------------------------------
                         required time                         60.906    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.030    

Slack (MET) :             27.030ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.906    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][6]
  -------------------------------------------------------------------
                         required time                         60.906    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.030    

Slack (MET) :             27.030ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.594ns  (logic 0.580ns (1.677%)  route 34.014ns (98.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.491    33.876    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/AS[0]
    SLICE_X61Y51         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/hfextclk
    SLICE_X61Y51         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X61Y51         FDCE (Recov_fdce_C_CLR)     -0.405    60.906    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_spi1/u_rxfifo/buffer_reg[9][7]
  -------------------------------------------------------------------
                         required time                         60.906    
                         arrival time                         -33.876    
  -------------------------------------------------------------------
                         slack                                 27.030    

Slack (MET) :             27.065ns  (required time - arrival time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_mmcm_1 rise@62.500ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        34.645ns  (logic 0.580ns (1.674%)  route 34.065ns (98.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 60.990 - 62.500 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.821    -0.719    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.263 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.524     0.261    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)       33.542    33.927    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/AS[0]
    SLICE_X60Y50         FDCE                                         f  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     62.500    62.500 r  
    E3                                                0.000    62.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    62.500    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    63.911 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    65.073    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    57.749 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    59.388    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    59.479 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        1.510    60.990    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/hfextclk
    SLICE_X60Y50         FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg/C
                         clock pessimism              0.487    61.477    
                         clock uncertainty           -0.167    61.311    
    SLICE_X60Y50         FDCE (Recov_fdce_C_CLR)     -0.319    60.992    dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/rx_fifo_clr_q_reg
  -------------------------------------------------------------------
                         required time                         60.992    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                 27.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.544%)  route 0.352ns (65.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.169     0.017    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/reset0
    SLICE_X9Y2           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/hfextclk
    SLICE_X9Y2           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X9Y2           FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_ram/debug_ram_gen[2].ram_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[0].i_is_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/u_o_rdy_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/reset0
    SLICE_X10Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/hfextclk
    SLICE_X10Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X10Y1          FDCE (Remov_fdce_C_CLR)     -0.067    -0.573    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/vld_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/reset0
    SLICE_X11Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/hfextclk
    SLICE_X11Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/buf_nrdy_dfflr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.284%)  route 0.357ns (65.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.173     0.021    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/reset0
    SLICE_X11Y1          FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.917    -0.756    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/hfextclk
    SLICE_X11Y1          FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]/C
                         clock pessimism              0.251    -0.506    
    SLICE_X11Y1          FDCE (Remov_fdce_C_CLR)     -0.092    -0.598    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_tx/o_rdy_sync_dffr/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_mmcm_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.287%)  route 0.428ns (69.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.642    -0.522    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/hfextclk
    SLICE_X11Y2          FDCE                                         r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=3, routed)           0.184    -0.197    dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/s_aresetn
    SLICE_X11Y2          LUT1 (Prop_lut1_I0_O)        0.045    -0.152 f  dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/qout_r[0]_i_2__94/O
                         net (fo=6202, routed)        0.245     0.092    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/reset0
    SLICE_X9Y3           FDCE                                         f  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=9442, routed)        0.916    -0.757    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/hfextclk
    SLICE_X9Y3           FDCE                                         r  dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X9Y3           FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    dut/u_e203_subsys_top/u_sirv_debug_module/u_dm2dtm_cdc_rx/buf_dat_dfflr/qout_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.670    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       28.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         29.745    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.745    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         29.745    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.361    29.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.789    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.176    

Slack (MET) :             28.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    29.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.218    

Slack (MET) :             28.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    29.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.218    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.456ns (23.376%)  route 1.495ns (76.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.748 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.495     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.518    29.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.576    30.324    
                         clock uncertainty           -0.155    30.169    
    SLICE_X32Y90         FDCE (Recov_fdce_C_CLR)     -0.405    29.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         29.764    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 28.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       28.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         29.745    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.745    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         29.745    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.361    29.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.789    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.176    

Slack (MET) :             28.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    29.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.218    

Slack (MET) :             28.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    29.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.218    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.456ns (23.376%)  route 1.495ns (76.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.748 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.495     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.518    29.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.576    30.324    
                         clock uncertainty           -0.155    30.169    
    SLICE_X32Y90         FDCE (Recov_fdce_C_CLR)     -0.405    29.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         29.764    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 28.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       28.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         29.745    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.745    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         29.745    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.361    29.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.789    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.176    

Slack (MET) :             28.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    29.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.218    

Slack (MET) :             28.218ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    29.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.218    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.155    30.166    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.807    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.717ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.456ns (23.376%)  route 1.495ns (76.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.748 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.495     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.518    29.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.576    30.324    
                         clock uncertainty           -0.155    30.169    
    SLICE_X32Y90         FDCE (Recov_fdce_C_CLR)     -0.405    29.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         29.764    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 28.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.155    -0.431    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_mmcm_1
  To Clock:  clk_out2_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       28.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.151    30.154    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         29.749    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.137    

Slack (MET) :             28.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.151    30.154    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         29.749    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.137    

Slack (MET) :             28.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.151    30.154    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.405    29.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         29.749    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.137    

Slack (MET) :             28.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.151    30.154    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.361    29.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.793    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.181    

Slack (MET) :             28.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.151    30.154    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    29.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.835    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.223    

Slack (MET) :             28.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.456ns (18.121%)  route 2.060ns (81.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 29.746 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     1.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.516    29.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.559    30.305    
                         clock uncertainty           -0.151    30.154    
    SLICE_X34Y88         FDCE (Recov_fdce_C_CLR)     -0.319    29.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         29.835    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                 28.223    

Slack (MET) :             28.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.151    30.170    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         29.811    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.650    

Slack (MET) :             28.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.151    30.170    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.811    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.650    

Slack (MET) :             28.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.774ns (37.460%)  route 1.292ns (62.540%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 29.745 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.635    -0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X34Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.478    -0.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.812     0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.296     0.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.481     1.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X35Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.515    29.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.576    30.321    
                         clock uncertainty           -0.151    30.170    
    SLICE_X35Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    29.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         29.811    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                 28.650    

Slack (MET) :             28.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_mmcm_1 rise@31.250ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.456ns (23.376%)  route 1.495ns (76.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.748 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.636    -0.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X33Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.448 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.495     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y90         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.250    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.661 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.823    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    26.499 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    28.138    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.229 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        1.518    29.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.576    30.324    
                         clock uncertainty           -0.151    30.173    
    SLICE_X32Y90         FDCE (Recov_fdce_C_CLR)     -0.405    29.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         29.768    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 28.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X46Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X46Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X46Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.653    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_mmcm_1  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm_1 rise@0.000ns - clk_out2_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.563    -0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X49Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.122    -0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X47Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out2_mmcm
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout2_buf/O
                         net (fo=1421, routed)        0.833    -0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X47Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X47Y87         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.897ns (24.259%)  route 2.801ns (75.741%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 36.391 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.658     7.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.402    36.793    
                         clock uncertainty           -0.035    36.757    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.361    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 28.890    

Slack (MET) :             28.890ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.897ns (24.259%)  route 2.801ns (75.741%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 36.391 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.658     7.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.402    36.793    
                         clock uncertainty           -0.035    36.757    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.361    36.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.396    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 28.890    

Slack (MET) :             28.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.897ns (24.259%)  route 2.801ns (75.741%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 36.391 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.658     7.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.402    36.793    
                         clock uncertainty           -0.035    36.757    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.319    36.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.438    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 28.932    

Slack (MET) :             28.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.897ns (24.259%)  route 2.801ns (75.741%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 36.391 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.658     7.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.402    36.793    
                         clock uncertainty           -0.035    36.757    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.319    36.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.438    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 28.932    

Slack (MET) :             28.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.897ns (24.259%)  route 2.801ns (75.741%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 36.391 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.658     7.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.402    36.793    
                         clock uncertainty           -0.035    36.757    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.319    36.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.438    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 28.932    

Slack (MET) :             28.932ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.897ns (24.259%)  route 2.801ns (75.741%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 36.391 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.658     7.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.402    36.793    
                         clock uncertainty           -0.035    36.757    
    SLICE_X38Y80         FDCE (Recov_fdce_C_CLR)     -0.319    36.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.438    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 28.932    

Slack (MET) :             28.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.897ns (24.439%)  route 2.773ns (75.561%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.392 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.630     7.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.505    36.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.402    36.794    
                         clock uncertainty           -0.035    36.758    
    SLICE_X38Y81         FDCE (Recov_fdce_C_CLR)     -0.319    36.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.439    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                 28.960    

Slack (MET) :             28.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.897ns (24.439%)  route 2.773ns (75.561%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.392 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.630     7.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.505    36.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.402    36.794    
                         clock uncertainty           -0.035    36.758    
    SLICE_X38Y81         FDCE (Recov_fdce_C_CLR)     -0.319    36.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.439    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                 28.960    

Slack (MET) :             28.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.897ns (24.439%)  route 2.773ns (75.561%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.392 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.630     7.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.505    36.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.402    36.794    
                         clock uncertainty           -0.035    36.758    
    SLICE_X38Y81         FDCE (Recov_fdce_C_CLR)     -0.319    36.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.439    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                 28.960    

Slack (MET) :             28.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.897ns (24.439%)  route 2.773ns (75.561%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.392 - 33.000 ) 
    Source Clock Delay      (SCD):    3.809ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.095     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.191 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.617     3.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X38Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     4.287 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.971     6.258    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X38Y79         LUT4 (Prop_lut4_I1_O)        0.295     6.553 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.172     6.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.849 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.630     7.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.795    34.795    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.505    36.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.402    36.794    
                         clock uncertainty           -0.035    36.758    
    SLICE_X38Y81         FDCE (Recov_fdce_C_CLR)     -0.319    36.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.439    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                 28.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.390     1.435    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.390     1.435    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.390     1.435    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.390     1.435    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.390     1.435    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.390     1.435    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.334%)  route 0.119ns (45.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.119     1.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X47Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.390     1.435    
    SLICE_X47Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.211%)  route 0.178ns (55.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.178     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.390     1.435    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.211%)  route 0.178ns (55.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.178     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X46Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X46Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.390     1.435    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.211%)  route 0.178ns (55.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.835     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X48Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.562 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.178     1.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X46Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.967     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.829     1.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.390     1.435    
    SLICE_X46Y84         FDCE (Remov_fdce_C_CLR)     -0.067     1.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.372    





