// Seed: 352625058
module module_0 #(
    parameter id_4 = 32'd81
) (
    output supply0 id_0,
    output tri1 id_1,
    output tri0 id_2
);
  wire _id_4;
  assign module_1.id_7 = 0;
  wire [id_4 : -1] id_5;
  assign id_2 = -1;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  uwire id_2,
    input  wand  id_3
);
  assign id_1 = id_0;
  tri1 id_5 = id_0 - 1;
  wire id_6 = id_3 ? -1 : id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_5 = id_3;
  logic id_7 = 1'b0;
endmodule
