/* Generated by Yosys 0.38+92 (git sha1 84116c9a3, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1708682838165/work=/usr/local/src/conda/yosys-0.38_93_g84116c9a3 -fdebug-prefix-map=/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/miniconda3/envs/rltf=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

module adder_32(sum, cout, in1, in2, cin);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire \adder_16_0.adder_8_0.adder_4_0.adder_2_0.adder_1_0.sum ;
  wire \adder_16_0.adder_8_0.adder_4_0.adder_2_0.adder_1_1.sum ;
  wire \adder_16_0.adder_8_0.adder_4_0.adder_2_1.adder_1_0.sum ;
  wire \adder_16_0.adder_8_0.adder_4_0.adder_2_1.adder_1_1.sum ;
  wire \adder_16_0.adder_8_0.adder_4_1.adder_2_0.adder_1_0.sum ;
  wire \adder_16_0.adder_8_0.adder_4_1.adder_2_0.adder_1_1.sum ;
  wire \adder_16_0.adder_8_0.adder_4_1.adder_2_1.adder_1_0.sum ;
  wire \adder_16_0.adder_8_0.adder_4_1.adder_2_1.adder_1_1.sum ;
  wire \adder_16_0.adder_8_1.adder_4_0.adder_2_0.adder_1_0.sum ;
  wire \adder_16_0.adder_8_1.adder_4_0.adder_2_0.adder_1_1.sum ;
  wire \adder_16_0.adder_8_1.adder_4_0.adder_2_1.adder_1_0.sum ;
  wire \adder_16_0.adder_8_1.adder_4_0.adder_2_1.adder_1_1.sum ;
  wire \adder_16_0.adder_8_1.adder_4_1.adder_2_0.adder_1_0.sum ;
  wire \adder_16_0.adder_8_1.adder_4_1.adder_2_0.adder_1_1.sum ;
  wire \adder_16_0.adder_8_1.adder_4_1.adder_2_1.adder_1_0.sum ;
  wire \adder_16_0.adder_8_1.adder_4_1.adder_2_1.adder_1_1.sum ;
  wire \adder_16_1.adder_8_0.adder_4_0.adder_2_0.adder_1_0.sum ;
  wire \adder_16_1.adder_8_0.adder_4_0.adder_2_0.adder_1_1.sum ;
  wire \adder_16_1.adder_8_0.adder_4_0.adder_2_1.adder_1_0.sum ;
  wire \adder_16_1.adder_8_0.adder_4_0.adder_2_1.adder_1_1.sum ;
  wire \adder_16_1.adder_8_0.adder_4_1.adder_2_0.adder_1_0.sum ;
  wire \adder_16_1.adder_8_0.adder_4_1.adder_2_0.adder_1_1.sum ;
  wire \adder_16_1.adder_8_0.adder_4_1.adder_2_1.adder_1_0.sum ;
  wire \adder_16_1.adder_8_0.adder_4_1.adder_2_1.adder_1_1.sum ;
  wire \adder_16_1.adder_8_1.adder_4_0.adder_2_0.adder_1_0.sum ;
  wire \adder_16_1.adder_8_1.adder_4_0.adder_2_0.adder_1_1.sum ;
  wire \adder_16_1.adder_8_1.adder_4_0.adder_2_1.adder_1_0.sum ;
  wire \adder_16_1.adder_8_1.adder_4_0.adder_2_1.adder_1_1.sum ;
  wire \adder_16_1.adder_8_1.adder_4_1.adder_2_0.adder_1_0.sum ;
  wire \adder_16_1.adder_8_1.adder_4_1.adder_2_0.adder_1_1.sum ;
  wire \adder_16_1.adder_8_1.adder_4_1.adder_2_1.adder_1_0.sum ;
  wire \adder_16_1.adder_8_1.adder_4_1.adder_2_1.adder_1_1.sum ;
  input cin;
  wire cin;
  output cout;
  wire cout;
  input [31:0] in1;
  wire [31:0] in1;
  input [31:0] in2;
  wire [31:0] in2;
  output [31:0] sum;
  wire [31:0] sum;
  NAND2_X1 _187_ (
    .A1(in2[0]),
    .A2(cin),
    .ZN(_186_)
  );
  INV_X2 _188_ (
    .A(in1[0]),
    .ZN(_000_)
  );
  NAND2_X2 _189_ (
    .A1(_186_),
    .A2(_000_),
    .ZN(_001_)
  );
  OR2_X4 _190_ (
    .A1(in2[0]),
    .A2(cin),
    .ZN(_002_)
  );
  NAND2_X4 _191_ (
    .A1(_001_),
    .A2(_002_),
    .ZN(_003_)
  );
  NAND2_X1 _192_ (
    .A1(in2[1]),
    .A2(in1[1]),
    .ZN(_004_)
  );
  NAND2_X4 _193_ (
    .A1(_003_),
    .A2(_004_),
    .ZN(_005_)
  );
  OR2_X1 _194_ (
    .A1(in2[1]),
    .A2(in1[1]),
    .ZN(_006_)
  );
  NAND2_X4 _195_ (
    .A1(_005_),
    .A2(_006_),
    .ZN(_007_)
  );
  NAND2_X1 _196_ (
    .A1(in1[2]),
    .A2(in2[2]),
    .ZN(_008_)
  );
  NAND2_X4 _197_ (
    .A1(_007_),
    .A2(_008_),
    .ZN(_009_)
  );
  OR2_X1 _198_ (
    .A1(in1[2]),
    .A2(in2[2]),
    .ZN(_010_)
  );
  NAND2_X4 _199_ (
    .A1(_009_),
    .A2(_010_),
    .ZN(_011_)
  );
  NAND2_X1 _200_ (
    .A1(in2[3]),
    .A2(in1[3]),
    .ZN(_012_)
  );
  NAND2_X4 _201_ (
    .A1(_011_),
    .A2(_012_),
    .ZN(_013_)
  );
  OR2_X4 _202_ (
    .A1(in2[3]),
    .A2(in1[3]),
    .ZN(_014_)
  );
  NAND2_X4 _203_ (
    .A1(_013_),
    .A2(_014_),
    .ZN(_015_)
  );
  NAND2_X1 _204_ (
    .A1(in2[4]),
    .A2(in1[4]),
    .ZN(_016_)
  );
  NAND2_X4 _205_ (
    .A1(_015_),
    .A2(_016_),
    .ZN(_017_)
  );
  OR2_X1 _206_ (
    .A1(in2[4]),
    .A2(in1[4]),
    .ZN(_018_)
  );
  NAND2_X4 _207_ (
    .A1(_017_),
    .A2(_018_),
    .ZN(_019_)
  );
  NAND2_X1 _208_ (
    .A1(in2[5]),
    .A2(in1[5]),
    .ZN(_020_)
  );
  NAND2_X4 _209_ (
    .A1(_019_),
    .A2(_020_),
    .ZN(_021_)
  );
  OR2_X1 _210_ (
    .A1(in2[5]),
    .A2(in1[5]),
    .ZN(_022_)
  );
  NAND2_X4 _211_ (
    .A1(_021_),
    .A2(_022_),
    .ZN(_023_)
  );
  NAND2_X1 _212_ (
    .A1(in1[6]),
    .A2(in2[6]),
    .ZN(_024_)
  );
  NAND2_X4 _213_ (
    .A1(_023_),
    .A2(_024_),
    .ZN(_025_)
  );
  OR2_X1 _214_ (
    .A1(in1[6]),
    .A2(in2[6]),
    .ZN(_026_)
  );
  NAND2_X4 _215_ (
    .A1(_025_),
    .A2(_026_),
    .ZN(_027_)
  );
  NAND2_X1 _216_ (
    .A1(in2[7]),
    .A2(in1[7]),
    .ZN(_028_)
  );
  NAND2_X4 _217_ (
    .A1(_027_),
    .A2(_028_),
    .ZN(_029_)
  );
  OR2_X1 _218_ (
    .A1(in2[7]),
    .A2(in1[7]),
    .ZN(_030_)
  );
  NAND2_X4 _219_ (
    .A1(_029_),
    .A2(_030_),
    .ZN(_031_)
  );
  NAND2_X1 _220_ (
    .A1(in1[8]),
    .A2(in2[8]),
    .ZN(_032_)
  );
  NAND2_X4 _221_ (
    .A1(_031_),
    .A2(_032_),
    .ZN(_033_)
  );
  OR2_X1 _222_ (
    .A1(in1[8]),
    .A2(in2[8]),
    .ZN(_034_)
  );
  NAND2_X4 _223_ (
    .A1(_033_),
    .A2(_034_),
    .ZN(_035_)
  );
  NAND2_X1 _224_ (
    .A1(in2[9]),
    .A2(in1[9]),
    .ZN(_036_)
  );
  NAND2_X4 _225_ (
    .A1(_035_),
    .A2(_036_),
    .ZN(_037_)
  );
  OR2_X1 _226_ (
    .A1(in2[9]),
    .A2(in1[9]),
    .ZN(_038_)
  );
  NAND2_X4 _227_ (
    .A1(_037_),
    .A2(_038_),
    .ZN(_039_)
  );
  OR2_X1 _228_ (
    .A1(in2[10]),
    .A2(in1[10]),
    .ZN(_040_)
  );
  NAND2_X1 _229_ (
    .A1(in2[10]),
    .A2(in1[10]),
    .ZN(_041_)
  );
  NAND2_X1 _230_ (
    .A1(_040_),
    .A2(_041_),
    .ZN(_042_)
  );
  XOR2_X1 _231_ (
    .A(_039_),
    .B(_042_),
    .Z(\adder_16_0.adder_8_1.adder_4_0.adder_2_1.adder_1_0.sum )
  );
  NAND2_X4 _232_ (
    .A1(_039_),
    .A2(_041_),
    .ZN(_043_)
  );
  NAND2_X4 _233_ (
    .A1(_043_),
    .A2(_040_),
    .ZN(_044_)
  );
  OR2_X2 _234_ (
    .A1(in1[11]),
    .A2(in2[11]),
    .ZN(_045_)
  );
  NAND2_X1 _235_ (
    .A1(in1[11]),
    .A2(in2[11]),
    .ZN(_046_)
  );
  NAND2_X1 _236_ (
    .A1(_045_),
    .A2(_046_),
    .ZN(_047_)
  );
  XOR2_X1 _237_ (
    .A(_044_),
    .B(_047_),
    .Z(\adder_16_0.adder_8_1.adder_4_0.adder_2_1.adder_1_1.sum )
  );
  NAND2_X1 _238_ (
    .A1(_034_),
    .A2(_032_),
    .ZN(_048_)
  );
  XOR2_X1 _239_ (
    .A(_031_),
    .B(_048_),
    .Z(\adder_16_0.adder_8_1.adder_4_0.adder_2_0.adder_1_0.sum )
  );
  NAND2_X1 _240_ (
    .A1(_038_),
    .A2(_036_),
    .ZN(_049_)
  );
  XOR2_X1 _241_ (
    .A(_035_),
    .B(_049_),
    .Z(\adder_16_0.adder_8_1.adder_4_0.adder_2_0.adder_1_1.sum )
  );
  NAND2_X4 _242_ (
    .A1(_044_),
    .A2(_046_),
    .ZN(_050_)
  );
  OR2_X4 _243_ (
    .A1(in1[12]),
    .A2(in2[12]),
    .ZN(_051_)
  );
  NAND3_X4 _244_ (
    .A1(_050_),
    .A2(_045_),
    .A3(_051_),
    .ZN(_052_)
  );
  NAND2_X1 _245_ (
    .A1(in1[12]),
    .A2(in2[12]),
    .ZN(_053_)
  );
  NAND2_X4 _246_ (
    .A1(_052_),
    .A2(_053_),
    .ZN(_054_)
  );
  OR2_X1 _247_ (
    .A1(in2[13]),
    .A2(in1[13]),
    .ZN(_055_)
  );
  NAND2_X4 _248_ (
    .A1(_054_),
    .A2(_055_),
    .ZN(_056_)
  );
  NAND2_X1 _249_ (
    .A1(in2[13]),
    .A2(in1[13]),
    .ZN(_057_)
  );
  NAND2_X4 _250_ (
    .A1(_056_),
    .A2(_057_),
    .ZN(_058_)
  );
  OR2_X1 _251_ (
    .A1(in1[14]),
    .A2(in2[14]),
    .ZN(_059_)
  );
  NAND2_X1 _252_ (
    .A1(in1[14]),
    .A2(in2[14]),
    .ZN(_060_)
  );
  NAND2_X1 _253_ (
    .A1(_059_),
    .A2(_060_),
    .ZN(_061_)
  );
  XOR2_X1 _254_ (
    .A(_058_),
    .B(_061_),
    .Z(_062_)
  );
  INV_X1 _255_ (
    .A(_062_),
    .ZN(\adder_16_0.adder_8_1.adder_4_1.adder_2_1.adder_1_0.sum )
  );
  NAND2_X4 _256_ (
    .A1(_058_),
    .A2(_059_),
    .ZN(_063_)
  );
  NAND2_X4 _257_ (
    .A1(_063_),
    .A2(_060_),
    .ZN(_064_)
  );
  OR2_X1 _258_ (
    .A1(in2[15]),
    .A2(in1[15]),
    .ZN(_065_)
  );
  NAND2_X1 _259_ (
    .A1(in2[15]),
    .A2(in1[15]),
    .ZN(_066_)
  );
  NAND2_X1 _260_ (
    .A1(_065_),
    .A2(_066_),
    .ZN(_067_)
  );
  XOR2_X1 _261_ (
    .A(_064_),
    .B(_067_),
    .Z(_068_)
  );
  INV_X1 _262_ (
    .A(_068_),
    .ZN(\adder_16_0.adder_8_1.adder_4_1.adder_2_1.adder_1_1.sum )
  );
  NAND2_X1 _263_ (
    .A1(_050_),
    .A2(_045_),
    .ZN(_069_)
  );
  NAND2_X1 _264_ (
    .A1(_051_),
    .A2(_053_),
    .ZN(_070_)
  );
  XOR2_X1 _265_ (
    .A(_069_),
    .B(_070_),
    .Z(\adder_16_0.adder_8_1.adder_4_1.adder_2_0.adder_1_0.sum )
  );
  NAND2_X1 _266_ (
    .A1(_055_),
    .A2(_057_),
    .ZN(_071_)
  );
  XOR2_X1 _267_ (
    .A(_054_),
    .B(_071_),
    .Z(_072_)
  );
  INV_X1 _268_ (
    .A(_072_),
    .ZN(\adder_16_0.adder_8_1.adder_4_1.adder_2_0.adder_1_1.sum )
  );
  NAND2_X1 _269_ (
    .A1(_010_),
    .A2(_008_),
    .ZN(_073_)
  );
  XOR2_X1 _270_ (
    .A(_007_),
    .B(_073_),
    .Z(\adder_16_0.adder_8_0.adder_4_0.adder_2_1.adder_1_0.sum )
  );
  NAND2_X1 _271_ (
    .A1(_014_),
    .A2(_012_),
    .ZN(_074_)
  );
  XOR2_X1 _272_ (
    .A(_011_),
    .B(_074_),
    .Z(\adder_16_0.adder_8_0.adder_4_0.adder_2_1.adder_1_1.sum )
  );
  XNOR2_X1 _273_ (
    .A(in1[0]),
    .B(in2[0]),
    .ZN(_075_)
  );
  XNOR2_X1 _274_ (
    .A(_075_),
    .B(cin),
    .ZN(\adder_16_0.adder_8_0.adder_4_0.adder_2_0.adder_1_0.sum )
  );
  NAND2_X1 _275_ (
    .A1(_006_),
    .A2(_004_),
    .ZN(_076_)
  );
  XOR2_X1 _276_ (
    .A(_003_),
    .B(_076_),
    .Z(\adder_16_0.adder_8_0.adder_4_0.adder_2_0.adder_1_1.sum )
  );
  NAND2_X1 _277_ (
    .A1(_026_),
    .A2(_024_),
    .ZN(_077_)
  );
  XOR2_X1 _278_ (
    .A(_023_),
    .B(_077_),
    .Z(\adder_16_0.adder_8_0.adder_4_1.adder_2_1.adder_1_0.sum )
  );
  NAND2_X1 _279_ (
    .A1(_030_),
    .A2(_028_),
    .ZN(_078_)
  );
  XOR2_X1 _280_ (
    .A(_027_),
    .B(_078_),
    .Z(\adder_16_0.adder_8_0.adder_4_1.adder_2_1.adder_1_1.sum )
  );
  NAND2_X1 _281_ (
    .A1(_018_),
    .A2(_016_),
    .ZN(_079_)
  );
  XOR2_X1 _282_ (
    .A(_015_),
    .B(_079_),
    .Z(\adder_16_0.adder_8_0.adder_4_1.adder_2_0.adder_1_0.sum )
  );
  NAND2_X1 _283_ (
    .A1(_022_),
    .A2(_020_),
    .ZN(_080_)
  );
  XOR2_X1 _284_ (
    .A(_019_),
    .B(_080_),
    .Z(\adder_16_0.adder_8_0.adder_4_1.adder_2_0.adder_1_1.sum )
  );
  NAND2_X4 _285_ (
    .A1(_064_),
    .A2(_065_),
    .ZN(_081_)
  );
  NAND2_X4 _286_ (
    .A1(_081_),
    .A2(_066_),
    .ZN(_082_)
  );
  NOR2_X1 _287_ (
    .A1(in1[16]),
    .A2(in2[16]),
    .ZN(_083_)
  );
  INV_X1 _288_ (
    .A(_083_),
    .ZN(_084_)
  );
  NAND2_X4 _289_ (
    .A1(_082_),
    .A2(_084_),
    .ZN(_085_)
  );
  NAND2_X1 _290_ (
    .A1(in1[16]),
    .A2(in2[16]),
    .ZN(_086_)
  );
  NAND2_X4 _291_ (
    .A1(_085_),
    .A2(_086_),
    .ZN(_087_)
  );
  NOR2_X1 _292_ (
    .A1(in2[17]),
    .A2(in1[17]),
    .ZN(_088_)
  );
  INV_X1 _293_ (
    .A(_088_),
    .ZN(_089_)
  );
  NAND2_X4 _294_ (
    .A1(_087_),
    .A2(_089_),
    .ZN(_090_)
  );
  NAND2_X1 _295_ (
    .A1(in2[17]),
    .A2(in1[17]),
    .ZN(_091_)
  );
  NAND2_X4 _296_ (
    .A1(_090_),
    .A2(_091_),
    .ZN(_092_)
  );
  OR2_X1 _297_ (
    .A1(in1[18]),
    .A2(in2[18]),
    .ZN(_093_)
  );
  NAND2_X4 _298_ (
    .A1(_092_),
    .A2(_093_),
    .ZN(_094_)
  );
  NAND2_X1 _299_ (
    .A1(in1[18]),
    .A2(in2[18]),
    .ZN(_095_)
  );
  NAND2_X4 _300_ (
    .A1(_094_),
    .A2(_095_),
    .ZN(_096_)
  );
  OR2_X1 _301_ (
    .A1(in2[19]),
    .A2(in1[19]),
    .ZN(_097_)
  );
  NAND2_X4 _302_ (
    .A1(_096_),
    .A2(_097_),
    .ZN(_098_)
  );
  NAND2_X1 _303_ (
    .A1(in2[19]),
    .A2(in1[19]),
    .ZN(_099_)
  );
  NAND2_X4 _304_ (
    .A1(_098_),
    .A2(_099_),
    .ZN(_100_)
  );
  OR2_X1 _305_ (
    .A1(in2[20]),
    .A2(in1[20]),
    .ZN(_101_)
  );
  NAND2_X4 _306_ (
    .A1(_100_),
    .A2(_101_),
    .ZN(_102_)
  );
  NAND2_X1 _307_ (
    .A1(in2[20]),
    .A2(in1[20]),
    .ZN(_103_)
  );
  NAND2_X4 _308_ (
    .A1(_102_),
    .A2(_103_),
    .ZN(_104_)
  );
  OR2_X1 _309_ (
    .A1(in2[21]),
    .A2(in1[21]),
    .ZN(_105_)
  );
  NAND2_X4 _310_ (
    .A1(_104_),
    .A2(_105_),
    .ZN(_106_)
  );
  NAND2_X1 _311_ (
    .A1(in2[21]),
    .A2(in1[21]),
    .ZN(_107_)
  );
  NAND2_X4 _312_ (
    .A1(_106_),
    .A2(_107_),
    .ZN(_108_)
  );
  OR2_X1 _313_ (
    .A1(in1[22]),
    .A2(in2[22]),
    .ZN(_109_)
  );
  NAND2_X4 _314_ (
    .A1(_108_),
    .A2(_109_),
    .ZN(_110_)
  );
  NAND2_X1 _315_ (
    .A1(in1[22]),
    .A2(in2[22]),
    .ZN(_111_)
  );
  NAND2_X4 _316_ (
    .A1(_110_),
    .A2(_111_),
    .ZN(_112_)
  );
  OR2_X1 _317_ (
    .A1(in2[23]),
    .A2(in1[23]),
    .ZN(_113_)
  );
  NAND2_X4 _318_ (
    .A1(_112_),
    .A2(_113_),
    .ZN(_114_)
  );
  NAND2_X1 _319_ (
    .A1(in2[23]),
    .A2(in1[23]),
    .ZN(_115_)
  );
  NAND2_X4 _320_ (
    .A1(_114_),
    .A2(_115_),
    .ZN(_116_)
  );
  OR2_X1 _321_ (
    .A1(in1[24]),
    .A2(in2[24]),
    .ZN(_117_)
  );
  NAND2_X4 _322_ (
    .A1(_116_),
    .A2(_117_),
    .ZN(_118_)
  );
  NAND2_X1 _323_ (
    .A1(in1[24]),
    .A2(in2[24]),
    .ZN(_119_)
  );
  NAND2_X4 _324_ (
    .A1(_118_),
    .A2(_119_),
    .ZN(_120_)
  );
  OR2_X1 _325_ (
    .A1(in2[25]),
    .A2(in1[25]),
    .ZN(_121_)
  );
  NAND2_X4 _326_ (
    .A1(_120_),
    .A2(_121_),
    .ZN(_122_)
  );
  NAND2_X1 _327_ (
    .A1(in2[25]),
    .A2(in1[25]),
    .ZN(_123_)
  );
  NAND2_X4 _328_ (
    .A1(_122_),
    .A2(_123_),
    .ZN(_124_)
  );
  OR2_X1 _329_ (
    .A1(in1[26]),
    .A2(in2[26]),
    .ZN(_125_)
  );
  NAND2_X1 _330_ (
    .A1(in1[26]),
    .A2(in2[26]),
    .ZN(_126_)
  );
  NAND2_X1 _331_ (
    .A1(_125_),
    .A2(_126_),
    .ZN(_127_)
  );
  XOR2_X1 _332_ (
    .A(_124_),
    .B(_127_),
    .Z(_128_)
  );
  INV_X1 _333_ (
    .A(_128_),
    .ZN(\adder_16_1.adder_8_1.adder_4_0.adder_2_1.adder_1_0.sum )
  );
  NAND2_X4 _334_ (
    .A1(_124_),
    .A2(_125_),
    .ZN(_129_)
  );
  NAND2_X4 _335_ (
    .A1(_129_),
    .A2(_126_),
    .ZN(_130_)
  );
  OR2_X1 _336_ (
    .A1(in2[27]),
    .A2(in1[27]),
    .ZN(_131_)
  );
  NAND2_X1 _337_ (
    .A1(in2[27]),
    .A2(in1[27]),
    .ZN(_132_)
  );
  NAND2_X1 _338_ (
    .A1(_131_),
    .A2(_132_),
    .ZN(_133_)
  );
  XOR2_X1 _339_ (
    .A(_130_),
    .B(_133_),
    .Z(_134_)
  );
  INV_X1 _340_ (
    .A(_134_),
    .ZN(\adder_16_1.adder_8_1.adder_4_0.adder_2_1.adder_1_1.sum )
  );
  NAND2_X1 _341_ (
    .A1(_117_),
    .A2(_119_),
    .ZN(_135_)
  );
  XOR2_X1 _342_ (
    .A(_116_),
    .B(_135_),
    .Z(_136_)
  );
  INV_X1 _343_ (
    .A(_136_),
    .ZN(\adder_16_1.adder_8_1.adder_4_0.adder_2_0.adder_1_0.sum )
  );
  NAND2_X1 _344_ (
    .A1(_121_),
    .A2(_123_),
    .ZN(_137_)
  );
  XOR2_X1 _345_ (
    .A(_120_),
    .B(_137_),
    .Z(_138_)
  );
  INV_X1 _346_ (
    .A(_138_),
    .ZN(\adder_16_1.adder_8_1.adder_4_0.adder_2_0.adder_1_1.sum )
  );
  NAND2_X4 _347_ (
    .A1(_130_),
    .A2(_131_),
    .ZN(_139_)
  );
  NAND2_X4 _348_ (
    .A1(_139_),
    .A2(_132_),
    .ZN(_140_)
  );
  NOR2_X1 _349_ (
    .A1(in2[28]),
    .A2(in1[28]),
    .ZN(_141_)
  );
  INV_X1 _350_ (
    .A(_141_),
    .ZN(_142_)
  );
  NAND2_X4 _351_ (
    .A1(_140_),
    .A2(_142_),
    .ZN(_143_)
  );
  NAND2_X1 _352_ (
    .A1(in2[28]),
    .A2(in1[28]),
    .ZN(_144_)
  );
  NAND2_X4 _353_ (
    .A1(_143_),
    .A2(_144_),
    .ZN(_145_)
  );
  NOR2_X1 _354_ (
    .A1(in2[29]),
    .A2(in1[29]),
    .ZN(_146_)
  );
  INV_X1 _355_ (
    .A(_146_),
    .ZN(_147_)
  );
  NAND2_X4 _356_ (
    .A1(_145_),
    .A2(_147_),
    .ZN(_148_)
  );
  NAND2_X1 _357_ (
    .A1(in2[29]),
    .A2(in1[29]),
    .ZN(_149_)
  );
  NAND2_X4 _358_ (
    .A1(_148_),
    .A2(_149_),
    .ZN(_150_)
  );
  OR2_X1 _359_ (
    .A1(in1[30]),
    .A2(in2[30]),
    .ZN(_151_)
  );
  NAND2_X1 _360_ (
    .A1(in1[30]),
    .A2(in2[30]),
    .ZN(_152_)
  );
  NAND2_X1 _361_ (
    .A1(_151_),
    .A2(_152_),
    .ZN(_153_)
  );
  XOR2_X1 _362_ (
    .A(_150_),
    .B(_153_),
    .Z(_154_)
  );
  INV_X1 _363_ (
    .A(_154_),
    .ZN(\adder_16_1.adder_8_1.adder_4_1.adder_2_1.adder_1_0.sum )
  );
  NAND2_X4 _364_ (
    .A1(_150_),
    .A2(_151_),
    .ZN(_155_)
  );
  NAND2_X2 _365_ (
    .A1(_155_),
    .A2(_152_),
    .ZN(_156_)
  );
  OR2_X1 _366_ (
    .A1(in2[31]),
    .A2(in1[31]),
    .ZN(_157_)
  );
  NAND2_X1 _367_ (
    .A1(_156_),
    .A2(_157_),
    .ZN(_158_)
  );
  NAND2_X1 _368_ (
    .A1(in2[31]),
    .A2(in1[31]),
    .ZN(_159_)
  );
  NAND2_X1 _369_ (
    .A1(_158_),
    .A2(_159_),
    .ZN(cout)
  );
  NAND3_X2 _370_ (
    .A1(_156_),
    .A2(_159_),
    .A3(_157_),
    .ZN(_160_)
  );
  NAND2_X1 _371_ (
    .A1(_157_),
    .A2(_159_),
    .ZN(_161_)
  );
  NAND3_X1 _372_ (
    .A1(_155_),
    .A2(_152_),
    .A3(_161_),
    .ZN(_162_)
  );
  NAND2_X2 _373_ (
    .A1(_160_),
    .A2(_162_),
    .ZN(_163_)
  );
  INV_X2 _374_ (
    .A(_163_),
    .ZN(\adder_16_1.adder_8_1.adder_4_1.adder_2_1.adder_1_1.sum )
  );
  INV_X1 _375_ (
    .A(_144_),
    .ZN(_164_)
  );
  NOR2_X1 _376_ (
    .A1(_164_),
    .A2(_141_),
    .ZN(_165_)
  );
  OAI22_X1 _377_ (
    .A1(_143_),
    .A2(_164_),
    .B1(_140_),
    .B2(_165_),
    .ZN(_166_)
  );
  INV_X1 _378_ (
    .A(_166_),
    .ZN(\adder_16_1.adder_8_1.adder_4_1.adder_2_0.adder_1_0.sum )
  );
  NAND2_X1 _379_ (
    .A1(_147_),
    .A2(_149_),
    .ZN(_167_)
  );
  XOR2_X1 _380_ (
    .A(_145_),
    .B(_167_),
    .Z(_168_)
  );
  INV_X1 _381_ (
    .A(_168_),
    .ZN(\adder_16_1.adder_8_1.adder_4_1.adder_2_0.adder_1_1.sum )
  );
  NAND2_X1 _382_ (
    .A1(_093_),
    .A2(_095_),
    .ZN(_169_)
  );
  XOR2_X1 _383_ (
    .A(_092_),
    .B(_169_),
    .Z(_170_)
  );
  INV_X1 _384_ (
    .A(_170_),
    .ZN(\adder_16_1.adder_8_0.adder_4_0.adder_2_1.adder_1_0.sum )
  );
  NAND2_X1 _385_ (
    .A1(_097_),
    .A2(_099_),
    .ZN(_171_)
  );
  XOR2_X1 _386_ (
    .A(_096_),
    .B(_171_),
    .Z(_172_)
  );
  INV_X1 _387_ (
    .A(_172_),
    .ZN(\adder_16_1.adder_8_0.adder_4_0.adder_2_1.adder_1_1.sum )
  );
  INV_X1 _388_ (
    .A(_086_),
    .ZN(_173_)
  );
  NOR2_X1 _389_ (
    .A1(_173_),
    .A2(_083_),
    .ZN(_174_)
  );
  OAI22_X1 _390_ (
    .A1(_085_),
    .A2(_173_),
    .B1(_082_),
    .B2(_174_),
    .ZN(_175_)
  );
  INV_X1 _391_ (
    .A(_175_),
    .ZN(\adder_16_1.adder_8_0.adder_4_0.adder_2_0.adder_1_0.sum )
  );
  NAND2_X1 _392_ (
    .A1(_089_),
    .A2(_091_),
    .ZN(_176_)
  );
  XOR2_X1 _393_ (
    .A(_087_),
    .B(_176_),
    .Z(_177_)
  );
  INV_X1 _394_ (
    .A(_177_),
    .ZN(\adder_16_1.adder_8_0.adder_4_0.adder_2_0.adder_1_1.sum )
  );
  NAND2_X1 _395_ (
    .A1(_109_),
    .A2(_111_),
    .ZN(_178_)
  );
  XOR2_X1 _396_ (
    .A(_108_),
    .B(_178_),
    .Z(_179_)
  );
  INV_X1 _397_ (
    .A(_179_),
    .ZN(\adder_16_1.adder_8_0.adder_4_1.adder_2_1.adder_1_0.sum )
  );
  NAND2_X1 _398_ (
    .A1(_113_),
    .A2(_115_),
    .ZN(_180_)
  );
  XOR2_X1 _399_ (
    .A(_112_),
    .B(_180_),
    .Z(_181_)
  );
  INV_X1 _400_ (
    .A(_181_),
    .ZN(\adder_16_1.adder_8_0.adder_4_1.adder_2_1.adder_1_1.sum )
  );
  NAND2_X1 _401_ (
    .A1(_101_),
    .A2(_103_),
    .ZN(_182_)
  );
  XOR2_X1 _402_ (
    .A(_100_),
    .B(_182_),
    .Z(_183_)
  );
  INV_X1 _403_ (
    .A(_183_),
    .ZN(\adder_16_1.adder_8_0.adder_4_1.adder_2_0.adder_1_0.sum )
  );
  NAND2_X1 _404_ (
    .A1(_105_),
    .A2(_107_),
    .ZN(_184_)
  );
  XOR2_X1 _405_ (
    .A(_104_),
    .B(_184_),
    .Z(_185_)
  );
  INV_X1 _406_ (
    .A(_185_),
    .ZN(\adder_16_1.adder_8_0.adder_4_1.adder_2_0.adder_1_1.sum )
  );
  assign sum = { \adder_16_1.adder_8_1.adder_4_1.adder_2_1.adder_1_1.sum , \adder_16_1.adder_8_1.adder_4_1.adder_2_1.adder_1_0.sum , \adder_16_1.adder_8_1.adder_4_1.adder_2_0.adder_1_1.sum , \adder_16_1.adder_8_1.adder_4_1.adder_2_0.adder_1_0.sum , \adder_16_1.adder_8_1.adder_4_0.adder_2_1.adder_1_1.sum , \adder_16_1.adder_8_1.adder_4_0.adder_2_1.adder_1_0.sum , \adder_16_1.adder_8_1.adder_4_0.adder_2_0.adder_1_1.sum , \adder_16_1.adder_8_1.adder_4_0.adder_2_0.adder_1_0.sum , \adder_16_1.adder_8_0.adder_4_1.adder_2_1.adder_1_1.sum , \adder_16_1.adder_8_0.adder_4_1.adder_2_1.adder_1_0.sum , \adder_16_1.adder_8_0.adder_4_1.adder_2_0.adder_1_1.sum , \adder_16_1.adder_8_0.adder_4_1.adder_2_0.adder_1_0.sum , \adder_16_1.adder_8_0.adder_4_0.adder_2_1.adder_1_1.sum , \adder_16_1.adder_8_0.adder_4_0.adder_2_1.adder_1_0.sum , \adder_16_1.adder_8_0.adder_4_0.adder_2_0.adder_1_1.sum , \adder_16_1.adder_8_0.adder_4_0.adder_2_0.adder_1_0.sum , \adder_16_0.adder_8_1.adder_4_1.adder_2_1.adder_1_1.sum , \adder_16_0.adder_8_1.adder_4_1.adder_2_1.adder_1_0.sum , \adder_16_0.adder_8_1.adder_4_1.adder_2_0.adder_1_1.sum , \adder_16_0.adder_8_1.adder_4_1.adder_2_0.adder_1_0.sum , \adder_16_0.adder_8_1.adder_4_0.adder_2_1.adder_1_1.sum , \adder_16_0.adder_8_1.adder_4_0.adder_2_1.adder_1_0.sum , \adder_16_0.adder_8_1.adder_4_0.adder_2_0.adder_1_1.sum , \adder_16_0.adder_8_1.adder_4_0.adder_2_0.adder_1_0.sum , \adder_16_0.adder_8_0.adder_4_1.adder_2_1.adder_1_1.sum , \adder_16_0.adder_8_0.adder_4_1.adder_2_1.adder_1_0.sum , \adder_16_0.adder_8_0.adder_4_1.adder_2_0.adder_1_1.sum , \adder_16_0.adder_8_0.adder_4_1.adder_2_0.adder_1_0.sum , \adder_16_0.adder_8_0.adder_4_0.adder_2_1.adder_1_1.sum , \adder_16_0.adder_8_0.adder_4_0.adder_2_1.adder_1_0.sum , \adder_16_0.adder_8_0.adder_4_0.adder_2_0.adder_1_1.sum , \adder_16_0.adder_8_0.adder_4_0.adder_2_0.adder_1_0.sum  };
endmodule
