Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Thu Oct 31 11:42:37 2024


Cell Usage:
GTP_APM_E1 (SIMD)           7 uses
GTP_APM_E1                    6 uses
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    8 uses
GTP_DFF                    4528 uses
GTP_DFF_C                  5534 uses
GTP_DFF_CE                 8043 uses
GTP_DFF_E                   151 uses
GTP_DFF_P                   140 uses
GTP_DFF_PE                   74 uses
GTP_DFF_R                   343 uses
GTP_DFF_RE                  307 uses
GTP_DFF_S                    12 uses
GTP_DFF_SE                    2 uses
GTP_DLATCH_C                154 uses
GTP_DLL                       1 use
GTP_DRM18K                   56 uses
GTP_DRM9K                   102 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      77 uses
GTP_IOCLKBUF                  3 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  32 uses
GTP_ISERDES                  32 uses
GTP_LUT1                    127 uses
GTP_LUT2                   2588 uses
GTP_LUT3                   2291 uses
GTP_LUT4                   1528 uses
GTP_LUT5                   2905 uses
GTP_LUT5CARRY              4537 uses
GTP_LUT5M                  1932 uses
GTP_MUX2LUT6                566 uses
GTP_MUX2LUT7                265 uses
GTP_MUX2LUT8                128 uses
GTP_OSERDES                  65 uses
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP                72 uses
GTP_RAM32X1DP                 1 use

I/O ports: 202
GTP_INBUF                  98 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 37 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 15981 of 42800 (37.34%)
	LUTs as dram: 73 of 17000 (0.43%)
	LUTs as logic: 15908
Total Registers: 19134 of 64200 (29.80%)
Total Latches: 154

DRM18K:
Total DRM18K = 107.0 of 134 (79.85%)

APMs:
Total APMs = 9.50 of 84 (11.31%)

Total I/O ports = 207 of 296 (69.93%)


Overview of Control Sets:

Number of unique control sets : 738

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 261      | 3                 258
  [2, 4)      | 40       | 8                 32
  [4, 6)      | 30       | 8                 22
  [6, 8)      | 43       | 4                 39
  [8, 10)     | 83       | 28                55
  [10, 12)    | 16       | 0                 16
  [12, 14)    | 63       | 3                 60
  [14, 16)    | 38       | 1                 37
  [16, Inf)   | 164      | 15                149
--------------------------------------------------------------
  The maximum fanout: 4177
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 4528
  NO              NO                YES                5674
  NO              YES               NO                 355
  YES             NO                NO                 151
  YES             NO                YES                8117
  YES             YES               NO                 309
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             154
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_ddr_ov5640_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF        | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_ddr_ov5640_top                                            | 16135     | 19134     | 73                  | 9.5     | 107     | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 1        | 207     | 1           | 0           | 3            | 0        | 4537          | 566          | 265          | 128          | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 3        
| + ad_data_send_inst                                            | 98        | 99        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ad_data_buf                                                | 72        | 74        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ad_data_buf                                  | 72        | 74        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 72        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + channel_1_data_input                                         | 88        | 92        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hdmi_linebuffer_u                                          | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_hdmi_linebuffer                            | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + channel_2_data_input                                         | 88        | 92        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hdmi_linebuffer_u                                          | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_hdmi_linebuffer                            | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + channel_3_data_input                                         | 88        | 92        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hdmi_linebuffer_u                                          | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_hdmi_linebuffer                            | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + channel_4_data_input                                         | 75        | 79        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hdmi_linebuffer_u                                          | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_hdmi_linebuffer                            | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + color_bar_m0                                                 | 45        | 28        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + color_bar_scale                                              | 51        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_channel_1                                   | 340       | 283       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 188           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 88        | 67        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 75        | 56        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 93        | 86        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 84        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_channel_2                                   | 358       | 281       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 186           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 97        | 65        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 84        | 56        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 93        | 86        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 84        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_channel_3                                   | 358       | 281       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 186           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 97        | 65        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 84        | 56        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 93        | 86        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 84        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_channel_4                                   | 358       | 281       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 186           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 97        | 65        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 84        | 56        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 93        | 86        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 84        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_channel_5                                   | 356       | 339       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 188           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 95        | 109       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 83        | 70        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 93        | 86        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 85        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 85        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 85        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + frame_read_write_channel_6                                   | 360       | 281       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 188           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_read_m0                                         | 98        | 65        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + frame_fifo_write_m0                                        | 85        | 56        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + read_buf                                                   | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_64i_16o_128                            | 93        | 86        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 93        | 86        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + write_buf                                                  | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_afifo_16i_64o_512                            | 84        | 74        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 84        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hsst_test_dut_top_inst                                       | 510       | 328       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 230           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_INST                                                     | 510       | 328       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 230           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_GTP_HSST_WRAPPER                                       | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_IPML_HSST_RST                                          | 510       | 328       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 230           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_lane_powerup                       | 20        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_pll                            | 82        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_deb                                        | 29        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_sync                                       | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_wtchdg                                     | 24        | 21        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_rstn_sync                                       | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll_rst_fsm_0                                        | 29        | 20        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_rx                             | 330       | 211       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 152           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + RXLANE2_ENABLE.rxlane_fsm2                           | 116       | 70        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + RXLANE3_ENABLE.rxlane_fsm3                           | 114       | 69        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].cdr_align_deb                         | 29        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].cdr_align_sync                        | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].sigdet_deb                            | 21        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].sigdet_sync                           | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].word_align_sync                       | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].cdr_align_deb                         | 29        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].cdr_align_sync                        | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].sigdet_deb                            | 21        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].sigdet_sync                           | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].word_align_sync                       | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_tx                             | 78        | 42        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TXLANE2_ENABLE.txlane_rst_fsm2                       | 78        | 36        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_ctl_top                                                  | 316       | 241       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 181           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + lighter_and_color                                            | 135       | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 45            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mem_read_arbi                                                | 1652      | 62        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + mem_write_arbi                                               | 883       | 64        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl_inst1                                             | 299       | 271       | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri                                                    | 87        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl_inst                                            | 101       | 144       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl_inst                                            | 90        | 63        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms7200_double_crtl_inst                                      | 308       | 352       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri                                                    | 88        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl_1                                               | 99        | 144       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl_2                                               | 102       | 144       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + osd_display                                                  | 1106      | 4177      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 528          | 264          | 128          | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m1                                           | 26        | 62        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + param_change_u                                               | 107       | 73        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pll_1_inst                                                   | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + read_asyn_fifo_inst                                          | 43        | 4103      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scale_top_u                                                  | 2098      | 1797      | 0                   | 9       | 39      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1129          | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vin_scale_down_b                                         | 715       | 613       | 0                   | 3       | 13      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 393           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_data_in                                           | 127       | 125       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo                                       | 127       | 125       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 127       | 125       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_lite_scale_data                                        | 118       | 114       | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo                                       | 118       | 114       | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 118       | 114       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_scaler                                                 | 466       | 363       | 0                   | 3       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 299           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calu_h                                                 | 17        | 11        | 0                   | 1.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calu_v                                                 | 19        | 13        | 0                   | 1.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ram_scaler_h                                         | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ram_scaler                             | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ram_scaler_v_0                                       | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ram_scaler                             | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ram_scaler_v_1                                       | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ram_scaler                             | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vin_scale_down_g                                         | 687       | 592       | 0                   | 3       | 13      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 368           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_data_in                                           | 127       | 125       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo                                       | 127       | 125       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 127       | 125       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_lite_scale_data                                        | 119       | 114       | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo                                       | 119       | 114       | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 119       | 114       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_scaler                                                 | 438       | 346       | 0                   | 3       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 274           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calu_h                                                 | 17        | 11        | 0                   | 1.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calu_v                                                 | 19        | 13        | 0                   | 1.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ram_scaler_h                                         | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ram_scaler                             | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ram_scaler_v_0                                       | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ram_scaler                             | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ram_scaler_v_1                                       | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ram_scaler                             | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vin_scale_down_r                                         | 695       | 592       | 0                   | 3       | 13      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 368           | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_data_in                                           | 127       | 125       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo                                       | 127       | 125       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 127       | 125       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_lite_scale_data                                        | 126       | 114       | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo                                       | 126       | 114       | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 126       | 114       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0       | 3       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_scaler                                                 | 439       | 346       | 0                   | 3       | 6       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 274           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calu_h                                                 | 17        | 11        | 0                   | 1.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calu_v                                                 | 19        | 13        | 0                   | 1.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ram_scaler_h                                         | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ram_scaler                             | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ram_scaler_v_0                                       | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ram_scaler                             | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ram_scaler_v_1                                       | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ram_scaler                             | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + scaler_up                                                    | 161       | 57        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 92            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sobel_test_m0                                                | 345       | 238       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 210           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + line_shift_ram_8bit11                                      | 164       | 74        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_shift0                                            | 61        | 26        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_shift                                 | 61        | 26        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 61        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fifo_shift1                                            | 61        | 26        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_fifo_shift                                 | 61        | 26        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 61        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0         | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + the_instance_name                                            | 70        | 66        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_async_fifo                                     | 70        | 66        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                         | 70        | 66        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                            | 0         | 0         | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                   | 4190      | 4010      | 73                  | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 659           | 32           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2639      | 2376      | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 507           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 317       | 236       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133       | 92        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45        | 38        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 105       | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 2         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 565       | 607       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 100       | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 75        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44        | 22        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1565      | 1393      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 397           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 480       | 308       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 157       | 69        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 109       | 34        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104       | 76        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 166       | 84        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 388       | 284       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 110           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 80        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 50        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 105       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 154       | 81        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 335       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 79        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 106       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 101       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 333       | 262       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 79        | 61        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102       | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 103       | 59        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 4         | 260       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 6         | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1549      | 1632      | 73                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 152           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 43        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 158       | 137       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 105       | 71        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 17        | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 53        | 66        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 811       | 579       | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 532       | 388       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20        | 13        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 12        | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27        | 18        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 28        | 8         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 15        | 12        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21        | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 224       | 141       | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0         | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 55        | 50        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 73        | 83        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_rdatapath                                           | 36        | 18        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_prefetch_fifo                                     | 36        | 18        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                               | 32        | 16        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32        | 16        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1         | 0         | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 31        | 16        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 183       | 293       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 71        | 51        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 26        | 92        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 288       | 478       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0         | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0         | 7         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 260       | 455       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_aq_axi_master                                              | 81        | 99        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                        | 0         | 0         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_packet_rec_inst                                        | 193       | 157       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 96            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_2048_31i_16o_inst                                     | 118       | 105       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_2048_31i_16o                            | 118       | 105       | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 118       | 105       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 51            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0         | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_channel_1                               | 47        | 53        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 28        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_channel_2                               | 46        | 117       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_channel_3                               | 49        | 117       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_channel_4                               | 50        | 117       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 60        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_channel_5                               | 55        | 58        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timing_gen_xy_m0                                           | 26        | 30        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_rect_read_data_channel_6                               | 21        | 19        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + word_align_inst                                              | 42        | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + word_align_inst1                                             | 43        | 68        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + write_req_gen_channel_1                                      | 3         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + write_req_gen_channel_2                                      | 3         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + write_req_gen_channel_3                                      | 3         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + write_req_gen_channel_4                                      | 3         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + write_req_gen_channel_5                                      | 3         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + write_req_gen_channel_6                                      | 3         | 5         | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ycbcr                                                        | 522       | 78        | 0                   | 0.5     | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 67            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                            
***********************************************************************************************************************************************************
                                                                                                   Clock   Non-clock                                       
 Clock                                           Period       Waveform       Type                  Loads       Loads  Sources                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                         20.000       {0 10}         Declared                638          10  {sys_clk}                            
   ddrphy_clkin                                  10.000       {0 5}          Generated (sys_clk)    5713           0  {u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT}  
   ioclk0                                        2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                                        2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk2                                        2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/CLKOUT} 
   ioclk_gate_clk                                10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_50H/u_clkbufg_gate/CLKOUT}   
   pix_clk                                       14.815       {0 7.407}      Generated (sys_clk)    8809           1  {u_pll/u_pll_e3/CLKOUT0}             
   cfg_clk                                       100.000      {0 50}         Generated (sys_clk)     376           0  {u_pll/u_pll_e3/CLKOUT1}             
   clk_25M                                       40.000       {0 20}         Generated (sys_clk)     974           0  {u_pll/u_pll_e3/CLKOUT3}             
   sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred       5.052        {0 2.526}      Generated (sys_clk)    1789           0  {u_pll/u_pll_e3/CLKOUT4}             
   sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred  50.000       {0 25}         Generated (sys_clk)      38           1  {pll_1_inst/u_pll_e3/CLKOUT0}        
 hdmi_ddr_ov5640_top|pixclk_in3                  1000.000     {0 500}        Declared                196           0  {pixclk_in3}                         
 hdmi_ddr_ov5640_top|pixclk_in2                  1000.000     {0 500}        Declared                196           0  {pixclk_in2}                         
 hdmi_ddr_ov5640_top|pixclk_in1                  1000.000     {0 500}        Declared                407           0  {pixclk_in1}                         
===========================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 pix_clk                       asynchronous               pix_clk                                   
 Inferred_clock_group_0        asynchronous               hdmi_ddr_ov5640_top|pixclk_in3            
 Inferred_clock_group_1        asynchronous               hdmi_ddr_ov5640_top|pixclk_in2            
 Inferred_clock_group_2        asynchronous               hdmi_ddr_ov5640_top|pixclk_in1            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     186.289 MHz         20.000          5.368         14.632
 ddrphy_clkin               100.000 MHz     121.921 MHz         10.000          8.202          1.798
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 pix_clk                     67.500 MHz     128.215 MHz         14.815          7.799          7.015
 cfg_clk                     10.000 MHz     134.807 MHz        100.000          7.418         92.582
 clk_25M                     25.000 MHz     203.376 MHz         40.000          4.917         35.083
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                            197.941 MHz     183.050 MHz          5.052          5.463         -0.411
 hdmi_ddr_ov5640_top|pixclk_in3
                              1.000 MHz     233.046 MHz       1000.000          4.291        995.709
 hdmi_ddr_ov5640_top|pixclk_in2
                              1.000 MHz     233.046 MHz       1000.000          4.291        995.709
 hdmi_ddr_ov5640_top|pixclk_in1
                              1.000 MHz     191.461 MHz       1000.000          5.223        994.777
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                             20.000 MHz     251.826 MHz         50.000          3.971         46.029
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.632       0.000              0           1101
 ddrphy_clkin           ddrphy_clkin                 1.798       0.000              0          10942
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 pix_clk                pix_clk                      7.015       0.000              0          13182
 cfg_clk                cfg_clk                     92.582       0.000              0            937
 clk_25M                clk_25M                     35.083       0.000              0           1752
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                    -0.411      -6.957             17           3795
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                   995.709       0.000              0            491
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                   995.709       0.000              0            491
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                   994.777       0.000              0           1000
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                    46.029       0.000              0             45
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0           1101
 ddrphy_clkin           ddrphy_clkin                 0.253       0.000              0          10942
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 pix_clk                pix_clk                      0.740       0.000              0          13182
 cfg_clk                cfg_clk                      0.740       0.000              0            937
 clk_25M                clk_25M                      0.650       0.000              0           1752
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     0.650       0.000              0           3795
 hdmi_ddr_ov5640_top|pixclk_in3
                        hdmi_ddr_ov5640_top|pixclk_in3
                                                     0.740       0.000              0            491
 hdmi_ddr_ov5640_top|pixclk_in2
                        hdmi_ddr_ov5640_top|pixclk_in2
                                                     0.740       0.000              0            491
 hdmi_ddr_ov5640_top|pixclk_in1
                        hdmi_ddr_ov5640_top|pixclk_in1
                                                     0.740       0.000              0           1000
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0             45
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.749       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 4.988       0.000              0           3808
 pix_clk                pix_clk                      9.391       0.000              0             82
 cfg_clk                cfg_clk                     95.370       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                    -0.042     -22.932            546            576
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0            393
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           3808
 pix_clk                pix_clk                      1.848       0.000              0             82
 cfg_clk                cfg_clk                      2.136       0.000              0              2
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
                                                     4.422       0.000              0            576
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            638
 ddrphy_clkin                                        3.100       0.000              0           5713
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 pix_clk                                             6.269       0.000              0           8809
 cfg_clk                                            49.102       0.000              0            376
 clk_25M                                            19.102       0.000              0            974
 sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred             1.388       0.000              0           1789
 hdmi_ddr_ov5640_top|pixclk_in3                    499.102       0.000              0            196
 hdmi_ddr_ov5640_top|pixclk_in2                    499.102       0.000              0            196
 hdmi_ddr_ov5640_top|pixclk_in1                    499.102       0.000              0            407
 sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred       24.102       0.000              0             38
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I2 (GTP_LUT4)
                                   td                    0.280       5.629 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N99535
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N90897
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N99543
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I2 (GTP_LUT3)
                                   td                    0.172       8.550 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      22.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196      24.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I2 (GTP_LUT4)
                                   td                    0.280       5.629 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N99535
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N90897
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N99543
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I2 (GTP_LUT3)
                                   td                    0.172       8.550 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      22.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196      24.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [1]
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/I2 (GTP_LUT4)
                                   td                    0.280       5.629 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.093         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N99535
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/I2 (GTP_LUT3)
                                   td                    0.185       6.278 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_10/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.831         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N90897
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/I4 (GTP_LUT5)
                                   td                    0.185       7.016 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.480         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N99543
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/I4 (GTP_LUT5)
                                   td                    0.185       7.665 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_21/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       8.378         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/I2 (GTP_LUT3)
                                   td                    0.172       8.550 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/Z (GTP_LUT3)
                                   net (fanout=14)       0.641       9.191         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   9.191         Logic Levels: 5  
                                                                                   Logic: 1.336ns(27.973%), Route: 3.440ns(72.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      22.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196      24.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   9.191                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.632                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_async_ff
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_async_ff
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_async_ff
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/I4 (GTP_LUT5)
                                   td                    0.185      10.129 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=12)       0.782      10.911         axi_rvalid       
                                                                                   mem_read_arbi/N241/I2 (GTP_LUT3)
                                   td                    0.185      11.096 r       mem_read_arbi/N241/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      11.867         ch1_rd_burst_data_valid
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.068 f       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.068         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9135
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.098 r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.098         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9136
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.128 r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.128         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9137
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.158 r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.158         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9138
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.188 r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.188         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9139
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.218 r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.218         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9140
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.248 r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.248         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9141
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.484 r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.125         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      13.310 r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      13.915         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.148 f       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.612         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158
                                                                                   frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/I4 (GTP_LUT5)
                                   td                    0.185      14.797 r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.797         frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159
                                                                           r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.797         Logic Levels: 13 
                                                                                   Logic: 1.919ns(24.334%), Route: 5.967ns(75.666%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/I4 (GTP_LUT5)
                                   td                    0.185      10.129 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=12)       0.782      10.911         axi_rvalid       
                                                                                   mem_read_arbi/N249/I2 (GTP_LUT3)
                                   td                    0.185      11.096 r       mem_read_arbi/N249/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      11.867         ch2_rd_burst_data_valid
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.068 f       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.068         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9181
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.098 r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.098         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9182
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.128 r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.128         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9183
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.158 r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.158         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9184
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.188 r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.188         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9185
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.218 r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.218         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9186
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.248 r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.248         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9187
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.484 r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.125         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      13.310 r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      13.915         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.148 f       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.612         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158
                                                                                   frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/I4 (GTP_LUT5)
                                   td                    0.185      14.797 r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.797         frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159
                                                                           r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.797         Logic Levels: 13 
                                                                                   Logic: 1.919ns(24.334%), Route: 5.967ns(75.666%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_channel_2/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/I4 (GTP_LUT5)
                                   td                    0.185      10.129 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N114/Z (GTP_LUT5)
                                   net (fanout=12)       0.782      10.911         axi_rvalid       
                                                                                   mem_read_arbi/N257/I2 (GTP_LUT3)
                                   td                    0.185      11.096 r       mem_read_arbi/N257/Z (GTP_LUT3)
                                   net (fanout=11)       0.771      11.867         ch3_rd_burst_data_valid
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.068 f       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.068         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9227
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.098 r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.098         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9228
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.128 r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.128         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9229
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.158 r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.158         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9230
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.188 r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.188         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9231
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.218 r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.218         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9232
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.248 r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.248         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/_N9233
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.484 r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.125         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N2 [7]
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      13.310 r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      13.915         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.148 f       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.612         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N158
                                                                                   frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/I4 (GTP_LUT5)
                                   td                    0.185      14.797 r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.797         frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N159
                                                                           r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.797         Logic Levels: 13 
                                                                                   Logic: 1.919ns(24.334%), Route: 5.967ns(75.666%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_channel_3/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.797                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         u_DDR3_50H/u_ipsxb_ddrc_top/rlast
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         u_DDR3_50H/ioclk [0]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : sobel_test_m0/line_shift_ram_8bit11/v_cnt[3]/CLK (GTP_DFF_CE)
Endpoint    : sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       sobel_test_m0/line_shift_ram_8bit11/v_cnt[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.530 r       sobel_test_m0/line_shift_ram_8bit11/v_cnt[3]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       8.171         sobel_test_m0/line_shift_ram_8bit11/v_cnt [3]
                                                                                   sobel_test_m0/line_shift_ram_8bit11/N63_7/I3 (GTP_LUT5)
                                   td                    0.311       8.482 f       sobel_test_m0/line_shift_ram_8bit11/N63_7/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       9.175         sobel_test_m0/line_shift_ram_8bit11/_N92857
                                                                                   sobel_test_m0/line_shift_ram_8bit11/N39_mux10_13/I2 (GTP_LUT3)
                                   td                    0.185       9.360 r       sobel_test_m0/line_shift_ram_8bit11/N39_mux10_13/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.824         sobel_test_m0/line_shift_ram_8bit11/_N102523
                                                                                   sobel_test_m0/line_shift_ram_8bit11/N41/I4 (GTP_LUT5)
                                   td                    0.185      10.009 r       sobel_test_m0/line_shift_ram_8bit11/N41/Z (GTP_LUT5)
                                   net (fanout=15)       0.810      10.819         sobel_test_m0/line_shift_ram_8bit11/rd_en0
                                                                                   sobel_test_m0/line_shift_ram_8bit11/N36/I3 (GTP_LUT4)
                                   td                    0.185      11.004 r       sobel_test_m0/line_shift_ram_8bit11/N36/Z (GTP_LUT4)
                                   net (fanout=13)       0.792      11.796         sobel_test_m0/line_shift_ram_8bit11/wr_en1
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.029 f       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.029         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N11055
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.059 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.059         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N11056
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.089 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.089         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N11057
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.119 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.119         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N11058
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.149 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.149         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N11059
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.179 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.179         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N11060
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.209 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.209         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N11061
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.239 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.239         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/_N11062
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.475 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      13.028         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N2 [9]
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185      13.213 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      13.766         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/rwptr [9]
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N21.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233      13.999 f       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N21.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.999         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N21.co [8]
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N21.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      14.235 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N21.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.699         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N21
                                                                                   sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N22/I4 (GTP_LUT5)
                                   td                    0.185      14.884 r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N22/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.884         sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/N22
                                                                           r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.884         Logic Levels: 17 
                                                                                   Logic: 2.713ns(35.312%), Route: 4.970ns(64.688%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726      17.751         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.845 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170      22.015         nt_pix_clk       
                                                                           r       sobel_test_m0/line_shift_ram_8bit11/u_fifo_shift1/U_ipml_fifo_fifo_shift/U_ipml_fifo_ctrl/SYN_CTRL.syn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.015                          
 clock uncertainty                                      -0.150      21.865                          

 Setup time                                              0.034      21.899                          

 Data required time                                                 21.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.899                          
 Data arrival time                                                  14.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.015                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/CLK (GTP_DFF_CE)
Endpoint    : osd_display/v_data[0]/D (GTP_DFF)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       osd_display/timing_gen_xy_m1/y_cnt[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.530 r       osd_display/timing_gen_xy_m1/y_cnt[3]/Q (GTP_DFF_CE)
                                   net (fanout=1025)     3.799      11.329         osd_display/pos_y [3]
                                                                                   osd_display/N72_29[127]/I1 (GTP_LUT5M)
                                   td                    0.300      11.629 f       osd_display/N72_29[127]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.629         osd_display/_N20327
                                                                                   osd_display/N72_30[127]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.629 f       osd_display/N72_30[127]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      11.629         osd_display/_N20455
                                                                                   osd_display/N72_31[127]/I0 (GTP_MUX2LUT7)
                                   td                    0.162      11.791 f       osd_display/N72_31[127]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      11.791         osd_display/_N20583
                                                                                   osd_display/N72_32[127]/I0 (GTP_MUX2LUT8)
                                   td                    0.052      11.843 f       osd_display/N72_32[127]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      12.307         osd_display/N72 [127]
                                                                                   osd_display/N75_123/I1 (GTP_LUT5M)
                                   td                    0.365      12.672 f       osd_display/N75_123/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      12.672         osd_display/_N20833
                                                                                   osd_display/N75_124/I0 (GTP_MUX2LUT6)
                                   td                    0.000      12.672 f       osd_display/N75_124/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      12.672         osd_display/_N20834
                                                                                   osd_display/N75_125/I0 (GTP_MUX2LUT7)
                                   td                    0.162      12.834 f       osd_display/N75_125/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      13.298         osd_display/_N20835
                                                                                   osd_display/N75_127/I1 (GTP_LUT5M)
                                   td                    0.365      13.663 f       osd_display/N75_127/Z (GTP_LUT5M)
                                   net (fanout=16)       0.819      14.482         osd_display/_N20837
                                                                                   osd_display/v_data[0]_1/ID (GTP_LUT5M)
                                   td                    0.265      14.747 f       osd_display/v_data[0]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.747         osd_display/v_data[0]_1
                                                                           f       osd_display/v_data[0]/D (GTP_DFF)

 Data arrival time                                                  14.747         Logic Levels: 9  
                                                                                   Logic: 2.000ns(26.504%), Route: 5.546ns(73.496%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726      17.751         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.845 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170      22.015         nt_pix_clk       
                                                                           r       osd_display/v_data[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      22.015                          
 clock uncertainty                                      -0.150      21.865                          

 Setup time                                              0.034      21.899                          

 Data required time                                                 21.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.899                          
 Data arrival time                                                  14.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.152                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/timing_gen_xy_m1/y_cnt[3]/CLK (GTP_DFF_CE)
Endpoint    : osd_display/v_data[1]/D (GTP_DFF)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       osd_display/timing_gen_xy_m1/y_cnt[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.530 r       osd_display/timing_gen_xy_m1/y_cnt[3]/Q (GTP_DFF_CE)
                                   net (fanout=1025)     3.799      11.329         osd_display/pos_y [3]
                                                                                   osd_display/N72_29[127]/I1 (GTP_LUT5M)
                                   td                    0.300      11.629 f       osd_display/N72_29[127]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      11.629         osd_display/_N20327
                                                                                   osd_display/N72_30[127]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      11.629 f       osd_display/N72_30[127]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      11.629         osd_display/_N20455
                                                                                   osd_display/N72_31[127]/I0 (GTP_MUX2LUT7)
                                   td                    0.162      11.791 f       osd_display/N72_31[127]/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.000      11.791         osd_display/_N20583
                                                                                   osd_display/N72_32[127]/I0 (GTP_MUX2LUT8)
                                   td                    0.052      11.843 f       osd_display/N72_32[127]/Z (GTP_MUX2LUT8)
                                   net (fanout=1)        0.464      12.307         osd_display/N72 [127]
                                                                                   osd_display/N75_123/I1 (GTP_LUT5M)
                                   td                    0.365      12.672 f       osd_display/N75_123/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      12.672         osd_display/_N20833
                                                                                   osd_display/N75_124/I0 (GTP_MUX2LUT6)
                                   td                    0.000      12.672 f       osd_display/N75_124/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.000      12.672         osd_display/_N20834
                                                                                   osd_display/N75_125/I0 (GTP_MUX2LUT7)
                                   td                    0.162      12.834 f       osd_display/N75_125/Z (GTP_MUX2LUT7)
                                   net (fanout=1)        0.464      13.298         osd_display/_N20835
                                                                                   osd_display/N75_127/I1 (GTP_LUT5M)
                                   td                    0.365      13.663 f       osd_display/N75_127/Z (GTP_LUT5M)
                                   net (fanout=16)       0.819      14.482         osd_display/_N20837
                                                                                   osd_display/v_data[1]_1/ID (GTP_LUT5M)
                                   td                    0.265      14.747 f       osd_display/v_data[1]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.747         osd_display/v_data[1]_1
                                                                           f       osd_display/v_data[1]/D (GTP_DFF)

 Data arrival time                                                  14.747         Logic Levels: 9  
                                                                                   Logic: 2.000ns(26.504%), Route: 5.546ns(73.496%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726      17.751         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.845 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170      22.015         nt_pix_clk       
                                                                           r       osd_display/v_data[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      22.015                          
 clock uncertainty                                      -0.150      21.865                          

 Setup time                                              0.034      21.899                          

 Data required time                                                 21.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.899                          
 Data arrival time                                                  14.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.152                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/v_data[0]/CLK (GTP_DFF)
Endpoint    : b_out[3]/D (GTP_DFF)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       osd_display/v_data[0]/CLK (GTP_DFF)

                                   tco                   0.323       7.524 f       osd_display/v_data[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.988         final_data[0]    
                                                                           f       b_out[3]/D (GTP_DFF)

 Data arrival time                                                   7.988         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       b_out[3]/CLK (GTP_DFF)
 clock pessimism                                         0.000       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Hold time                                               0.047       7.248                          

 Data required time                                                  7.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.248                          
 Data arrival time                                                   7.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/v_data[1]/CLK (GTP_DFF)
Endpoint    : b_out[4]/D (GTP_DFF)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       osd_display/v_data[1]/CLK (GTP_DFF)

                                   tco                   0.323       7.524 f       osd_display/v_data[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.988         final_data[1]    
                                                                           f       b_out[4]/D (GTP_DFF)

 Data arrival time                                                   7.988         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       b_out[4]/CLK (GTP_DFF)
 clock pessimism                                         0.000       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Hold time                                               0.047       7.248                          

 Data required time                                                  7.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.248                          
 Data arrival time                                                   7.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : osd_display/v_data[2]/CLK (GTP_DFF)
Endpoint    : b_out[5]/D (GTP_DFF)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       osd_display/v_data[2]/CLK (GTP_DFF)

                                   tco                   0.323       7.524 f       osd_display/v_data[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.988         final_data[2]    
                                                                           f       b_out[5]/D (GTP_DFF)

 Data arrival time                                                   7.988         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       b_out[5]/CLK (GTP_DFF)
 clock pessimism                                         0.000       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Hold time                                               0.047       7.248                          

 Data required time                                                  7.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.248                          
 Data arrival time                                                   7.988                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.634 r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.239         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [6]
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/I0 (GTP_LUT3)
                                   td                    0.243       5.482 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       6.087         ms7200_double_crtl_inst/ms7200_ctl_2/_N89868
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/I3 (GTP_LUT4)
                                   td                    0.185       6.272 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.965         ms7200_double_crtl_inst/ms7200_ctl_2/_N89872
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/I1 (GTP_LUT2)
                                   td                    0.185       7.150 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       7.952         ms7200_double_crtl_inst/ms7200_ctl_2/N261
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N1359/I2 (GTP_LUT3)
                                   td                    0.185       8.137 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       8.690         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/I4 (GTP_LUT5)
                                   td                    0.185       8.875 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.516         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       9.701 r       ms7200_double_crtl_inst/ms7200_ctl_2/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      10.306         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/I3 (GTP_LUT4)
                                   td                    0.172      10.478 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/Z (GTP_LUT4)
                                   net (fanout=3)        0.553      11.031         ms7200_double_crtl_inst/ms7200_ctl_2/N8
                                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  11.031         Logic Levels: 7  
                                                                                   Logic: 1.669ns(24.814%), Route: 5.057ns(75.186%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726     102.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279     104.305         cfg_clk          
                                                                           r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.305                          
 clock uncertainty                                      -0.150     104.155                          

 Setup time                                             -0.542     103.613                          

 Data required time                                                103.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.613                          
 Data arrival time                                                  11.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        92.582                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.634 r       ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.239         ms7200_double_crtl_inst/ms7200_ctl_2/dri_cnt [6]
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/I0 (GTP_LUT3)
                                   td                    0.243       5.482 f       ms7200_double_crtl_inst/ms7200_ctl_2/N1914_3/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       6.087         ms7200_double_crtl_inst/ms7200_ctl_2/_N89868
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/I3 (GTP_LUT4)
                                   td                    0.185       6.272 r       ms7200_double_crtl_inst/ms7200_ctl_2/N63_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.965         ms7200_double_crtl_inst/ms7200_ctl_2/_N89872
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/I1 (GTP_LUT2)
                                   td                    0.185       7.150 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1341_1/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       7.952         ms7200_double_crtl_inst/ms7200_ctl_2/N261
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N1359/I2 (GTP_LUT3)
                                   td                    0.185       8.137 r       ms7200_double_crtl_inst/ms7200_ctl_2/N1359/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       8.690         ms7200_double_crtl_inst/ms7200_ctl_2/N1359
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/I4 (GTP_LUT5)
                                   td                    0.185       8.875 r       ms7200_double_crtl_inst/ms7200_ctl_2/N40_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.516         ms7200_double_crtl_inst/ms7200_ctl_2/N2093 [4]
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       9.701 r       ms7200_double_crtl_inst/ms7200_ctl_2/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      10.306         ms7200_double_crtl_inst/ms7200_ctl_2/state_n [1]
                                                                                   ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/I3 (GTP_LUT4)
                                   td                    0.172      10.478 f       ms7200_double_crtl_inst/ms7200_ctl_2/N8_7/Z (GTP_LUT4)
                                   net (fanout=3)        0.553      11.031         ms7200_double_crtl_inst/ms7200_ctl_2/N8
                                                                           f       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  11.031         Logic Levels: 7  
                                                                                   Logic: 1.669ns(24.814%), Route: 5.057ns(75.186%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726     102.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279     104.305         cfg_clk          
                                                                           r       ms7200_double_crtl_inst/ms7200_ctl_2/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.305                          
 clock uncertainty                                      -0.150     104.155                          

 Setup time                                             -0.542     103.613                          

 Data required time                                                103.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.613                          
 Data arrival time                                                  11.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        92.582                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.634 r       ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.239         ms72xx_ctl_inst1/ms7200_ctl_inst/dri_cnt [6]
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N63_4/I0 (GTP_LUT3)
                                   td                    0.243       5.482 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N63_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.946         ms72xx_ctl_inst1/ms7200_ctl_inst/_N89831
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N1914_4/I3 (GTP_LUT4)
                                   td                    0.185       6.131 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1914_4/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       6.824         ms72xx_ctl_inst1/ms7200_ctl_inst/_N89906
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N2031_1/I1 (GTP_LUT2)
                                   td                    0.185       7.009 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N2031_1/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       7.811         ms72xx_ctl_inst1/ms7200_ctl_inst/N261
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N1359/I2 (GTP_LUT3)
                                   td                    0.185       7.996 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N1359/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       8.549         ms72xx_ctl_inst1/ms7200_ctl_inst/N1359
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/I4 (GTP_LUT5)
                                   td                    0.185       8.734 r       ms72xx_ctl_inst1/ms7200_ctl_inst/N40_5/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.375         ms72xx_ctl_inst1/ms7200_ctl_inst/N2093 [4]
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       9.560 r       ms72xx_ctl_inst1/ms7200_ctl_inst/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      10.165         ms72xx_ctl_inst1/ms7200_ctl_inst/state_n [1]
                                                                                   ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/I3 (GTP_LUT4)
                                   td                    0.172      10.337 f       ms72xx_ctl_inst1/ms7200_ctl_inst/N8_7/Z (GTP_LUT4)
                                   net (fanout=3)        0.553      10.890         ms72xx_ctl_inst1/ms7200_ctl_inst/N8
                                                                           f       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  10.890         Logic Levels: 7  
                                                                                   Logic: 1.669ns(25.345%), Route: 4.916ns(74.655%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726     102.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279     104.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/ms7200_ctl_inst/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.305                          
 clock uncertainty                                      -0.150     104.155                          

 Setup time                                             -0.542     103.613                          

 Data required time                                                103.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.613                          
 Data arrival time                                                  10.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        92.723                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl_inst1/iic_dri/data_out[7]/D (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.628 f       ms72xx_ctl_inst1/iic_dri/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.092         ms72xx_ctl_inst1/iic_dri/receiv_data [7]
                                                                           f       ms72xx_ctl_inst1/iic_dri/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   5.092         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.305                          
 clock uncertainty                                       0.000       4.305                          

 Hold time                                               0.047       4.352                          

 Data required time                                                  4.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.352                          
 Data arrival time                                                   5.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst1/iic_dri/pluse_2d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.628 f       ms72xx_ctl_inst1/iic_dri/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.092         ms72xx_ctl_inst1/iic_dri/pluse_1d
                                                                           f       ms72xx_ctl_inst1/iic_dri/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   5.092         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.305                          
 clock uncertainty                                       0.000       4.305                          

 Hold time                                               0.047       4.352                          

 Data required time                                                  4.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.352                          
 Data arrival time                                                   5.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst1/iic_dri/w_r_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst1/iic_dri/w_r_2d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/w_r_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.628 f       ms72xx_ctl_inst1/iic_dri/w_r_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.092         ms72xx_ctl_inst1/iic_dri/w_r_1d
                                                                           f       ms72xx_ctl_inst1/iic_dri/w_r_2d/D (GTP_DFF_R)

 Data arrival time                                                   5.092         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/iic_dri/w_r_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.305                          
 clock uncertainty                                       0.000       4.305                          

 Hold time                                               0.047       4.352                          

 Data required time                                                  4.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.352                          
 Data arrival time                                                   5.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : color_bar_m0/h_cnt[9]/CLK (GTP_DFF_C)
Endpoint    : color_bar_m0/vs_reg/D (GTP_DFF_C)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.024
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       3.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      1.989       5.024         clk_50M          
                                                                           r       color_bar_m0/h_cnt[9]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.353 r       color_bar_m0/h_cnt[9]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.906         color_bar_m0/h_cnt [9]
                                                                                   color_bar_m0/N226_17/I0 (GTP_LUT4)
                                   td                    0.290       6.196 f       color_bar_m0/N226_17/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.660         color_bar_m0/_N99766
                                                                                   color_bar_m0/N226_19/I4 (GTP_LUT5)
                                   td                    0.185       6.845 r       color_bar_m0/N226_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.398         color_bar_m0/_N90987
                                                                                   color_bar_m0/N229_7/I4 (GTP_LUT5)
                                   td                    0.185       7.583 r       color_bar_m0/N229_7/Z (GTP_LUT5)
                                   net (fanout=13)       0.670       8.253         color_bar_m0/N229
                                                                                   color_bar_m0/N238_5/I3 (GTP_LUT4)
                                   td                    0.185       8.438 r       color_bar_m0/N238_5/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.991         color_bar_m0/_N90868
                                                                                   color_bar_m0/N90_4/I2 (GTP_LUT3)
                                   td                    0.185       9.176 r       color_bar_m0/N90_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.640         color_bar_m0/_N90986
                                                                                   color_bar_m0/vs_reg_ce_mux/I4 (GTP_LUT5)
                                   td                    0.185       9.825 r       color_bar_m0/vs_reg_ce_mux/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.825         color_bar_m0/_N98409
                                                                           r       color_bar_m0/vs_reg/D (GTP_DFF_C)

 Data arrival time                                                   9.825         Logic Levels: 6  
                                                                                   Logic: 1.544ns(32.160%), Route: 3.257ns(67.840%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726      42.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      43.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      1.989      45.024         clk_50M          
                                                                           r       color_bar_m0/vs_reg/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      45.024                          
 clock uncertainty                                      -0.150      44.874                          

 Setup time                                              0.034      44.908                          

 Data required time                                                 44.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.908                          
 Data arrival time                                                   9.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.083                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.024
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       3.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      1.989       5.024         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.353 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[13]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       6.023         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2 [13]
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_4/I4 (GTP_LUT5)
                                   td                    0.297       6.320 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       6.961         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr [9]
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_8/I4 (GTP_LUT5)
                                   td                    0.185       7.146 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.787         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr [5]
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_11/I3 (GTP_LUT4)
                                   td                    0.185       7.972 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.436         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr [2]
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_1/I1 (GTP_LUT5CARRY)
                                   td                    0.298       8.734 f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.734         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [2]
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.764 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.764         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [4]
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.794 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.794         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [6]
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.824 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.824         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [8]
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.854 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.090 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.554         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
                                                                                   scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N188/I4 (GTP_LUT5)
                                   td                    0.185       9.739 r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N188/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.739         scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N188
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.739         Logic Levels: 10 
                                                                                   Logic: 1.835ns(38.918%), Route: 2.880ns(61.082%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726      42.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      43.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      1.989      45.024         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      45.024                          
 clock uncertainty                                      -0.150      44.874                          

 Setup time                                              0.034      44.908                          

 Data required time                                                 44.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.908                          
 Data arrival time                                                   9.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.169                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)
Endpoint    : scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.024
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       3.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      1.989       5.024         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)

                                   tco                   0.329       5.353 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2[13]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       6.023         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr2 [13]
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_4/I4 (GTP_LUT5)
                                   td                    0.297       6.320 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       6.961         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr [9]
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_8/I4 (GTP_LUT5)
                                   td                    0.185       7.146 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.787         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr [5]
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_11/I3 (GTP_LUT4)
                                   td                    0.185       7.972 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N24_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.436         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/wrptr [2]
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_1/I1 (GTP_LUT5CARRY)
                                   td                    0.298       8.734 f       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.734         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [2]
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.764 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.764         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [4]
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.794 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.794         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [6]
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.824 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.824         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [8]
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.854 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.co [10]
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.090 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.554         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N187
                                                                                   scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N188/I4 (GTP_LUT5)
                                   td                    0.185       9.739 r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N188/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.739         scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/N188
                                                                           r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.739         Logic Levels: 10 
                                                                                   Logic: 1.835ns(38.918%), Route: 2.880ns(61.082%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726      42.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      43.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      1.989      45.024         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_g/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      45.024                          
 clock uncertainty                                      -0.150      44.874                          

 Setup time                                              0.034      44.908                          

 Data required time                                                 44.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.908                          
 Data arrival time                                                   9.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.169                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/pixel_data_d0[3]/CLK (GTP_DFF)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.538
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       3.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      1.989       5.024         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_b/pixel_data_d0[3]/CLK (GTP_DFF)

                                   tco                   0.323       5.347 f       scale_top_u/u_vin_scale_down_b/pixel_data_d0[3]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       6.325         scale_top_u/u_vin_scale_down_b/pixel_data_d0 [3]
                                                                           f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   6.325         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       3.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      2.503       5.538         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.538                          
 clock uncertainty                                       0.000       5.538                          

 Hold time                                               0.137       5.675                          

 Data required time                                                  5.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.675                          
 Data arrival time                                                   6.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/pixel_data_d0[4]/CLK (GTP_DFF)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.538
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       3.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      1.989       5.024         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_b/pixel_data_d0[4]/CLK (GTP_DFF)

                                   tco                   0.323       5.347 f       scale_top_u/u_vin_scale_down_b/pixel_data_d0[4]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       6.325         scale_top_u/u_vin_scale_down_b/pixel_data_d0 [4]
                                                                           f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   6.325         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       3.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      2.503       5.538         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.538                          
 clock uncertainty                                       0.000       5.538                          

 Hold time                                               0.137       5.675                          

 Data required time                                                  5.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.675                          
 Data arrival time                                                   6.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/pixel_data_d0[5]/CLK (GTP_DFF)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.538
  Launch Clock Delay      :  5.024
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       3.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      1.989       5.024         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_b/pixel_data_d0[5]/CLK (GTP_DFF)

                                   tco                   0.323       5.347 f       scale_top_u/u_vin_scale_down_b/pixel_data_d0[5]/Q (GTP_DFF)
                                   net (fanout=1)        0.978       6.325         scale_top_u/u_vin_scale_down_b/pixel_data_d0 [5]
                                                                           f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   6.325         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       3.035 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=974)      2.503       5.538         clk_50M          
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.538                          
 clock uncertainty                                       0.000       5.538                          

 Hold time                                               0.137       5.675                          

 Data required time                                                  5.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.675                          
 Data arrival time                                                   6.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_up/r_t_height[4]/CLK (GTP_DFF_CE)
Endpoint    : scaler_up/r_adta_out[0]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.594
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scaler_up/r_t_height[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.923 r       scaler_up/r_t_height[4]/Q (GTP_DFF_CE)
                                   net (fanout=15)       0.810       6.733         scaler_up/r_t_height [4]
                                                                                   scaler_up/N16_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.273       7.006 f       scaler_up/N16_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.006         scaler_up/N16_1.co [2]
                                                                                   scaler_up/N16_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.036 r       scaler_up/N16_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.036         scaler_up/N16_1.co [3]
                                                                                   scaler_up/N16_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.066 r       scaler_up/N16_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.066         scaler_up/N16_1.co [4]
                                                                                   scaler_up/N16_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.096 r       scaler_up/N16_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.096         scaler_up/N16_1.co [5]
                                                                                   scaler_up/N16_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.126 r       scaler_up/N16_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.126         scaler_up/N16_1.co [6]
                                                                                   scaler_up/N16_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.156 r       scaler_up/N16_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.156         scaler_up/N16_1.co [7]
                                                                                   scaler_up/N16_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.392 r       scaler_up/N16_1.fsub_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       8.033         scaler_up/N136 [11]
                                                                                   scaler_up/N27_1_7/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.266 f       scaler_up/N27_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.266         scaler_up/_N13636
                                                                                   scaler_up/N27_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.502 r       scaler_up/N27_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.966         scaler_up/N134 [11]
                                                                                   scaler_up/N91.lt_5/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.199 f       scaler_up/N91.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       9.752         scaler_up/N91    
                                                                                   scaler_up/N92_4/I3 (GTP_LUT4)
                                   td                    0.185       9.937 r       scaler_up/N92_4/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      10.756         scaler_up/N92    
                                                                                   scaler_up/N130[0]_1/I2 (GTP_LUT3)
                                   td                    0.185      10.941 r       scaler_up/N130[0]_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.941         scaler_up/N130 [0]
                                                                           r       scaler_up/r_adta_out[0]/D (GTP_DFF_C)

 Data arrival time                                                  10.941         Logic Levels: 12 
                                                                                   Logic: 2.060ns(38.526%), Route: 3.287ns(61.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 sys_clk                                                 0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.052         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.263 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       7.989         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       8.083 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563      10.646         clk_100M         
                                                                           r       scaler_up/r_adta_out[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.646                          
 clock uncertainty                                      -0.150      10.496                          

 Setup time                                              0.034      10.530                          

 Data required time                                                 10.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.530                          
 Data arrival time                                                  10.941                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.411                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_up/r_t_height[4]/CLK (GTP_DFF_CE)
Endpoint    : scaler_up/r_adta_out[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.594
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scaler_up/r_t_height[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.923 r       scaler_up/r_t_height[4]/Q (GTP_DFF_CE)
                                   net (fanout=15)       0.810       6.733         scaler_up/r_t_height [4]
                                                                                   scaler_up/N16_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.273       7.006 f       scaler_up/N16_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.006         scaler_up/N16_1.co [2]
                                                                                   scaler_up/N16_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.036 r       scaler_up/N16_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.036         scaler_up/N16_1.co [3]
                                                                                   scaler_up/N16_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.066 r       scaler_up/N16_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.066         scaler_up/N16_1.co [4]
                                                                                   scaler_up/N16_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.096 r       scaler_up/N16_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.096         scaler_up/N16_1.co [5]
                                                                                   scaler_up/N16_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.126 r       scaler_up/N16_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.126         scaler_up/N16_1.co [6]
                                                                                   scaler_up/N16_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.156 r       scaler_up/N16_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.156         scaler_up/N16_1.co [7]
                                                                                   scaler_up/N16_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.392 r       scaler_up/N16_1.fsub_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       8.033         scaler_up/N136 [11]
                                                                                   scaler_up/N27_1_7/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.266 f       scaler_up/N27_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.266         scaler_up/_N13636
                                                                                   scaler_up/N27_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.502 r       scaler_up/N27_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.966         scaler_up/N134 [11]
                                                                                   scaler_up/N91.lt_5/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.199 f       scaler_up/N91.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       9.752         scaler_up/N91    
                                                                                   scaler_up/N92_4/I3 (GTP_LUT4)
                                   td                    0.185       9.937 r       scaler_up/N92_4/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      10.756         scaler_up/N92    
                                                                                   scaler_up/N130[1]_1/I2 (GTP_LUT3)
                                   td                    0.185      10.941 r       scaler_up/N130[1]_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.941         scaler_up/N130 [1]
                                                                           r       scaler_up/r_adta_out[1]/D (GTP_DFF_C)

 Data arrival time                                                  10.941         Logic Levels: 12 
                                                                                   Logic: 2.060ns(38.526%), Route: 3.287ns(61.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 sys_clk                                                 0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.052         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.263 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       7.989         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       8.083 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563      10.646         clk_100M         
                                                                           r       scaler_up/r_adta_out[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.646                          
 clock uncertainty                                      -0.150      10.496                          

 Setup time                                              0.034      10.530                          

 Data required time                                                 10.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.530                          
 Data arrival time                                                  10.941                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.411                          
====================================================================================================

====================================================================================================

Startpoint  : scaler_up/r_t_height[4]/CLK (GTP_DFF_CE)
Endpoint    : scaler_up/r_adta_out[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.594
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scaler_up/r_t_height[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.923 r       scaler_up/r_t_height[4]/Q (GTP_DFF_CE)
                                   net (fanout=15)       0.810       6.733         scaler_up/r_t_height [4]
                                                                                   scaler_up/N16_1.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.273       7.006 f       scaler_up/N16_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.006         scaler_up/N16_1.co [2]
                                                                                   scaler_up/N16_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.036 r       scaler_up/N16_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.036         scaler_up/N16_1.co [3]
                                                                                   scaler_up/N16_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.066 r       scaler_up/N16_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.066         scaler_up/N16_1.co [4]
                                                                                   scaler_up/N16_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.096 r       scaler_up/N16_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.096         scaler_up/N16_1.co [5]
                                                                                   scaler_up/N16_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.126 r       scaler_up/N16_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.126         scaler_up/N16_1.co [6]
                                                                                   scaler_up/N16_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.156 r       scaler_up/N16_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.156         scaler_up/N16_1.co [7]
                                                                                   scaler_up/N16_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.392 r       scaler_up/N16_1.fsub_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       8.033         scaler_up/N136 [11]
                                                                                   scaler_up/N27_1_7/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.266 f       scaler_up/N27_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.266         scaler_up/_N13636
                                                                                   scaler_up/N27_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.502 r       scaler_up/N27_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.966         scaler_up/N134 [11]
                                                                                   scaler_up/N91.lt_5/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.199 f       scaler_up/N91.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       9.752         scaler_up/N91    
                                                                                   scaler_up/N92_4/I3 (GTP_LUT4)
                                   td                    0.185       9.937 r       scaler_up/N92_4/Z (GTP_LUT4)
                                   net (fanout=16)       0.819      10.756         scaler_up/N92    
                                                                                   scaler_up/N130[2]_1/I2 (GTP_LUT3)
                                   td                    0.185      10.941 r       scaler_up/N130[2]_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      10.941         scaler_up/N130 [2]
                                                                           r       scaler_up/r_adta_out[2]/D (GTP_DFF_C)

 Data arrival time                                                  10.941         Logic Levels: 12 
                                                                                   Logic: 2.060ns(38.526%), Route: 3.287ns(61.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 sys_clk                                                 0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.052         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.263 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       7.989         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       8.083 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563      10.646         clk_100M         
                                                                           r       scaler_up/r_adta_out[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.646                          
 clock uncertainty                                      -0.150      10.496                          

 Setup time                                              0.034      10.530                          

 Data required time                                                 10.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.530                          
 Data arrival time                                                  10.941                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.411                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_scaler/data_out[2]/CLK (GTP_DFF_R)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.108
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_scaler/data_out[2]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.917 f       scale_top_u/u_vin_scale_down_b/u_scaler/data_out[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.978       6.895         scale_top_u/u_vin_scale_down_b/scaler_data_out [2]
                                                                           f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   6.895         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     3.077       6.108         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.108                          
 clock uncertainty                                       0.000       6.108                          

 Hold time                                               0.137       6.245                          

 Data required time                                                  6.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.245                          
 Data arrival time                                                   6.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_scaler/data_out[3]/CLK (GTP_DFF_R)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.108
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_scaler/data_out[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.917 f       scale_top_u/u_vin_scale_down_b/u_scaler/data_out[3]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.978       6.895         scale_top_u/u_vin_scale_down_b/scaler_data_out [3]
                                                                           f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   6.895         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     3.077       6.108         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.108                          
 clock uncertainty                                       0.000       6.108                          

 Hold time                                               0.137       6.245                          

 Data required time                                                  6.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.245                          
 Data arrival time                                                   6.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/u_scaler/data_out[4]/CLK (GTP_DFF_R)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.108
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_scaler/data_out[4]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.917 f       scale_top_u/u_vin_scale_down_b/u_scaler/data_out[4]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.978       6.895         scale_top_u/u_vin_scale_down_b/scaler_data_out [4]
                                                                           f       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   6.895         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     3.077       6.108         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_lite_scale_data/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.108                          
 clock uncertainty                                       0.000       6.108                          

 Hold time                                               0.137       6.245                          

 Data required time                                                  6.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.245                          
 Data arrival time                                                   6.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in3                                              0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in3    
                                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       5.515         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_1/I1 (GTP_LUT5CARRY)
                                   td                    0.291       5.806 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.806         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9205
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.836 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.836         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9206
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.866 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.866         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9207
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.896 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.896         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9208
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.926 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.926         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9209
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.956 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.956         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9210
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.986 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.986         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9211
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.016 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.016         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9212
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.046 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.046         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9213
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.282 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.923         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185       7.108 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.572         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.805 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.805         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [8]
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.041 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.505         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
                                                                                   frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.185       8.690 r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.690         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149
                                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.690         Logic Levels: 14 
                                                                                   Logic: 1.935ns(45.263%), Route: 2.340ns(54.737%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in3                                              0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204    1004.415         nt_pixclk_in3    
                                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   8.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.709                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.950
  Launch Clock Delay      :  3.950
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in3                                              0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      1.640       2.851         nt_pixclk_in3    
                                                                                   pixclk_in6_6/ID (GTP_LUT5M)
                                   td                    0.258       3.109 r       pixclk_in6_6/Z (GTP_LUT5M)
                                   net (fanout=50)       0.841       3.950         pixclk_in6       
                                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.279 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       5.050         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.297       5.347 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.347         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9416
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.377 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.377         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9417
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.407 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.407         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9418
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.437 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.437         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9419
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.467 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.467         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9420
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.497 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.497         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9421
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.527 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.527         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9422
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.557 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.557         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9423
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.793 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.434         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185       6.619 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.083         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.316 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.316         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [8]
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.552 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.016         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.185       8.201 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.201         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149
                                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.201         Logic Levels: 13 
                                                                                   Logic: 1.911ns(44.954%), Route: 2.340ns(55.046%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in3                                              0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      1.640    1002.851         nt_pixclk_in3    
                                                                                   pixclk_in6_6/ID (GTP_LUT5M)
                                   td                    0.258    1003.109 r       pixclk_in6_6/Z (GTP_LUT5M)
                                   net (fanout=50)       0.841    1003.950         pixclk_in6       
                                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.950                          
 clock uncertainty                                      -0.050    1003.900                          

 Setup time                                              0.034    1003.934                          

 Data required time                                               1003.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.934                          
 Data arrival time                                                   8.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.733                          
====================================================================================================

====================================================================================================

Startpoint  : channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : channel_3_data_input/data_add_b_temp2[7]/D (GTP_DFF_CE)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in3                                              0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in3    
                                                                           r       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.439 f       channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[1] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.342         channel_3_data_input/ram_rd_data [1]
                                                                                   channel_3_data_input/N68_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.575 f       channel_3_data_input/N68_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.575         channel_3_data_input/_N8970
                                                                                   channel_3_data_input/N68_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.605 r       channel_3_data_input/N68_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.605         channel_3_data_input/_N8971
                                                                                   channel_3_data_input/N68_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.635 r       channel_3_data_input/N68_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.635         channel_3_data_input/_N8972
                                                                                   channel_3_data_input/N68_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.665 r       channel_3_data_input/N68_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.665         channel_3_data_input/_N8973
                                                                                   channel_3_data_input/N68_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.695 r       channel_3_data_input/N68_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.695         channel_3_data_input/_N8974
                                                                                   channel_3_data_input/N68_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.725 r       channel_3_data_input/N68_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.725         channel_3_data_input/_N8975
                                                                                   channel_3_data_input/N68_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.961 r       channel_3_data_input/N68_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.961         channel_3_data_input/N68 [7]
                                                                           r       channel_3_data_input/data_add_b_temp2[7]/D (GTP_DFF_CE)

 Data arrival time                                                   7.961         Logic Levels: 7  
                                                                                   Logic: 2.643ns(74.535%), Route: 0.903ns(25.465%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in3                                              0.000    1000.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204    1004.415         nt_pixclk_in3    
                                                                           r       channel_3_data_input/data_add_b_temp2[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.438                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in3                                              0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in3    
                                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in3                                              0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in3    
                                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in3                                              0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in3    
                                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in3                                              0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in3    
                                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in3
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in3                                              0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in3    
                                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in3 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in3                                              0.000       0.000 r       pixclk_in3 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in3       
                                                                                   pixclk_in3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in3_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in3    
                                                                           r       frame_read_write_channel_3/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in2                                              0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in2    
                                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       5.515         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_1/I1 (GTP_LUT5CARRY)
                                   td                    0.291       5.806 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.806         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9159
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.836 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.836         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9160
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.866 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.866         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9161
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.896 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.896         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9162
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.926 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.926         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9163
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.956 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.956         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9164
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.986 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.986         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9165
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.016 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.016         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9166
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.046 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.046         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9167
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.282 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.923         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185       7.108 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.572         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.805 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.805         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [8]
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.041 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.505         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
                                                                                   frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.185       8.690 r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.690         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149
                                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.690         Logic Levels: 14 
                                                                                   Logic: 1.935ns(45.263%), Route: 2.340ns(54.737%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in2                                              0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204    1004.415         nt_pixclk_in2    
                                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   8.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.709                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.942
  Launch Clock Delay      :  3.942
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in2                                              0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      1.640       2.851         nt_pixclk_in2    
                                                                                   pixclk_in6_6/I0 (GTP_LUT5M)
                                   td                    0.250       3.101 r       pixclk_in6_6/Z (GTP_LUT5M)
                                   net (fanout=50)       0.841       3.942         pixclk_in6       
                                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.271 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       5.042         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/wr_addr [0]
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.297       5.339 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.339         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9416
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.369 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.369         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9417
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.399 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.399         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9418
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.429 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.429         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9419
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.459 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.459         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9420
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.489 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.489         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9421
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.519 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.519         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9422
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.549 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.549         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9423
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.785 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.426         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185       6.611 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.075         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.308 f       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.308         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [8]
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.544 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.008         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148
                                                                                   frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/I4 (GTP_LUT5)
                                   td                    0.185       8.193 r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.193         frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N149
                                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.193         Logic Levels: 13 
                                                                                   Logic: 1.911ns(44.954%), Route: 2.340ns(55.046%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in2                                              0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      1.640    1002.851         nt_pixclk_in2    
                                                                                   pixclk_in6_6/I0 (GTP_LUT5M)
                                   td                    0.250    1003.101 r       pixclk_in6_6/Z (GTP_LUT5M)
                                   net (fanout=50)       0.841    1003.942         pixclk_in6       
                                                                           r       frame_read_write_channel_6/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1003.942                          
 clock uncertainty                                      -0.050    1003.892                          

 Setup time                                              0.034    1003.926                          

 Data required time                                               1003.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.926                          
 Data arrival time                                                   8.193                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.733                          
====================================================================================================

====================================================================================================

Startpoint  : channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : channel_2_data_input/data_add_b_temp2[7]/D (GTP_DFF_CE)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in2                                              0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in2    
                                                                           r       channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   2.024       6.439 f       channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[1] (GTP_DRM18K)
                                   net (fanout=1)        0.903       7.342         channel_2_data_input/ram_rd_data [1]
                                                                                   channel_2_data_input/N68_1_2/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.575 f       channel_2_data_input/N68_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.575         channel_2_data_input/_N8901
                                                                                   channel_2_data_input/N68_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.605 r       channel_2_data_input/N68_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.605         channel_2_data_input/_N8902
                                                                                   channel_2_data_input/N68_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.635 r       channel_2_data_input/N68_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.635         channel_2_data_input/_N8903
                                                                                   channel_2_data_input/N68_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.665 r       channel_2_data_input/N68_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.665         channel_2_data_input/_N8904
                                                                                   channel_2_data_input/N68_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.695 r       channel_2_data_input/N68_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.695         channel_2_data_input/_N8905
                                                                                   channel_2_data_input/N68_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.725 r       channel_2_data_input/N68_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.725         channel_2_data_input/_N8906
                                                                                   channel_2_data_input/N68_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.961 r       channel_2_data_input/N68_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.961         channel_2_data_input/N68 [7]
                                                                           r       channel_2_data_input/data_add_b_temp2[7]/D (GTP_DFF_CE)

 Data arrival time                                                   7.961         Logic Levels: 7  
                                                                                   Logic: 2.643ns(74.535%), Route: 0.903ns(25.465%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in2                                              0.000    1000.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204    1004.415         nt_pixclk_in2    
                                                                           r       channel_2_data_input/data_add_b_temp2[7]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.961                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.438                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in2                                              0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in2    
                                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in2                                              0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in2    
                                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in2                                              0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in2    
                                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in2                                              0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in2    
                                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in2                                              0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in2    
                                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in2 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in2                                              0.000       0.000 r       pixclk_in2 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in2       
                                                                                   pixclk_in2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in2_ibuf/O (GTP_INBUF)
                                   net (fanout=147)      3.204       4.415         nt_pixclk_in2    
                                                                           r       frame_read_write_channel_2/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)
Endpoint    : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rd_water_level[12]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in1                                              0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204       4.415         nt_pixclk_in1    
                                                                           r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2 [11]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_1/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_1/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       6.339         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [9]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_5/I4 (GTP_LUT5)
                                   td                    0.185       6.524 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_5/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       7.237         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [5]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_6/I1 (GTP_LUT2)
                                   td                    0.185       7.422 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_6/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       8.063         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [4]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111/I4 (GTP_LUT5)
                                   td                    0.185       8.248 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.853         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [0]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.086 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.086         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [1]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.116 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.116         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [2]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.146 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.146         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [3]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.176 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.176         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [4]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.206 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.206         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [5]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.236 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.236         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [6]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.266 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.266         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [7]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.296 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.296         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [8]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.326 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.326         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [9]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.356 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.356         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [10]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.386 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.386         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [11]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.622 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.622         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333 [12]
                                                                           r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rd_water_level[12]/D (GTP_DFF_C)

 Data arrival time                                                   9.622         Logic Levels: 16 
                                                                                   Logic: 1.885ns(36.201%), Route: 3.322ns(63.799%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in1                                              0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204    1004.415         nt_pixclk_in1    
                                                                           r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rd_water_level[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   9.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.777                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)
Endpoint    : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rd_water_level[11]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in1                                              0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204       4.415         nt_pixclk_in1    
                                                                           r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2 [11]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_1/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_1/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       6.339         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [9]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_5/I4 (GTP_LUT5)
                                   td                    0.185       6.524 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_5/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       7.237         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [5]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_6/I1 (GTP_LUT2)
                                   td                    0.185       7.422 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_6/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       8.063         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [4]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111/I4 (GTP_LUT5)
                                   td                    0.185       8.248 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.853         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [0]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.086 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.086         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [1]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.116 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.116         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [2]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.146 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.146         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [3]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.176 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.176         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [4]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.206 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.206         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [5]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.236 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.236         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [6]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.266 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.266         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [7]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.296 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.296         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [8]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.326 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.326         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [9]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.356 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.356         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [10]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.592 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.592         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333 [11]
                                                                           r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rd_water_level[11]/D (GTP_DFF_C)

 Data arrival time                                                   9.592         Logic Levels: 15 
                                                                                   Logic: 1.855ns(35.832%), Route: 3.322ns(64.168%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in1                                              0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204    1004.415         nt_pixclk_in1    
                                                                           r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rd_water_level[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   9.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.807                          
====================================================================================================

====================================================================================================

Startpoint  : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)
Endpoint    : video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rd_water_level[10]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in1                                              0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204       4.415         nt_pixclk_in1    
                                                                           r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2 [11]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_1/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_1/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       6.339         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [9]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_5/I4 (GTP_LUT5)
                                   td                    0.185       6.524 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_5/Z (GTP_LUT5)
                                   net (fanout=7)        0.713       7.237         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [5]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_6/I1 (GTP_LUT2)
                                   td                    0.185       7.422 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111_6/Z (GTP_LUT2)
                                   net (fanout=4)        0.641       8.063         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [4]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111/I4 (GTP_LUT5)
                                   td                    0.185       8.248 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N111/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.853         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rwptr2_b [0]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.086 f       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.086         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [1]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.116 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.116         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [2]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.146 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.146         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [3]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.176 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.176         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [4]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.206 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.206         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [5]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.236 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.236         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [6]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.266 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.266         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [7]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.296 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.296         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [8]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.326 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.326         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.co [9]
                                                                                   video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.562 r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333_6.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.562         video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/N333 [10]
                                                                           r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rd_water_level[10]/D (GTP_DFF_C)

 Data arrival time                                                   9.562         Logic Levels: 14 
                                                                                   Logic: 1.825ns(35.458%), Route: 3.322ns(64.542%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in1                                              0.000    1000.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000    1000.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204    1004.415         nt_pixclk_in1    
                                                                           r       video_packet_rec_inst/fifo_2048_31i_16o_inst/U_ipml_fifo_fifo_2048_31i_16o/U_ipml_fifo_ctrl/rd_water_level[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   9.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.837                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in1                                              0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204       4.415         nt_pixclk_in1    
                                                                           r       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in1                                              0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204       4.415         nt_pixclk_in1    
                                                                           r       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in1                                              0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204       4.415         nt_pixclk_in1    
                                                                           r       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in1                                              0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204       4.415         nt_pixclk_in1    
                                                                           r       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : hdmi_ddr_ov5640_top|pixclk_in1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in1                                              0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204       4.415         nt_pixclk_in1    
                                                                           r       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_ddr_ov5640_top|pixclk_in1 (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in1                                              0.000       0.000 r       pixclk_in1 (port)
                                   net (fanout=1)        0.000       0.000         pixclk_in1       
                                                                                   pixclk_in1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in1_ibuf/O (GTP_INBUF)
                                   net (fanout=358)      3.204       4.415         nt_pixclk_in1    
                                                                           r       frame_read_write_channel_1/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.289
  Launch Clock Delay      :  4.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194       3.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782       4.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.618 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       5.288         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [0]
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.586 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.586         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8704
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.616 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.616         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8705
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.646 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.646         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8706
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.676 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.676         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8707
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.706 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.706         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.736 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.736         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8709
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.972 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.613         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [7]
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N3[7]_1/I2 (GTP_LUT4)
                                   td                    0.185       6.798 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N3[7]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.262         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N102716
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.eq_3/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.495 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.959         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N137
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N138/I4 (GTP_LUT5)
                                   td                    0.185       8.144 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N138/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.144         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N138
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.144         Logic Levels: 10 
                                                                                   Logic: 1.616ns(41.920%), Route: 2.239ns(58.080%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      52.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      52.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194      53.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782      54.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      54.289                          
 clock uncertainty                                      -0.150      54.139                          

 Setup time                                              0.034      54.173                          

 Data required time                                                 54.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.173                          
 Data arrival time                                                   8.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.029                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.289
  Launch Clock Delay      :  4.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194       3.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782       4.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.618 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       5.288         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [0]
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.586 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.586         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8704
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.616 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.616         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8705
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.646 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.646         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8706
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.676 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.676         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8707
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.706 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.706         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.736 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.736         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8709
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.972 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.613         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [7]
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N7_7/I0 (GTP_LUT5)
                                   td                    0.258       6.871 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N7_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.871         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wgnext [7]
                                                                           f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/D (GTP_DFF_C)

 Data arrival time                                                   6.871         Logic Levels: 8  
                                                                                   Logic: 1.271ns(49.225%), Route: 1.311ns(50.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      52.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      52.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194      53.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782      54.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      54.289                          
 clock uncertainty                                      -0.150      54.139                          

 Setup time                                              0.034      54.173                          

 Data required time                                                 54.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.173                          
 Data arrival time                                                   6.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.302                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.289
  Launch Clock Delay      :  4.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194       3.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782       4.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.618 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       5.288         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/wr_addr [0]
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.586 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.586         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8704
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.616 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.616         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8705
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.646 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.646         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8706
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.676 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.676         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8707
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.706 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.706         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/_N8708
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.942 r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2_7/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.583         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N2 [6]
                                                                                   ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N7_6/I0 (GTP_LUT5)
                                   td                    0.258       6.841 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/N7_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.841         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wgnext [6]
                                                                           f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/D (GTP_DFF_C)

 Data arrival time                                                   6.841         Logic Levels: 7  
                                                                                   Logic: 1.241ns(48.629%), Route: 1.311ns(51.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        50.000      50.000 r                        
 sys_clk                                                 0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      51.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      52.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      52.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194      53.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      53.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782      54.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      54.289                          
 clock uncertainty                                      -0.150      54.139                          

 Setup time                                              0.034      54.173                          

 Data required time                                                 54.173                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 54.173                          
 Data arrival time                                                   6.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.332                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.289
  Launch Clock Delay      :  4.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194       3.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782       4.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.612 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.076         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194       3.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782       4.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.289                          
 clock uncertainty                                       0.000       4.289                          

 Hold time                                               0.047       4.336                          

 Data required time                                                  4.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.336                          
 Data arrival time                                                   5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.289
  Launch Clock Delay      :  4.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194       3.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782       4.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.612 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.076         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194       3.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782       4.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.289                          
 clock uncertainty                                       0.000       4.289                          

 Hold time                                               0.047       4.336                          

 Data required time                                                  4.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.336                          
 Data arrival time                                                   5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.289
  Launch Clock Delay      :  4.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194       3.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782       4.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.612 f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.076         ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=329)      1.194       3.413         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.507 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=39)       0.782       4.289         nt_ad_clk        
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.289                          
 clock uncertainty                                       0.000       4.289                          

 Hold time                                               0.047       4.336                          

 Data required time                                                  4.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.336                          
 Data arrival time                                                   5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1676)     2.330       7.074         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.074         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.373%), Route: 2.330ns(87.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.749                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1676)     2.330       7.074         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.074         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.373%), Route: 2.330ns(87.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.749                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1676)     2.330       7.074         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.074         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.373%), Route: 2.330ns(87.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.749                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_1/frame_fifo_read_m0/fifo_aclr/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=336)      0.000       7.240         ddr_init_done    
                                                                                   N205_0/I (GTP_INV)
                                   td                    0.000       7.240 f       N205_0/Z (GTP_INV)
                                   net (fanout=2711)     3.791      11.031         N205_0           
                                                                           f       frame_read_write_channel_1/frame_fifo_read_m0/fifo_aclr/C (GTP_DFF_C)

 Data arrival time                                                  11.031         Logic Levels: 1  
                                                                                   Logic: 0.329ns(7.985%), Route: 3.791ns(92.015%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_channel_1/frame_fifo_read_m0/fifo_aclr/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                  11.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[4]/C (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=336)      0.000       7.240         ddr_init_done    
                                                                                   N205_0/I (GTP_INV)
                                   td                    0.000       7.240 f       N205_0/Z (GTP_INV)
                                   net (fanout=2711)     3.791      11.031         N205_0           
                                                                           f       frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[4]/C (GTP_DFF_CE)

 Data arrival time                                                  11.031         Logic Levels: 1  
                                                                                   Logic: 0.329ns(7.985%), Route: 3.791ns(92.015%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                  11.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)
Endpoint    : frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[5]/C (GTP_DFF_CE)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_C)
                                   net (fanout=336)      0.000       7.240         ddr_init_done    
                                                                                   N205_0/I (GTP_INV)
                                   td                    0.000       7.240 f       N205_0/Z (GTP_INV)
                                   net (fanout=2711)     3.791      11.031         N205_0           
                                                                           f       frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[5]/C (GTP_DFF_CE)

 Data arrival time                                                  11.031         Logic Levels: 1  
                                                                                   Logic: 0.329ns(7.985%), Route: 3.791ns(92.015%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146      16.911         core_clk         
                                                                           r       frame_read_write_channel_1/frame_fifo_read_m0/rd_burst_addr[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                  11.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_5/vout_data_r[4]/CLK (GTP_DFF_C)
Endpoint    : ycbcr/rgb_b_m0_sel_12/C (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       video_rect_read_data_channel_5/vout_data_r[4]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.530 r       video_rect_read_data_channel_5/vout_data_r[4]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       8.371         scale_data_final[4]
                                                                                   ycbcr/N61_m2_m2_a1_sum2_2/I3 (GTP_LUT4)
                                   td                    0.285       8.656 f       ycbcr/N61_m2_m2_a1_sum2_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.120         ycbcr/_N102499   
                                                                                   ycbcr/N61_m2_a1_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.353 f       ycbcr/N61_m2_a1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.353         ycbcr/_N11986    
                                                                                   ycbcr/N61_m2_a1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.589 r       ycbcr/N61_m2_a1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.142         ycbcr/_N5310     
                                                                                   ycbcr/N61_a1_6/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.375 f       ycbcr/N61_a1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.375         ycbcr/_N12092    
                                                                                   ycbcr/N61_a1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.405 r       ycbcr/N61_a1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.405         ycbcr/_N12093    
                                                                                   ycbcr/N61_a1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.435 r       ycbcr/N61_a1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.435         ycbcr/_N12094    
                                                                                   ycbcr/N61_a1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.465 r       ycbcr/N61_a1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.465         ycbcr/_N12095    
                                                                                   ycbcr/N61_a1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.495 r       ycbcr/N61_a1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.495         ycbcr/_N12096    
                                                                                   ycbcr/N61_a1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.731 r       ycbcr/N61_a1_11/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.284         ycbcr/N61 [12]   
                                                                                   ycbcr/N638/I0 (GTP_LUT2)
                                   td                    0.184      11.468 f       ycbcr/N638/Z (GTP_LUT2)
                                   net (fanout=2)        0.464      11.932         ycbcr/N638       
                                                                           f       ycbcr/rgb_b_m0_sel_12/C (GTP_DFF_C)

 Data arrival time                                                  11.932         Logic Levels: 10 
                                                                                   Logic: 1.856ns(39.231%), Route: 2.875ns(60.769%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726      17.751         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.845 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170      22.015         nt_pix_clk       
                                                                           r       ycbcr/rgb_b_m0_sel_12/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.015                          
 clock uncertainty                                      -0.150      21.865                          

 Recovery time                                          -0.542      21.323                          

 Data required time                                                 21.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.323                          
 Data arrival time                                                  11.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.391                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_5/vout_data_r[4]/CLK (GTP_DFF_C)
Endpoint    : ycbcr/rgb_b_m0_sel_11/C (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       video_rect_read_data_channel_5/vout_data_r[4]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.530 r       video_rect_read_data_channel_5/vout_data_r[4]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       8.371         scale_data_final[4]
                                                                                   ycbcr/N61_m2_m2_a1_sum2_2/I3 (GTP_LUT4)
                                   td                    0.285       8.656 f       ycbcr/N61_m2_m2_a1_sum2_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.120         ycbcr/_N102499   
                                                                                   ycbcr/N61_m2_a1_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.353 f       ycbcr/N61_m2_a1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.353         ycbcr/_N11986    
                                                                                   ycbcr/N61_m2_a1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.589 r       ycbcr/N61_m2_a1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.142         ycbcr/_N5310     
                                                                                   ycbcr/N61_a1_6/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.375 f       ycbcr/N61_a1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.375         ycbcr/_N12092    
                                                                                   ycbcr/N61_a1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.405 r       ycbcr/N61_a1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.405         ycbcr/_N12093    
                                                                                   ycbcr/N61_a1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.435 r       ycbcr/N61_a1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.435         ycbcr/_N12094    
                                                                                   ycbcr/N61_a1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.465 r       ycbcr/N61_a1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.465         ycbcr/_N12095    
                                                                                   ycbcr/N61_a1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.701 r       ycbcr/N61_a1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.254         ycbcr/N61 [11]   
                                                                                   ycbcr/N635/I0 (GTP_LUT2)
                                   td                    0.187      11.441 f       ycbcr/N635/Z (GTP_LUT2)
                                   net (fanout=2)        0.464      11.905         ycbcr/N635       
                                                                           f       ycbcr/rgb_b_m0_sel_11/C (GTP_DFF_C)

 Data arrival time                                                  11.905         Logic Levels: 9  
                                                                                   Logic: 1.829ns(38.882%), Route: 2.875ns(61.118%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726      17.751         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.845 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170      22.015         nt_pix_clk       
                                                                           r       ycbcr/rgb_b_m0_sel_11/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.015                          
 clock uncertainty                                      -0.150      21.865                          

 Recovery time                                          -0.542      21.323                          

 Data required time                                                 21.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.323                          
 Data arrival time                                                  11.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.418                          
====================================================================================================

====================================================================================================

Startpoint  : video_rect_read_data_channel_5/vout_data_r[4]/CLK (GTP_DFF_C)
Endpoint    : ycbcr/rgb_b_m0_sel_10/C (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       video_rect_read_data_channel_5/vout_data_r[4]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.530 r       video_rect_read_data_channel_5/vout_data_r[4]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       8.371         scale_data_final[4]
                                                                                   ycbcr/N61_m2_m2_a1_sum2_2/I3 (GTP_LUT4)
                                   td                    0.285       8.656 f       ycbcr/N61_m2_m2_a1_sum2_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.120         ycbcr/_N102499   
                                                                                   ycbcr/N61_m2_a1_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.353 f       ycbcr/N61_m2_a1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.353         ycbcr/_N11986    
                                                                                   ycbcr/N61_m2_a1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.589 r       ycbcr/N61_m2_a1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      10.142         ycbcr/_N5310     
                                                                                   ycbcr/N61_a1_6/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.375 f       ycbcr/N61_a1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.375         ycbcr/_N12092    
                                                                                   ycbcr/N61_a1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.405 r       ycbcr/N61_a1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.405         ycbcr/_N12093    
                                                                                   ycbcr/N61_a1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.435 r       ycbcr/N61_a1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.435         ycbcr/_N12094    
                                                                                   ycbcr/N61_a1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.671 r       ycbcr/N61_a1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      11.224         ycbcr/N61 [10]   
                                                                                   ycbcr/N632/I0 (GTP_LUT2)
                                   td                    0.191      11.415 f       ycbcr/N632/Z (GTP_LUT2)
                                   net (fanout=2)        0.464      11.879         ycbcr/N632       
                                                                           f       ycbcr/rgb_b_m0_sel_10/C (GTP_DFF_C)

 Data arrival time                                                  11.879         Logic Levels: 8  
                                                                                   Logic: 1.803ns(38.542%), Route: 2.875ns(61.458%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                            14.814      14.814 r                        
 sys_clk                                                 0.000      14.814 r       sys_clk (port)   
                                   net (fanout=1)        0.000      14.814         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.025 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726      17.751         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      17.845 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170      22.015         nt_pix_clk       
                                                                           r       ycbcr/rgb_b_m0_sel_10/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      22.015                          
 clock uncertainty                                      -0.150      21.865                          

 Recovery time                                          -0.542      21.323                          

 Data required time                                                 21.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.323                          
 Data arrival time                                                  11.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.444                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/pre_frame_de_d_sel/CLK (GTP_DFF_C)
Endpoint    : lighter_and_color/de_out_sel/C (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       ycbcr/pre_frame_de_d_sel/CLK (GTP_DFF_C)

                                   tco                   0.323       7.524 f       ycbcr/pre_frame_de_d_sel/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       8.077         _N97963          
                                                                                   lighter_and_color/N90/I0 (GTP_LUT3)
                                   td                    0.250       8.327 r       lighter_and_color/N90/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       8.791         lighter_and_color/N90
                                                                           r       lighter_and_color/de_out_sel/C (GTP_DFF_C)

 Data arrival time                                                   8.791         Logic Levels: 1  
                                                                                   Logic: 0.573ns(36.038%), Route: 1.017ns(63.962%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       lighter_and_color/de_out_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Removal time                                           -0.258       6.943                          

 Data required time                                                  6.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.943                          
 Data arrival time                                                   8.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.848                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/pre_frame_hsync_d_sel/CLK (GTP_DFF_C)
Endpoint    : lighter_and_color/hs_out_sel/C (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       ycbcr/pre_frame_hsync_d_sel/CLK (GTP_DFF_C)

                                   tco                   0.323       7.524 f       ycbcr/pre_frame_hsync_d_sel/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       8.077         _N97978          
                                                                                   lighter_and_color/N82/I0 (GTP_LUT3)
                                   td                    0.250       8.327 r       lighter_and_color/N82/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       8.791         lighter_and_color/N82
                                                                           r       lighter_and_color/hs_out_sel/C (GTP_DFF_C)

 Data arrival time                                                   8.791         Logic Levels: 1  
                                                                                   Logic: 0.573ns(36.038%), Route: 1.017ns(63.962%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       lighter_and_color/hs_out_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Removal time                                           -0.258       6.943                          

 Data required time                                                  6.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.943                          
 Data arrival time                                                   8.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.848                          
====================================================================================================

====================================================================================================

Startpoint  : ycbcr/pre_frame_vsync_d_sel/CLK (GTP_DFF_C)
Endpoint    : lighter_and_color/vs_out_sel/C (GTP_DFF_C)
Path Group  : pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.201
  Launch Clock Delay      :  7.201
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       ycbcr/pre_frame_vsync_d_sel/CLK (GTP_DFF_C)

                                   tco                   0.323       7.524 f       ycbcr/pre_frame_vsync_d_sel/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       8.077         _N97990          
                                                                                   lighter_and_color/N86/I0 (GTP_LUT3)
                                   td                    0.250       8.327 r       lighter_and_color/N86/Z (GTP_LUT3)
                                   net (fanout=2)        0.464       8.791         lighter_and_color/N86
                                                                           r       lighter_and_color/vs_out_sel/C (GTP_DFF_C)

 Data arrival time                                                   8.791         Logic Levels: 1  
                                                                                   Logic: 0.573ns(36.038%), Route: 1.017ns(63.962%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       lighter_and_color/vs_out_sel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       7.201                          
 clock uncertainty                                       0.000       7.201                          

 Removal time                                           -0.258       6.943                          

 Data required time                                                  6.943                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.943                          
 Data arrival time                                                   8.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.848                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.634 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.239         rstn_1ms[1]      
                                                                                   N535_3/I1 (GTP_LUT3)
                                   td                    0.235       5.474 f       N535_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.938         _N98704          
                                                                                   N535_15/I1 (GTP_LUT5)
                                   td                    0.300       6.238 f       N535_15/Z (GTP_LUT5)
                                   net (fanout=22)       1.369       7.607         nt_rstn_out3     
                                                                                   ms72xx_ctl_inst1/N0/I1 (GTP_LUT2)
                                   td                    0.172       7.779 f       ms72xx_ctl_inst1/N0/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       8.243         ms72xx_ctl_inst1/N0
                                                                           f       ms72xx_ctl_inst1/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   8.243         Logic Levels: 3  
                                                                                   Logic: 1.036ns(26.308%), Route: 2.902ns(73.692%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726     102.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279     104.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.305                          
 clock uncertainty                                      -0.150     104.155                          

 Recovery time                                          -0.542     103.613                          

 Data required time                                                103.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.613                          
 Data arrival time                                                   8.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.370                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.634 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.239         rstn_1ms[1]      
                                                                                   N535_3/I1 (GTP_LUT3)
                                   td                    0.235       5.474 f       N535_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.938         _N98704          
                                                                                   N535_15/I1 (GTP_LUT5)
                                   td                    0.281       6.219 r       N535_15/Z (GTP_LUT5)
                                   net (fanout=22)       0.000       6.219         nt_rstn_out3     
                                                                                   N50_0/I (GTP_INV)
                                   td                    0.000       6.219 f       N50_0/Z (GTP_INV)
                                   net (fanout=386)      1.369       7.588         N50_0            
                                                                           f       ms7200_double_crtl_inst/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   7.588         Logic Levels: 3  
                                                                                   Logic: 0.845ns(25.739%), Route: 2.438ns(74.261%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726     102.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     103.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279     104.305         cfg_clk          
                                                                           r       ms7200_double_crtl_inst/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.305                          
 clock uncertainty                                      -0.150     104.155                          

 Recovery time                                          -0.542     103.613                          

 Data required time                                                103.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.613                          
 Data arrival time                                                   7.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.025                          
====================================================================================================

====================================================================================================

Startpoint  : ms7200_double_crtl_inst/ms7200_ctl_2/init_over/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst1/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/CLK (GTP_DFF_R)

                                   tco                   0.323       4.628 f       ms7200_double_crtl_inst/ms7200_ctl_2/init_over/Q (GTP_DFF_R)
                                   net (fanout=19)       0.841       5.469         init_over_2      
                                                                                   ms72xx_ctl_inst1/N0/I0 (GTP_LUT2)
                                   td                    0.250       5.719 r       ms72xx_ctl_inst1/N0/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.183         ms72xx_ctl_inst1/N0
                                                                           r       ms72xx_ctl_inst1/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.183         Logic Levels: 1  
                                                                                   Logic: 0.573ns(30.511%), Route: 1.305ns(69.489%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms72xx_ctl_inst1/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.305                          
 clock uncertainty                                       0.000       4.305                          

 Removal time                                           -0.258       4.047                          

 Data required time                                                  4.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.047                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.136                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : ms7200_double_crtl_inst/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.305
  Launch Clock Delay      :  4.305
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.628 f       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.181         rstn_1ms[14]     
                                                                                   N535_15/I2 (GTP_LUT5)
                                   td                    0.428       5.609 r       N535_15/Z (GTP_LUT5)
                                   net (fanout=22)       0.000       5.609         nt_rstn_out3     
                                                                                   N50_0/I (GTP_INV)
                                   td                    0.000       5.609 f       N50_0/Z (GTP_INV)
                                   net (fanout=386)      1.369       6.978         N50_0            
                                                                           f       ms7200_double_crtl_inst/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.978         Logic Levels: 2  
                                                                                   Logic: 0.751ns(28.096%), Route: 1.922ns(71.904%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.026 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=376)      1.279       4.305         cfg_clk          
                                                                           r       ms7200_double_crtl_inst/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.305                          
 clock uncertainty                                       0.000       4.305                          

 Removal time                                           -0.251       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                   6.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.924                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.594
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.329       5.923 r       scale_top_u/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=293)      1.979       7.902         scale_top_u/u_vin_scale_down_b/frame_flag
                                                                                   scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/I0 (GTP_LUT2)
                                   td                    0.258       8.160 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/Z (GTP_LUT2)
                                   net (fanout=762)      1.836       9.996         scale_top_u/u_vin_scale_down_b/N20
                                                                           f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   9.996         Logic Levels: 1  
                                                                                   Logic: 0.587ns(13.335%), Route: 3.815ns(86.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 sys_clk                                                 0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.052         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.263 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       7.989         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       8.083 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563      10.646         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      10.646                          
 clock uncertainty                                      -0.150      10.496                          

 Recovery time                                          -0.542       9.954                          

 Data required time                                                  9.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.954                          
 Data arrival time                                                   9.996                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.042                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.594
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.329       5.923 r       scale_top_u/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=293)      1.979       7.902         scale_top_u/u_vin_scale_down_b/frame_flag
                                                                                   scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/I0 (GTP_LUT2)
                                   td                    0.258       8.160 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/Z (GTP_LUT2)
                                   net (fanout=762)      1.836       9.996         scale_top_u/u_vin_scale_down_b/N20
                                                                           f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   9.996         Logic Levels: 1  
                                                                                   Logic: 0.587ns(13.335%), Route: 3.815ns(86.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 sys_clk                                                 0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.052         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.263 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       7.989         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       8.083 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563      10.646         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.646                          
 clock uncertainty                                      -0.150      10.496                          

 Recovery time                                          -0.542       9.954                          

 Data required time                                                  9.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.954                          
 Data arrival time                                                   9.996                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.042                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.594
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.329       5.923 r       scale_top_u/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=293)      1.979       7.902         scale_top_u/u_vin_scale_down_b/frame_flag
                                                                                   scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/I0 (GTP_LUT2)
                                   td                    0.258       8.160 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/Z (GTP_LUT2)
                                   net (fanout=762)      1.836       9.996         scale_top_u/u_vin_scale_down_b/N20
                                                                           f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   9.996         Logic Levels: 1  
                                                                                   Logic: 0.587ns(13.335%), Route: 3.815ns(86.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         5.052       5.052 r                        
 sys_clk                                                 0.000       5.052 r       sys_clk (port)   
                                   net (fanout=1)        0.000       5.052         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.263 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       7.989         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       8.083 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563      10.646         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.646                          
 clock uncertainty                                      -0.150      10.496                          

 Recovery time                                          -0.542       9.954                          

 Data required time                                                  9.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.954                          
 Data arrival time                                                   9.996                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.042                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.108
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.323       5.917 f       scale_top_u/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=293)      1.979       7.896         scale_top_u/u_vin_scale_down_b/frame_flag
                                                                                   scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/I0 (GTP_LUT2)
                                   td                    0.258       8.154 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/Z (GTP_LUT2)
                                   net (fanout=762)      2.350      10.504         scale_top_u/u_vin_scale_down_b/N20
                                                                           f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.504         Logic Levels: 1  
                                                                                   Logic: 0.581ns(11.833%), Route: 4.329ns(88.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     3.077       6.108         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.108                          
 clock uncertainty                                       0.000       6.108                          

 Removal time                                           -0.026       6.082                          

 Data required time                                                  6.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.082                          
 Data arrival time                                                  10.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.422                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.108
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.323       5.917 f       scale_top_u/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=293)      1.979       7.896         scale_top_u/u_vin_scale_down_b/frame_flag
                                                                                   scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/I0 (GTP_LUT2)
                                   td                    0.258       8.154 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/Z (GTP_LUT2)
                                   net (fanout=762)      2.350      10.504         scale_top_u/u_vin_scale_down_b/N20
                                                                           f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.504         Logic Levels: 1  
                                                                                   Logic: 0.581ns(11.833%), Route: 4.329ns(88.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     3.077       6.108         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.108                          
 clock uncertainty                                       0.000       6.108                          

 Removal time                                           -0.026       6.082                          

 Data required time                                                  6.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.082                          
 Data arrival time                                                  10.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.422                          
====================================================================================================

====================================================================================================

Startpoint  : scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)
Endpoint    : scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.108
  Launch Clock Delay      :  5.594
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     2.563       5.594         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/frame_flag/CLK (GTP_DFF)

                                   tco                   0.323       5.917 f       scale_top_u/u_vin_scale_down_b/frame_flag/Q (GTP_DFF)
                                   net (fanout=293)      1.979       7.896         scale_top_u/u_vin_scale_down_b/frame_flag
                                                                                   scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/I0 (GTP_LUT2)
                                   td                    0.258       8.154 f       scale_top_u/u_vin_scale_down_b/u_scaler/N476_1/Z (GTP_LUT2)
                                   net (fanout=762)      2.350      10.504         scale_top_u/u_vin_scale_down_b/N20
                                                                           f       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.504         Logic Levels: 1  
                                                                                   Logic: 0.581ns(11.833%), Route: 4.329ns(88.167%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT4 (GTP_PLL_E3)
                                   net (fanout=1789)     3.077       6.108         clk_100M         
                                                                           r       scale_top_u/u_vin_scale_down_b/u_fifo_data_in/U_ipml_fifo_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.108                          
 clock uncertainty                                       0.000       6.108                          

 Removal time                                           -0.026       6.082                          

 Data required time                                                  6.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.082                          
 Data arrival time                                                  10.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=5713)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=568)      2.704       9.944         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172      10.116 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      11.207         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      14.010 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      14.010         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  14.010         Logic Levels: 2  
                                                                                   Logic: 3.304ns(46.542%), Route: 3.795ns(53.458%)
====================================================================================================

====================================================================================================

Startpoint  : b_out[3]/CLK (GTP_DFF)
Endpoint    : b_out[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       b_out[3]/CLK (GTP_DFF)

                                   tco                   0.323       7.524 f       b_out[3]/Q (GTP_DFF)
                                   net (fanout=1)        1.091       8.615         nt_b_out[3]      
                                                                                   b_out_obuf[3]/I (GTP_OUTBUF)
                                   td                    2.803      11.418 f       b_out_obuf[3]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.418         b_out[3]         
 b_out[3]                                                                  f       b_out[3] (port)  

 Data arrival time                                                  11.418         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : b_out[4]/CLK (GTP_DFF)
Endpoint    : b_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=244)      1.726       2.937         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.031 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=8810)     4.170       7.201         nt_pix_clk       
                                                                           r       b_out[4]/CLK (GTP_DFF)

                                   tco                   0.323       7.524 f       b_out[4]/Q (GTP_DFF)
                                   net (fanout=1)        1.091       8.615         nt_b_out[4]      
                                                                                   b_out_obuf[4]/I (GTP_OUTBUF)
                                   td                    2.803      11.418 f       b_out_obuf[4]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.418         b_out[4]         
 b_out[4]                                                                  f       b_out[4] (port)  

 Data arrival time                                                  11.418         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[0] (port)
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data[0]                                              0.000       0.000 r       ad_data[0] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[0]       
                                                                                   ad_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_ad_data[0]    
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[1] (port)
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data[1]                                              0.000       0.000 r       ad_data[1] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[1]       
                                                                                   ad_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_ad_data[1]    
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[2] (port)
Endpoint    : ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data[2]                                              0.000       0.000 r       ad_data[2] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[2]       
                                                                                   ad_data_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_ad_data[2]    
                                                                           r       ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[1]/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.269       7.407           1.138           Low Pulse Width                           ycbcr/N47/CLK
 6.269       7.407           1.138           High Pulse Width                          ycbcr/N47/CLK
 6.509       7.407           0.898           Low Pulse Width                           frame_read_write_channel_5/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl_inst1/ms7200_ctl_inst/N1219_1_concat_3/CLKB
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width                          frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
 19.102      20.000          0.898           Low Pulse Width                           frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB
 19.102      20.000          0.898           High Pulse Width                          frame_read_write_channel_1/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKB
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT4_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.388       2.526           1.138           High Pulse Width                          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/CLK
 1.388       2.526           1.138           Low Pulse Width                           scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N4/CLK
 1.388       2.526           1.138           High Pulse Width                          scale_top_u/u_vin_scale_down_b/u_scaler/calu_h/N7/CLK
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in3} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           channel_3_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           channel_2_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{hdmi_ddr_ov5640_top|pixclk_in1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width                           channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           High Pulse Width                          channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           channel_1_data_input/hdmi_linebuffer_u/U_ipml_sdpram_hdmi_linebuffer/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{sys_clk|pll_1_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width                           ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 24.102      25.000          0.898           High Pulse Width                          ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 24.380      25.000          0.620           Low Pulse Width                           ad_data_send_inst/ad_data_buf/U_ipml_fifo_ad_data_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                             
+-----------------------------------------------------------------------------------------------------+
| Input      | D:/2345Downloads/finnal/hdmi_board/compile/hdmi_ddr_ov5640_top_comp.adf               
|            | D:/2345Downloads/finnal/hdmi_board/hdmi_ddr_ov5640_top.fdc                            
| Output     | D:/2345Downloads/finnal/hdmi_board/synthesize/hdmi_ddr_ov5640_top_syn.adf             
|            | D:/2345Downloads/finnal/hdmi_board/synthesize/hdmi_ddr_ov5640_top_syn.vm              
|            | D:/2345Downloads/finnal/hdmi_board/synthesize/hdmi_ddr_ov5640_top_controlsets.txt     
|            | D:/2345Downloads/finnal/hdmi_board/synthesize/snr.db                                  
|            | D:/2345Downloads/finnal/hdmi_board/synthesize/hdmi_ddr_ov5640_top.snr                 
+-----------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 660 MB
Total CPU  time to synthesize completion : 0h:0m:48s
Process Total CPU  time to synthesize completion : 0h:0m:48s
Total real time to synthesize completion : 0h:1m:14s
