INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprout/Desktop/lab5/prog. 1/prog. 1.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sprout/Desktop/lab5/prog. 1/prog. 1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
