`timescale 1ns/1ns

//not
module invert1(input a,output w);
 supply1 vdd;
 supply0 gnd;
 nmos#(5,6,7)T1(w,gnd,a);
 pmos#(3,4,5)T2(w,vdd,a);
endmodule
 
//testnot 
 module testnot ();
   wire w;
   reg a=1;
   invert1 U1(a,w );
  initial begin 
  #(10) a=0;
  #(10) a=~a;
  #(10) a=~a;
  end
endmodule