
---------- Begin Simulation Statistics ----------
simSeconds                                   0.137718                       # Number of seconds simulated (Second)
simTicks                                 137717852720                       # Number of ticks simulated (Tick)
finalTick                                137717852720                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1222.00                       # Real time elapsed on the host (Second)
hostTickRate                                112698357                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8602724                       # Number of bytes of host memory used (Byte)
simInsts                                    238353245                       # Number of instructions simulated (Count)
simOps                                      241295921                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   195051                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     197459                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           476                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        289323221                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.213194                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.824271                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       252670940                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      487                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      254189735                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  12075                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             11375505                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          12217284                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 122                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           288707851                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.880439                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.024141                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 126765773     43.91%     43.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 100084014     34.67%     78.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  41186707     14.27%     92.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  14003959      4.85%     97.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4298068      1.49%     99.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1796630      0.62%     99.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    479344      0.17%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     77904      0.03%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     15452      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             288707851                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  308193     25.31%     25.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  10247      0.84%     26.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     109      0.01%     26.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                 87698      7.20%     33.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                485875     39.90%     73.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                 47199      3.88%     77.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult               157439     12.93%     90.06% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc             86860      7.13%     97.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                   478      0.04%     97.23% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                33098      2.72%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      4      0.00%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                    562      0.05%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     30      0.00%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    74      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          187      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      86742353     34.13%     34.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       646798      0.25%     34.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         14731      0.01%     34.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      8542783      3.36%     37.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      2324914      0.91%     38.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       726924      0.29%     38.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult      7390058      2.91%     41.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      1117808      0.44%     42.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       220810      0.09%     42.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      1943028      0.76%     43.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt       111690      0.04%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          416      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         5538      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          780      0.00%     43.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      1601495      0.63%     43.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        11878      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     43.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    110348958     43.41%     87.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     32438586     12.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      254189735                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.878567                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1217866                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004791                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                656738792                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               192187059                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       177434848                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                141578470                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                71986905                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        68692234                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   184168983                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    71238431                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   1099381                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           14371                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          615370                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      105520807                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      33266326                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     44906760                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      8991692                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        719377      4.94%      4.94% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       614367      4.22%      9.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        50733      0.35%      9.52% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     12288694     84.46%     93.97% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       865883      5.95%     99.92% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.92% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        11150      0.08%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       14550204                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       156885      7.48%      7.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        86419      4.12%     11.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        16185      0.77%     12.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1642946     78.30%     90.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       191457      9.12%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         4446      0.21%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       2098338                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return          120      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         3999      0.74%      0.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect         2774      0.51%      1.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       519400     95.91%     97.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        14614      2.70%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          660      0.12%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       541567                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       562492      4.52%      4.52% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       527948      4.24%      8.76% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect        34548      0.28%      9.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     10645746     85.50%     94.53% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       674426      5.42%     99.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.95% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         6704      0.05%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     12451864                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         2071      0.39%      0.39% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect         2758      0.53%      0.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       508348     96.77%     97.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        11489      2.19%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          635      0.12%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       525303                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      2314268     15.91%     15.91% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     11460682     78.77%     94.67% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       719377      4.94%     99.62% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        55877      0.38%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     14550204                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       199265     36.79%     36.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       340107     62.80%     99.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect          120      0.02%     99.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect         2075      0.38%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       541567                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          12288694                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     10041213                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            541567                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          35086                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       201460                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        340107                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups             14550204                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               197906                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                13084893                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.899293                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           37115                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           61883                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              55877                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6006                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       719377      4.94%      4.94% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       614367      4.22%      9.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        50733      0.35%      9.52% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     12288694     84.46%     93.97% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       865883      5.95%     99.92% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.92% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        11150      0.08%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     14550204                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       719377     49.09%     49.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         5392      0.37%     49.46% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        50733      3.46%     52.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       662180     45.19%     98.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        16479      1.12%     99.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        11150      0.76%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1465311                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         3999      2.02%      2.02% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      2.02% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       179293     90.60%     92.62% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        14614      7.38%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       197906                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         3999      2.02%      2.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      2.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       179293     90.60%     92.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        14614      7.38%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       197906                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        61883                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        55877                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         6006                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         3434                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        65317                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               821985                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 821981                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             259489                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 562492                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              562490                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        10614358                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             365                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            522954                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    287074039                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.840979                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.310090                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       171379056     59.70%     59.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        60167258     20.96%     80.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        16560195      5.77%     86.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         7734460      2.69%     89.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        31233070     10.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    287074039                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         314                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                562496                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          177      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     84575506     35.03%     35.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       637788      0.26%     35.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        13838      0.01%     35.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      8504365      3.52%     38.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      2241901      0.93%     39.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       708985      0.29%     40.05% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult      7373187      3.05%     43.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      1114336      0.46%     43.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       200437      0.08%     43.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1859921      0.77%     44.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt       111553      0.05%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          387      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         5403      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          728      0.00%     44.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      1598597      0.66%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        11043      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     45.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    100668131     41.70%     86.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     31797025     13.17%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    241423308                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      31233070                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            238480632                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              241423308                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      238353245                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        241295921                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.213194                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.824271                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          132465156                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         207209272                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        100668131                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        31797025                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts          67963615                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          177      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     84575506     35.03%     35.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       637788      0.26%     35.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        13838      0.01%     35.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      8504365      3.52%     38.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp      2241901      0.93%     39.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       708985      0.29%     40.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult      7373187      3.05%     43.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc      1114336      0.46%     43.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv       200437      0.08%     43.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc      1859921      0.77%     44.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt       111553      0.05%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          387      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         5403      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          728      0.00%     44.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt      1598597      0.66%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        11043      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     45.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    100668131     41.70%     86.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     31797025     13.17%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    241423308                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     12451864                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     11848120                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       603744                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     10645746                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1806118                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       562496                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       562492                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      113255829                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         113255829                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     113258148                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        113258148                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       166406                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          166406                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       166490                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         166490                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   3930537825                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3930537825                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   3930537825                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3930537825                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    113422235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     113422235                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    113424638                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    113424638                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.001467                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.001467                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.001468                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.001468                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 23620.168894                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 23620.168894                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 23608.251697                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 23608.251697                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       129994                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          155                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        28766                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       4.519016                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          155                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       100005                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            100005                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        88813                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         88813                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        88813                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        88813                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        77593                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        77593                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        77677                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        41972                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       119649                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2102317050                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2102317050                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2103719346                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher    577696157                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2681415503                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.000684                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.000684                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.000685                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 27094.158623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 27094.158623                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 27082.911879                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 13763.846302                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 22410.680432                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 114144                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        41972                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        41972                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher    577696157                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total    577696157                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 13763.846302                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 13763.846302                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data          318                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          318                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           52                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           52                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      1292340                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      1292340                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          370                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          370                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.140541                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.140541                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 24852.692308                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 24852.692308                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           46                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           46                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            6                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       434112                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       434112                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.016216                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.016216                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        72352                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        72352                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     81589721                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        81589721                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        35094                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         35094                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    717563812                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    717563812                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     81624815                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     81624815                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000430                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000430                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 20446.908645                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 20446.908645                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        11771                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        11771                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        23323                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        23323                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    413807268                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    413807268                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000286                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000286                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 17742.454573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 17742.454573                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         2319                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          2319                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data           84                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total           84                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         2403                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         2403                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.034956                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.034956                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data           84                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total           84                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data      1402296                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total      1402296                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.034956                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.034956                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data        16694                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total        16694                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          289                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          289                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data           25                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total           25                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::cpu.data       226100                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total       226100                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          314                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          314                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.079618                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.079618                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::cpu.data         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total         9044                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::cpu.data           25                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total           25                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::cpu.data       178500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total       178500                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::cpu.data     0.079618                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.079618                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::cpu.data         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total         7140                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data        17350                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total        17350                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data        31867                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total        31867                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data   1561046992                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total   1561046992                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data        49217                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total        49217                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.647480                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.647480                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 48986.317884                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 48986.317884                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data         2074                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total         2074                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data        29793                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total        29793                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data   1349620168                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total   1349620168                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.605340                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.605340                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 45299.908301                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 45299.908301                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     31648758                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       31648758                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        99445                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        99445                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1651927021                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1651927021                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     31748203                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     31748203                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003132                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003132                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 16611.463834                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 16611.463834                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        74968                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        74968                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        24477                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        24477                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    338889614                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    338889614                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000771                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000771                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 13845.226703                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 13845.226703                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        77593                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued          156107                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused            2040                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           42007                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss         4141                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.269091                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.351229                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache       105902                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR         8233                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate            114135                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified       277083                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit        61498                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        29433                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         18837                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage         6328                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1023.813799                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            113380622                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             115168                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             984.480255                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              200396                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   546.648387                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   477.165412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.533836                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.465982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          632                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          392                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1          345                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          210                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          331                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.617188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.382812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          453816456                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         453816456                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 33861705                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             187062853                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  27698809                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              39437760                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 646724                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             10941060                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 18919                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              256143782                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               2304901                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts           253090354                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                162075                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         12858580                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       109780665                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       32304241                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.874767                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       33234735                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      35725835                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     259141524                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    138624323                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         142084906                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    173792662                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites     22468912                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecRegReads      55694111                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites     53098224                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           12235936                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     213013772                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1330674                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  73926503                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                275078                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          288707851                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.918519                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.575508                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                207669001     71.93%     71.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  8559199      2.96%     74.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 12519972      4.34%     79.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  8254236      2.86%     82.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 51705443     17.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            288707851                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             261813690                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.904918                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           14550204                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.050290                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     75028707                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       73887911                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          73887911                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      73887911                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         73887911                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        38592                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           38592                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        38592                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          38592                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1080612818                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1080612818                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1080612818                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1080612818                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     73926503                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      73926503                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     73926503                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     73926503                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000522                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000522                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000522                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000522                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 28000.954032                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 28000.954032                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 28000.954032                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 28000.954032                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1741                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      82.904762                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst         7892                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          7892                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         7892                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         7892                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        30700                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        30700                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        30700                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        30700                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    836737550                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    836737550                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    836737550                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    836737550                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000415                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000415                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000415                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000415                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 27255.294788                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 27255.294788                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 27255.294788                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 27255.294788                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  29675                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     73887911                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        73887911                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        38592                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         38592                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1080612818                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1080612818                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     73926503                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     73926503                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000522                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000522                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 28000.954032                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 28000.954032                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         7892                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         7892                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        30700                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        30700                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    836737550                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    836737550                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000415                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000415                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 27255.294788                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 27255.294788                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses        30700                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1020.623015                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             73918610                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              30699                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2407.850744                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               96628                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1020.623015                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.996702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.996702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           92                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          607                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          119                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          146                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          295736711                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         295736711                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    646724                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   43960882                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  7313948                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              252833502                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                105520807                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                33266326                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   487                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   2952124                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    27811                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         128091                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         354291                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       188853                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               543144                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                246240131                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               246127082                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 196403213                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 229781622                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.850699                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.854739                       # Average fanout of values written-back ((Count/Count))
system.cpu.l2bus.transDist::ReadResp            96051                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::WritebackDirty       156021                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::CleanEvict          79214                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::HardPFReq           13168                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeReq           4544                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::SCUpgradeReq           25                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::UpgradeResp          4569                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExReq           19857                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadExResp          19857                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadCleanReq        30700                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::ReadSharedReq        65352                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateReq        30414                       # Transaction distribution (Count)
system.cpu.l2bus.transDist::InvalidateResp        30414                       # Transaction distribution (Count)
system.cpu.l2bus.pktCount_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        91074                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       354528                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktCount::total               445602                       # Packet count per connected requestor and responder (Count)
system.cpu.l2bus.pktSize_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port      1964736                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     11853696                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.pktSize::total              13818432                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu.l2bus.snoops                        104584                       # Total snoops (Count)
system.cpu.l2bus.snoopTraffic                 3585024                       # Total snoop traffic (Byte)
system.cpu.l2bus.snoopFanout::samples          255476                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::mean           0.106002                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::stdev          0.307993                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::0                228407     89.40%     89.40% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::1                 27057     10.59%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::2                    12      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::max_value             2                       # Request fanout histogram (Count)
system.cpu.l2bus.snoopFanout::total            255476                       # Request fanout histogram (Count)
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2bus.reqLayer0.occupancy        247971470                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer0.occupancy        43870947                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.respLayer1.occupancy       138333210                       # Layer occupancy (ticks) (Tick)
system.cpu.l2bus.respLayer1.utilization           0.0                       # Layer utilization (Ratio)
system.cpu.l2bus.snoop_filter.totRequests       294711                       # Total number of requests made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleRequests       148844                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiRequests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2bus.snoop_filter.totSnoops         27046                       # Total number of snoops made to the snoop filter. (Count)
system.cpu.l2bus.snoop_filter.hitSingleSnoops        27034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu.l2bus.snoop_filter.hitMultiSnoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu.l2cache.demandHits::cpu.inst         10388                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.data         29862                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::cpu.dcache.prefetcher        34740                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.demandHits::total            74990                       # number of demand (read+write) hits (Count)
system.cpu.l2cache.overallHits::cpu.inst        10388                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.data        29862                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::cpu.dcache.prefetcher        34740                       # number of overall hits (Count)
system.cpu.l2cache.overallHits::total           74990                       # number of overall hits (Count)
system.cpu.l2cache.demandMisses::cpu.inst        20312                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.data        13383                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::cpu.dcache.prefetcher         7224                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.demandMisses::total          40919                       # number of demand (read+write) misses (Count)
system.cpu.l2cache.overallMisses::cpu.inst        20312                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.data        13383                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::cpu.dcache.prefetcher         7224                       # number of overall misses (Count)
system.cpu.l2cache.overallMisses::total         40919                       # number of overall misses (Count)
system.cpu.l2cache.demandMissLatency::cpu.inst    743039808                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.data    456776264                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::cpu.dcache.prefetcher    343688305                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.demandMissLatency::total   1543504377                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.inst    743039808                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.data    456776264                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::cpu.dcache.prefetcher    343688305                       # number of overall miss ticks (Tick)
system.cpu.l2cache.overallMissLatency::total   1543504377                       # number of overall miss ticks (Tick)
system.cpu.l2cache.demandAccesses::cpu.inst        30700                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.data        43245                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::cpu.dcache.prefetcher        41964                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.demandAccesses::total       115909                       # number of demand (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.inst        30700                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.data        43245                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::cpu.dcache.prefetcher        41964                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.overallAccesses::total       115909                       # number of overall (read+write) accesses (Count)
system.cpu.l2cache.demandMissRate::cpu.inst     0.661629                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.data     0.309469                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::cpu.dcache.prefetcher     0.172148                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.demandMissRate::total     0.353027                       # miss rate for demand accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.inst     0.661629                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.data     0.309469                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::cpu.dcache.prefetcher     0.172148                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.overallMissRate::total     0.353027                       # miss rate for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMissLatency::cpu.inst 36581.321780                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.data 34131.081521                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 47575.900471                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.demandAvgMissLatency::total 37720.970136                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.inst 36581.321780                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.data 34131.081521                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 47575.900471                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMissLatency::total 37720.970136                       # average overall miss latency ((Tick/Count))
system.cpu.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l2cache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l2cache.writebacks::writebacks        51204                       # number of writebacks (Count)
system.cpu.l2cache.writebacks::total            51204                       # number of writebacks (Count)
system.cpu.l2cache.demandMshrHits::cpu.data          681                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::cpu.dcache.prefetcher         1537                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.demandMshrHits::total         2218                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.data          681                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::cpu.dcache.prefetcher         1537                       # number of overall MSHR hits (Count)
system.cpu.l2cache.overallMshrHits::total         2218                       # number of overall MSHR hits (Count)
system.cpu.l2cache.demandMshrMisses::cpu.inst        20312                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.data        12702                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::cpu.dcache.prefetcher         5687                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.demandMshrMisses::total        38701                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.inst        20312                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.data        12702                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.dcache.prefetcher         5687                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::cpu.l2cache.prefetcher        13157                       # number of overall MSHR misses (Count)
system.cpu.l2cache.overallMshrMisses::total        51858                       # number of overall MSHR misses (Count)
system.cpu.l2cache.demandMshrMissLatency::cpu.inst    656025585                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.data    356987641                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher    173847038                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissLatency::total   1186860264                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.inst    656025585                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.data    356987641                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher    173847038                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::cpu.l2cache.prefetcher    581086041                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.overallMshrMissLatency::total   1767946305                       # number of overall MSHR miss ticks (Tick)
system.cpu.l2cache.demandMshrMissRate::cpu.inst     0.661629                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.data     0.293722                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.135521                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.demandMshrMissRate::total     0.333891                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.inst     0.661629                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.data     0.293722                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.135521                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.overallMshrMissRate::total     0.447403                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.inst 32297.439199                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.data 28104.837112                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 30569.199578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.demandAvgMshrMissLatency::total 30667.431436                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.inst 32297.439199                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.data 28104.837112                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 30569.199578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 44165.542373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.overallAvgMshrMissLatency::total 34092.064966                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l2cache.replacements                 86503                       # number of replacements (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::writebacks        16165                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMisses::total        16165                       # number of CleanEvict MSHR misses (Count)
system.cpu.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMisses::cpu.l2cache.prefetcher        13157                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMisses::total        13157                       # number of HardPFReq MSHR misses (Count)
system.cpu.l2cache.HardPFReq.mshrMissLatency::cpu.l2cache.prefetcher    581086041                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissLatency::total    581086041                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.l2cache.HardPFReq.mshrMissRate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::cpu.l2cache.prefetcher 44165.542373                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.HardPFReq.avgMshrMissLatency::total 44165.542373                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.hits::cpu.data         1665                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::cpu.dcache.prefetcher            5                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.hits::total         1670                       # number of InvalidateReq hits (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.data        28741                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::cpu.dcache.prefetcher            3                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.misses::total        28744                       # number of InvalidateReq misses (Count)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.data     42814772                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::cpu.dcache.prefetcher        75208                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.missLatency::total     42889980                       # number of InvalidateReq miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.accesses::cpu.data        30406                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::cpu.dcache.prefetcher            8                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.accesses::total        30414                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu.l2cache.InvalidateReq.missRate::cpu.data     0.945241                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::cpu.dcache.prefetcher     0.375000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.missRate::total     0.945091                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.data  1489.675794                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::cpu.dcache.prefetcher 25069.333333                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMissLatency::total  1492.136794                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.data          260                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::cpu.dcache.prefetcher            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrHits::total          261                       # number of InvalidateReq MSHR hits (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.data        28481                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher            2                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMisses::total        28483                       # number of InvalidateReq MSHR misses (Count)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.data   1048684242                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher        75684                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissLatency::total   1048759926                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.data     0.936690                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher     0.250000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.mshrMissRate::total     0.936510                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.data 36820.485306                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher        37842                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.InvalidateReq.avgMshrMissLatency::total 36820.557034                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.hits::cpu.inst        10388                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.hits::total        10388                       # number of ReadCleanReq hits (Count)
system.cpu.l2cache.ReadCleanReq.misses::cpu.inst        20312                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.misses::total        20312                       # number of ReadCleanReq misses (Count)
system.cpu.l2cache.ReadCleanReq.missLatency::cpu.inst    743039808                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.missLatency::total    743039808                       # number of ReadCleanReq miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.accesses::cpu.inst        30700                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.accesses::total        30700                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadCleanReq.missRate::cpu.inst     0.661629                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.missRate::total     0.661629                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 36581.321780                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMissLatency::total 36581.321780                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.mshrMisses::cpu.inst        20312                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMisses::total        20312                       # number of ReadCleanReq MSHR misses (Count)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst    656025585                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissLatency::total    656025585                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.661629                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.mshrMissRate::total     0.661629                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 32297.439199                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadCleanReq.avgMshrMissLatency::total 32297.439199                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.hits::cpu.data        15671                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.hits::total        15671                       # number of ReadExReq hits (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.data         4185                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::cpu.dcache.prefetcher            1                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.misses::total         4186                       # number of ReadExReq misses (Count)
system.cpu.l2cache.ReadExReq.missLatency::cpu.data    169506456                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::cpu.dcache.prefetcher        23324                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.missLatency::total    169529780                       # number of ReadExReq miss ticks (Tick)
system.cpu.l2cache.ReadExReq.accesses::cpu.data        19856                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::cpu.dcache.prefetcher            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.accesses::total        19857                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadExReq.missRate::cpu.data     0.210768                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::cpu.dcache.prefetcher            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.missRate::total     0.210807                       # miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.data 40503.334767                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::cpu.dcache.prefetcher        23324                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMissLatency::total 40499.230769                       # average ReadExReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.mshrHits::cpu.data          674                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrHits::total          674                       # number of ReadExReq MSHR hits (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.data         3511                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::cpu.dcache.prefetcher            1                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMisses::total         3512                       # number of ReadExReq MSHR misses (Count)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.data    109518096                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::cpu.dcache.prefetcher        19040                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissLatency::total    109537136                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.data     0.176823                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::cpu.dcache.prefetcher            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.mshrMissRate::total     0.176865                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 31192.849900                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::cpu.dcache.prefetcher        19040                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadExReq.avgMshrMissLatency::total 31189.389522                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.hits::cpu.data        14191                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher        34740                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.hits::total        48931                       # number of ReadSharedReq hits (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.data         9198                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher         7223                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.misses::total        16421                       # number of ReadSharedReq misses (Count)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.data    287269808                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher    343664981                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.missLatency::total    630934789                       # number of ReadSharedReq miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.data        23389                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        41963                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.accesses::total        65352                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.data     0.393262                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.172128                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.missRate::total     0.251270                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.data 31231.768645                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 47579.258065                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMissLatency::total 38422.434017                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher         1537                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrHits::total         1544                       # number of ReadSharedReq MSHR hits (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.data         9191                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher         5686                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMisses::total        14877                       # number of ReadSharedReq MSHR misses (Count)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    247469545                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher    173827998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissLatency::total    421297543                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.392963                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.135500                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.mshrMissRate::total     0.227644                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 26925.203460                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 30571.227225                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.ReadSharedReq.avgMshrMissLatency::total 28318.716341                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.SCUpgradeReq.hits::cpu.data           25                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.hits::total           25                       # number of SCUpgradeReq hits (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::cpu.data           25                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.SCUpgradeReq.accesses::total           25                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.hits::cpu.data         4444                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.hits::total         4444                       # number of UpgradeReq hits (Count)
system.cpu.l2cache.UpgradeReq.misses::cpu.data          100                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.misses::total          100                       # number of UpgradeReq misses (Count)
system.cpu.l2cache.UpgradeReq.accesses::cpu.data         4544                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.accesses::total         4544                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu.l2cache.UpgradeReq.missRate::cpu.data     0.022007                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.missRate::total     0.022007                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMisses::cpu.data          100                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMisses::total          100                       # number of UpgradeReq MSHR misses (Count)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::cpu.data      1904000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissLatency::total      1904000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.022007                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.mshrMissRate::total     0.022007                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.UpgradeReq.avgMshrMissLatency::total        19040                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu.l2cache.WritebackDirty.hits::writebacks       100005                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.hits::total       100005                       # number of WritebackDirty hits (Count)
system.cpu.l2cache.WritebackDirty.accesses::writebacks       100005                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.WritebackDirty.accesses::total       100005                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.prefetcher.demandMshrMisses        38701                       # demands not covered by prefetchs (Count)
system.cpu.l2cache.prefetcher.pfIssued          46352                       # number of hwpf issued (Count)
system.cpu.l2cache.prefetcher.pfUnused            778                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.l2cache.prefetcher.pfUseful           9793                       # number of useful prefetch (Count)
system.cpu.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.l2cache.prefetcher.accuracy       0.211275                       # accuracy of the prefetcher (Count)
system.cpu.l2cache.prefetcher.coverage       0.201943                       # coverage brought by this prefetcher (Count)
system.cpu.l2cache.prefetcher.pfHitInCache        26298                       # number of prefetches hitting in cache (Count)
system.cpu.l2cache.prefetcher.pfHitInMSHR         6897                       # number of prefetches hitting in a MSHR (Count)
system.cpu.l2cache.prefetcher.pfHitInWB             0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.l2cache.prefetcher.pfLate            33195                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.l2cache.prefetcher.pfIdentified        48493                       # number of prefetch candidates identified (Count)
system.cpu.l2cache.prefetcher.pfBufferHit         1577                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.l2cache.prefetcher.pfRemovedDemand          258                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.l2cache.prefetcher.pfSpanPage         4803                       # number of prefetches that crossed the page (Count)
system.cpu.l2cache.prefetcher.pfUsefulSpanPage         2158                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l2cache.tags.tagsInUse         4067.976143                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l2cache.tags.totalRefs              260533                       # Total number of references to valid blocks. (Count)
system.cpu.l2cache.tags.sampledRefs             92528                       # Sample count of references to valid blocks. (Count)
system.cpu.l2cache.tags.avgRefs              2.815721                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l2cache.tags.warmupTick              91868                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l2cache.tags.occupancies::writebacks   999.232133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.inst  1026.146671                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.data   691.964322                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.dcache.prefetcher   368.428301                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.occupancies::cpu.l2cache.prefetcher   982.204716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l2cache.tags.avgOccs::writebacks     0.243953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.inst     0.250524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.data     0.168937                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.089948                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::cpu.l2cache.prefetcher     0.239796                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.avgOccs::total       0.993158                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l2cache.tags.occupanciesTaskId::1022         1935                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.occupanciesTaskId::1024         2159                       # Occupied blocks per task id (Count)
system.cpu.l2cache.tags.ageTaskId_1022::0           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::1          222                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::2         1006                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::3          182                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1022::4          445                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::0          130                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::1          820                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::2          176                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::3          284                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ageTaskId_1024::4          749                       # Occupied blocks per task id, per block age (Count)
system.cpu.l2cache.tags.ratioOccsTaskId::1022     0.472412                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.ratioOccsTaskId::1024     0.527100                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l2cache.tags.tagAccesses            681906                       # Number of tag accesses (Count)
system.cpu.l2cache.tags.dataAccesses           681906                       # Number of data accesses (Count)
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    22049219                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 4852676                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                33564                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              128091                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1469301                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                21954                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  19351                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          100665843                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.707854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.987012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               98726895     98.07%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1897370      1.88%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                25712      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2654      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  822      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  703      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 9814      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   54      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 24      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                893      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                124      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 55      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                290      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 44      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 71      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 18      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              103      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              781                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            100665843                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 646724                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 55074067                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               110964890                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         266887                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  40327990                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              81427293                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              253726278                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts                922377                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   140                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               70590412                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  68230                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           266746840                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   520005483                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                260110255                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 56783798                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             253620835                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 13126005                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   11086                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 490                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 134374874                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        507876529                       # The number of ROB reads (Count)
system.cpu.rob.writes                       505711566                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                238353245                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  241295921                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    50                       # Number of system calls (Count)
system.l3cache.demandHits::cpu.inst             16475                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.data             11180                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.dcache.prefetcher         5084                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::cpu.l2cache.prefetcher         9111                       # number of demand (read+write) hits (Count)
system.l3cache.demandHits::total                41850                       # number of demand (read+write) hits (Count)
system.l3cache.overallHits::cpu.inst            16475                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.data            11180                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.dcache.prefetcher         5084                       # number of overall hits (Count)
system.l3cache.overallHits::cpu.l2cache.prefetcher         9111                       # number of overall hits (Count)
system.l3cache.overallHits::total               41850                       # number of overall hits (Count)
system.l3cache.demandMisses::cpu.inst            3837                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data            1522                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.dcache.prefetcher          603                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.l2cache.prefetcher         3961                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total               9923                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst           3837                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data           1522                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.dcache.prefetcher          603                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.l2cache.prefetcher         3961                       # number of overall misses (Count)
system.l3cache.overallMisses::total              9923                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst    324064605                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    136874276                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.dcache.prefetcher     71675360                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.l2cache.prefetcher    446956542                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total     979570783                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst    324064605                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    136874276                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.dcache.prefetcher     71675360                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.l2cache.prefetcher    446956542                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total    979570783                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst         20312                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data         12702                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.dcache.prefetcher         5687                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.l2cache.prefetcher        13072                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total            51773                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst        20312                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data        12702                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.dcache.prefetcher         5687                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.l2cache.prefetcher        13072                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total           51773                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst      0.188903                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data      0.119824                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.dcache.prefetcher     0.106031                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.l2cache.prefetcher     0.303014                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total         0.191664                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst     0.188903                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data     0.119824                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.dcache.prefetcher     0.106031                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.l2cache.prefetcher     0.303014                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total        0.191664                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 84457.806880                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.data 89930.536137                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.dcache.prefetcher 118864.610282                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::cpu.l2cache.prefetcher 112839.318859                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.demandAvgMissLatency::total 98717.200746                       # average overall miss latency in ticks ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 84457.806880                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.data 89930.536137                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.dcache.prefetcher 118864.610282                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::cpu.l2cache.prefetcher 112839.318859                       # average overall miss latency ((Tick/Count))
system.l3cache.overallAvgMissLatency::total 98717.200746                       # average overall miss latency ((Tick/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.writebacks::writebacks            4812                       # number of writebacks (Count)
system.l3cache.writebacks::total                 4812                       # number of writebacks (Count)
system.l3cache.demandMshrMisses::cpu.inst         3837                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data         1522                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.dcache.prefetcher          603                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.l2cache.prefetcher         3961                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total           9923                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst         3837                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data         1522                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.dcache.prefetcher          603                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.l2cache.prefetcher         3961                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total          9923                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst    269286050                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    115140116                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.dcache.prefetcher     63048370                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.l2cache.prefetcher    390336937                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total    837811473                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst    269286050                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    115140116                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.dcache.prefetcher     63048370                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.l2cache.prefetcher    390336937                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total    837811473                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst     0.188903                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data     0.119824                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.dcache.prefetcher     0.106031                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.l2cache.prefetcher     0.303014                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total     0.191664                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst     0.188903                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data     0.119824                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.dcache.prefetcher     0.106031                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.l2cache.prefetcher     0.303014                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total     0.191664                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 70181.404743                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 75650.536137                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 104557.827529                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.l2cache.prefetcher 98545.048473                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.demandAvgMshrMissLatency::total 84431.268064                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 70181.404743                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 75650.536137                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 104557.827529                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.l2cache.prefetcher 98545.048473                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.overallAvgMshrMissLatency::total 84431.268064                       # average overall mshr miss latency ((Tick/Count))
system.l3cache.replacements                      4913                       # number of replacements (Count)
system.l3cache.CleanEvict.mshrMisses::writebacks           53                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMisses::total           53                       # number of CleanEvict MSHR misses (Count)
system.l3cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3cache.InvalidateReq.hits::cpu.data          512                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.hits::total          512                       # number of InvalidateReq hits (Count)
system.l3cache.InvalidateReq.misses::cpu.data        27969                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::cpu.dcache.prefetcher            2                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.misses::total        27971                       # number of InvalidateReq misses (Count)
system.l3cache.InvalidateReq.accesses::cpu.data        28481                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::cpu.dcache.prefetcher            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.accesses::total        28483                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3cache.InvalidateReq.missRate::cpu.data     0.982023                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::cpu.dcache.prefetcher            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.missRate::total     0.982024                       # miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMisses::cpu.data        27969                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::cpu.dcache.prefetcher            2                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMisses::total        27971                       # number of InvalidateReq MSHR misses (Count)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.data    506132593                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::cpu.dcache.prefetcher        37604                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissLatency::total    506170197                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3cache.InvalidateReq.mshrMissRate::cpu.data     0.982023                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::cpu.dcache.prefetcher            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.mshrMissRate::total     0.982024                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.data 18096.199113                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::cpu.dcache.prefetcher        18802                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.InvalidateReq.avgMshrMissLatency::total 18096.249580                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.hits::cpu.data          3000                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::cpu.dcache.prefetcher            1                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.hits::total             3001                       # number of ReadExReq hits (Count)
system.l3cache.ReadExReq.misses::cpu.data          511                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total            511                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data     49965720                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total     49965720                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data         3511                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::cpu.dcache.prefetcher            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total         3512                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data     0.145543                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total     0.145501                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 97780.273973                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 97780.273973                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data          511                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total          511                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data     42668640                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total     42668640                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data     0.145543                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total     0.145501                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 83500.273973                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 83500.273973                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.hits::cpu.inst        16475                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.data         8180                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.dcache.prefetcher         5083                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::cpu.l2cache.prefetcher         9111                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.hits::total        38849                       # number of ReadSharedReq hits (Count)
system.l3cache.ReadSharedReq.misses::cpu.inst         3837                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data         1011                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.dcache.prefetcher          603                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.l2cache.prefetcher         3961                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total         9412                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst    324064605                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data     86908556                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher     71675360                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.l2cache.prefetcher    446956542                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    929605063                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst        20312                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data         9191                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.dcache.prefetcher         5686                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.l2cache.prefetcher        13072                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total        48261                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst     0.188903                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data     0.109999                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.106050                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.l2cache.prefetcher     0.303014                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total     0.195023                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 84457.806880                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data 85962.963403                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 118864.610282                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.l2cache.prefetcher 112839.318859                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 98768.068742                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst         3837                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data         1011                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher          603                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.l2cache.prefetcher         3961                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total         9412                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst    269286050                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data     72471476                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher     63048370                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.l2cache.prefetcher    390336937                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total    795142833                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst     0.188903                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data     0.109999                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.106050                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.l2cache.prefetcher     0.303014                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total     0.195023                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 70181.404743                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data 71682.963403                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 104557.827529                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.l2cache.prefetcher 98545.048473                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 84481.813961                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.UpgradeReq.hits::cpu.data          100                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.hits::total             100                       # number of UpgradeReq hits (Count)
system.l3cache.UpgradeReq.accesses::cpu.data          100                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.UpgradeReq.accesses::total          100                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.hits::writebacks        51204                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.hits::total        51204                       # number of WritebackDirty hits (Count)
system.l3cache.WritebackDirty.accesses::writebacks        51204                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.WritebackDirty.accesses::total        51204                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse            32445.650852                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                  129585                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                 38099                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                  3.401270                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                  77588                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::writebacks 23831.642154                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.inst  3355.884614                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  1246.234237                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.dcache.prefetcher   522.783955                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.l2cache.prefetcher  3489.105892                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::writebacks      0.727284                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.102413                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.038032                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.dcache.prefetcher     0.015954                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.l2cache.prefetcher     0.106479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.990163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1022         4220                       # Occupied blocks per task id (Count)
system.l3cache.tags.occupanciesTaskId::1024        28454                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1022::0              54                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::1              25                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::2               7                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::3              16                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1022::4            4118                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::0             124                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1             279                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::2             121                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::3              52                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4           27878                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1022     0.128784                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.ratioOccsTaskId::1024     0.868347                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses               2559859                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses              2559859                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      4812.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      3836.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1522.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples       603.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.l2cache.prefetcher::samples      3961.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.089188646588                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           270                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           270                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                57120                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                4524                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         9922                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        4812                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       9922                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      4812                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        3.96                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   9922                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  4812                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     5497                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1389                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      573                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      359                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      259                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      226                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      188                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      192                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      166                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      152                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     117                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     108                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                      99                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                      86                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      77                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      69                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      66                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      66                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      61                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                      55                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      51                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     113                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     121                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     201                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     225                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     250                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     250                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     260                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     279                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     274                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     286                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     302                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     318                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     375                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     291                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     300                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     295                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                      15                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                      19                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       36.703704                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     226.343804                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127            263     97.41%     97.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            5      1.85%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            1      0.37%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3712-3839            1      0.37%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          270                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.733333                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.536024                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       3.121338                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               141     52.22%     52.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 6      2.22%     54.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                70     25.93%     80.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                21      7.78%     88.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 6      2.22%     90.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 5      1.85%     92.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 3      1.11%     93.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 7      2.59%     95.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::24                 1      0.37%     96.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::25                 3      1.11%     97.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                 3      1.11%     98.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::29                 1      0.37%     98.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::30                 1      0.37%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::33                 1      0.37%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::47                 1      0.37%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            270                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   635008                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                307968                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               4610934.51181715                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               2236224.23612821                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   137717792744                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     9346938.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       245504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        97408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher        38592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.l2cache.prefetcher       253504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       306432                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1782659.220654162811                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 707301.181917527574                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 280225.106896366051                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.l2cache.prefetcher 1840749.002349097747                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 2225070.998042787425                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         3836                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1522                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher          603                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.l2cache.prefetcher         3961                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         4812                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    118442516                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     55313766                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher     39202574                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.l2cache.prefetcher    231994066                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 2998239792670                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30876.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     36342.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     65012.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.l2cache.prefetcher     58569.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 623075601.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       245504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        97408                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher        38592                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.l2cache.prefetcher       253504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          635008                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       245504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       245504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       307968                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       307968                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          3836                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher          603                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.l2cache.prefetcher         3961                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             9922                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         4812                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            4812                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1782659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data          707301                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher       280225                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.l2cache.prefetcher      1840749                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            4610935                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1782659                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1782659                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      2236224                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           2236224                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      2236224                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1782659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data         707301                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher       280225                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.l2cache.prefetcher      1840749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           6847159                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  9922                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 4788                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           971                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           630                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           571                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           533                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          751                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          513                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          542                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          687                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          781                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           203                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           515                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           229                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           324                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           380                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           355                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           322                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          368                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          323                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          435                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                258915422                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               49610000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           444952922                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 26095.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            44845.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8152                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3610                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            75.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2943                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   319.412844                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   203.867699                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   298.579320                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          904     30.72%     30.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          672     22.83%     53.55% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          401     13.63%     67.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          260      8.83%     76.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          167      5.67%     81.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          148      5.03%     86.71% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          111      3.77%     90.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           81      2.75%     93.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          199      6.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2943                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             635008                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          306432                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 4.610935                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.225071                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.05                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                79.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         12237960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          6497040                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        36935220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       13984380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 10871137680.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2943814590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  50404654080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    64289260950                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    466.818642                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 131012343326                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4598620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2106889394                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          8810760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          4671645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        33907860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       11008980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 10871137680.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2678404350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  50628157440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    64236098715                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    466.432619                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 131595875776                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4598620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1523356944                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                9411                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4812                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                98                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                511                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               511                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           9411                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          27971                       # Transaction distribution (Count)
system.membus.pktCount_system.l3cache.mem_side_port::system.mem_ctrl.port        52725                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   52725                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3cache.mem_side_port::system.mem_ctrl.port       942976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   942976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              37893                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    37893    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                37893                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 137717852720                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            29536276                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           26119642                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          42803                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4910                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
